
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000740                       # Number of seconds simulated
sim_ticks                                   739755500                       # Number of ticks simulated
final_tick                                  739755500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  18776                       # Simulator instruction rate (inst/s)
host_op_rate                                    35163                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9767285                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652040                       # Number of bytes of host memory used
host_seconds                                    75.74                       # Real time elapsed on the host
sim_insts                                     1422039                       # Number of instructions simulated
sim_ops                                       2663161                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            52224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            84928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              137152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          52224                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               816                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1327                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2143                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            70596298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           114805500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              185401798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       70596298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          70596298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           70596298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          114805500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             185401798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2143                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  137152                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   137152                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               179                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      739601000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2143                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1661                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      326                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      118                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          414                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     327.420290                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    193.041835                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    329.910417                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           159     38.41%     38.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           71     17.15%     55.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           50     12.08%     67.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           29      7.00%     74.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           18      4.35%     78.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      4.11%     83.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      3.38%     86.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           13      3.14%     89.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           43     10.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           414                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      33582500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 73763750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10715000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15670.79                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34420.79                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        185.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     185.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.45                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.45                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1721                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.31                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      345124.13                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.31                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    595815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6211800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16912470                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1596960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        127154460                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         38237280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          81790560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               311869575                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             421.584665                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             698183750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2693500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16180000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     319837250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     99576500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       22607500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    278860750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    975315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  9089220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              27839370                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1680480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        216327540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         66390720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           8697060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               391254045                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             528.896433                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             674231750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1675500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       24730000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      27033250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    172882000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       38987250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    474447500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  523771                       # Number of BP lookups
system.cpu.branchPred.condPredicted            523771                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             32113                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               208515                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   17060                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2859                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          208515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             186563                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21952                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        10459                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      423301                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      237829                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3010                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1336                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      270821                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           314                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  1350                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       739755500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1479512                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             487157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2165937                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      523771                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             203623                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        903025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   64598                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1323                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          217                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    270558                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  9655                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1424307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.889493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.465629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   743131     52.17%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    44783      3.14%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35960      2.52%     57.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76967      5.40%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    51139      3.59%     66.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    37731      2.65%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    36213      2.54%     72.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29632      2.08%     74.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   368751     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1424307                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.354016                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.463954                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   459839                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                331070                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    542471                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 58628                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  32299                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3914502                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  32299                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   490982                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  145248                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          34376                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    563745                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                157657                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3773594                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   140                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  63872                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7046                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  85414                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4120406                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9737875                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5629956                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11599                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2936644                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1183762                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1401                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1403                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    216253                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               473879                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              272774                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             27262                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15546                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3483358                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                7736                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3196306                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14877                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          827932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1294715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6356                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1424307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.244113                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.413992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              583409     40.96%     40.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118727      8.34%     49.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              143083     10.05%     59.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              143219     10.06%     69.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              132268      9.29%     78.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116010      8.15%     86.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               95916      6.73%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               56262      3.95%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               35413      2.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1424307                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37086     90.08%     90.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   273      0.66%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1964      4.77%     95.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1664      4.04%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                17      0.04%     99.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              164      0.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9321      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2501384     78.26%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1473      0.05%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   405      0.01%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4402      0.14%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               431935     13.51%     92.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              245742      7.69%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1000      0.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            644      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3196306                       # Type of FU issued
system.cpu.iq.rate                           2.160379                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       41168                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012880                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7860262                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4310786                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3098901                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12702                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8304                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5711                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3221641                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6512                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            34272                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       103085                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        59709                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1120                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  32299                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  101544                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 29211                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3491094                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               791                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                473879                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               272774                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3462                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 29167                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6447                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        35997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                42444                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3131203                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                423135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             65103                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       660917                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   370792                       # Number of branches executed
system.cpu.iew.exec_stores                     237782                       # Number of stores executed
system.cpu.iew.exec_rate                     2.116376                       # Inst execution rate
system.cpu.iew.wb_sent                        3116397                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3104612                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2198423                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3493134                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.098403                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629355                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          827955                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             32250                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1291768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.061640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.672404                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       600983     46.52%     46.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149613     11.58%     58.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       104059      8.06%     66.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       160272     12.41%     78.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        38920      3.01%     81.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        54024      4.18%     85.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        25177      1.95%     87.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        22008      1.70%     89.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       136712     10.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1291768                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1422039                       # Number of instructions committed
system.cpu.commit.committedOps                2663161                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         583859                       # Number of memory references committed
system.cpu.commit.loads                        370794                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                     331842                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5210                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2657617                       # Number of committed integer instructions.
system.cpu.commit.function_calls                15241                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2096      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2071617     77.79%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.05%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4238      0.16%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          369986     13.89%     91.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         212913      7.99%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2663161                       # Class of committed instruction
system.cpu.commit.bw_lim_events                136712                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4646172                       # The number of ROB reads
system.cpu.rob.rob_writes                     7119379                       # The number of ROB writes
system.cpu.timesIdled                            3687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1422039                       # Number of Instructions Simulated
system.cpu.committedOps                       2663161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.040416                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.040416                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.961154                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.961154                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4525573                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2493550                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9246                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4386                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1805579                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   898260                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1455323                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               569                       # number of replacements
system.cpu.dcache.tags.tagsinuse           732.361310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              595109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            377.846984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   732.361310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.715197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.715197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          790                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1197529                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1197529                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       383181                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          383181                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       211928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211928                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        595109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           595109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       595109                       # number of overall hits
system.cpu.dcache.overall_hits::total          595109                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1137                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2868                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2868                       # number of overall misses
system.cpu.dcache.overall_misses::total          2868                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     92328500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     92328500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     91298000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     91298000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    183626500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    183626500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    183626500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    183626500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       384912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       384912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       597977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       597977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       597977                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       597977                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004497                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005336                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004796                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53338.243790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53338.243790                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80297.273527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80297.273527                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64025.976290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64025.976290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64025.976290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64025.976290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          413                       # number of writebacks
system.cpu.dcache.writebacks::total               413                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1134                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1575                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1575                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     21711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     89980500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89980500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    111692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    111692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    111692000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    111692000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005322                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005322                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002634                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002634                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002634                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002634                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49232.426304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49232.426304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79347.883598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79347.883598                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70915.555556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70915.555556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70915.555556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70915.555556                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              9809                       # number of replacements
system.cpu.icache.tags.tagsinuse           252.262272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              259834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10065                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.815599                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   252.262272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.985399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            551175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           551175                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       259834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259834                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        259834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       259834                       # number of overall hits
system.cpu.icache.overall_hits::total          259834                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10721                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10721                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10721                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10721                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10721                       # number of overall misses
system.cpu.icache.overall_misses::total         10721                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    209059494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209059494                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    209059494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209059494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    209059494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209059494                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       270555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       270555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       270555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       270555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       270555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       270555                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.039626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.039626                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.039626                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.039626                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.039626                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.039626                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19499.999440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19499.999440                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19499.999440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19499.999440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19499.999440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19499.999440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1617                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          655                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          655                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          655                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          655                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          655                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10066                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10066                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10066                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10066                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    177312997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    177312997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    177312997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    177312997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    177312997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    177312997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.037205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.037205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.037205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037205                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17615.040433                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17615.040433                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17615.040433                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17615.040433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17615.040433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17615.040433                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          22019                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        10381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               10506                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           413                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              9968                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1134                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1134                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          10507                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        29940                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3719                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   33659                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       644160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       127232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   771392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              11644                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001031                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.032087                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    11632     99.90%     99.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                       12      0.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                11644                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             11422500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            15097500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2365494                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    3                       # number of replacements
system.l2cache.tags.tagsinuse             1454.600234                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19865                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2144                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.265392                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.158475                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   619.073635                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   835.368125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.151141                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.203947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.355127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1887                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.522705                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               178232                       # Number of tag accesses
system.l2cache.tags.data_accesses              178232                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          413                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          413                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            15                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               15                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         9249                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          232                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         9481                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             9249                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              247                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                9496                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            9249                       # number of overall hits
system.l2cache.overall_hits::cpu.data             247                       # number of overall hits
system.l2cache.overall_hits::total               9496                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1119                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1119                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          817                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1026                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            817                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1328                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2145                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           817                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1328                       # number of overall misses
system.l2cache.overall_misses::total             2145                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     88118000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     88118000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     65063000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     18601000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     83664000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     65063000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    106719000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    171782000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     65063000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    106719000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    171782000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          413                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          413                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1134                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1134                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        10066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          441                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        10507                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        10066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1575                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           11641                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        10066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1575                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          11641                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.986772                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.986772                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.081164                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.473923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.097649                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.081164                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.843175                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.184263                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.081164                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.843175                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.184263                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 78747.095621                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78747.095621                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 79636.474908                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        89000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81543.859649                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 79636.474908                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 80360.692771                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80084.848485                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 79636.474908                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 80360.692771                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80084.848485                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data         1119                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1119                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          817                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1025                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          817                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1327                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2144                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          817                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1327                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2144                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     76928000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     76928000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     56903000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     16461000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     73364000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     56903000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     93389000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    150292000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     56903000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     93389000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    150292000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.986772                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.986772                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.081164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.471655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.097554                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.081164                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.842540                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.184177                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.081164                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.842540                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.184177                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68747.095621                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68747.095621                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 69648.714810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79139.423077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71574.634146                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69648.714810                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 70376.036172                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70098.880597                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69648.714810                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 70376.036172                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70098.880597                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    739755500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1024                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1119                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1024                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       137152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       137152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  137152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2143                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1072500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5809250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
