Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri Aug  2 22:24:17 2024
| Host         : PLLima running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file Neander_control_sets_placed.rpt
| Design       : Neander
| Device       : xa7a12t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              30 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------------------+------------------+------------------+----------------+--------------+
|  basys/counter_reg[10]       |                           | RST_IBUF         |                1 |              2 |         2.00 |
|  datapath/ri_out_reg[5]_1[0] |                           |                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG               | fsm/actual_s_reg[3]_0[0]  | RST_IBUF         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG               | fsm/actual_s_reg[2]_0[0]  | RST_IBUF         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG               | fsm/LOAD_PC_reg_0[0]      | RST_IBUF         |                2 |              8 |         4.00 |
|  basys/counter_reg[10]       | basys/led_read[3]_i_1_n_0 |                  |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG               | fsm/E[0]                  | RST_IBUF         |                3 |             10 |         3.33 |
|  fsm/INC_PC_reg_i_2_n_0      |                           |                  |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG               |                           | RST_IBUF         |                4 |             15 |         3.75 |
+------------------------------+---------------------------+------------------+------------------+----------------+--------------+


