
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#RISC-V LITE - design_vision script to compute power consumption after back-annotation has been done
# Read the netlist in the Verilog file
read_verilog -netlist ../netlist/$VERSION_FOLDER/$ENTITY_NAME.v
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/isa16_2021_2022/Diego/lab3_newRising/netlist/pro_version/riscv_lite.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/isa16_2021_2022/Diego/lab3_newRising/netlist/pro_version/riscv_lite.v
Verilog netlist reader completed successfully.
Current design is now '/home/isa16_2021_2022/Diego/lab3_newRising/netlist/pro_version/riscv_lite.db:riscv_lite'
Loaded 1 design.
Current design is 'riscv_lite'.
riscv_lite
# Read the saif file with the activity of all the nodes
read_saif -input ../saif/$VERSION_FOLDER/$ENTITY_NAME.saif -instance $TB_NAME/DUT -unit ns -scale 1
Warning: There are 3 objects not found during annotation. (PWR-452)
1
create_clock -name MY_CLK {clk}
1
report_power > reports/power_report_backanno_$SYNTHESIS_NAME.txt 
quit

Thank you...
