Analysis & Synthesis report for LCD_Controller
Mon Sep 24 23:01:55 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7mg1:auto_generated
 17. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated
 18. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 19. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qs81:auto_generated
 20. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 21. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 22. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 23. Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 24. Source assignments for Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated
 25. Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 26. Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 27. Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux
 28. Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001
 29. Source assignments for altera_reset_controller:rst_controller
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a
 33. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 34. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b
 35. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 36. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 37. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram
 38. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 41. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 42. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 43. Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy
 44. Parameter Settings for User Entity Instance: Main_onchip_memory2_0:onchip_memory2_0
 45. Parameter Settings for User Entity Instance: Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 47. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 48. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 49. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 50. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 51. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 52. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 53. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 55. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 56. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 57. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 58. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router_001|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router|Main_mm_interconnect_0_id_router_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router_001|Main_mm_interconnect_0_id_router_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 63. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 64. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 65. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 66. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 67. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 68. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
 69. Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 70. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 71. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 75. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 76. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 77. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 78. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router|Main_mm_interconnect_0_id_router_default_decode:the_default_decode"
 79. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode"
 80. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 81. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
 82. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
 83. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
 84. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
 85. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
 86. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 87. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
 88. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
 89. Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
 90. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy"
 91. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
 92. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 93. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_pib:the_Main_nios2_qsys_0_nios2_oci_pib"
 94. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo|Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
 95. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dtrace:the_Main_nios2_qsys_0_nios2_oci_dtrace|Main_nios2_qsys_0_nios2_oci_td_mode:Main_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
 96. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_itrace:the_Main_nios2_qsys_0_nios2_oci_itrace"
 97. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk"
 98. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_xbrk:the_Main_nios2_qsys_0_nios2_oci_xbrk"
 99. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug"
100. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci"
101. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_test_bench:the_Main_nios2_qsys_0_test_bench"
102. Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0"
103. Elapsed Time Per Partition
104. Analysis & Synthesis Messages
105. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 24 23:01:55 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; LCD_Controller                                  ;
; Top-level Entity Name              ; Main                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,406                                           ;
;     Total combinational functions  ; 1,263                                           ;
;     Dedicated logic registers      ; 726                                             ;
; Total registers                    ; 726                                             ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 331,008                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F19A7       ;                    ;
; Top-level entity name                                                      ; Main               ; LCD_Controller     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                    ; Library ;
+-------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Main/synthesis/submodules/Main_onchip_memory2_0.v                       ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_onchip_memory2_0.v                       ;         ;
; Main/synthesis/submodules/Main_nios2_qsys_0_test_bench.v                ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_test_bench.v                ;         ;
; Main/synthesis/submodules/Main_nios2_qsys_0_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_oci_test_bench.v            ;         ;
; Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_wrapper.v ;         ;
; Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_tck.v     ;         ;
; Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0_jtag_debug_module_sysclk.v  ;         ;
; Main/synthesis/submodules/Main_nios2_qsys_0.v                           ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_nios2_qsys_0.v                           ;         ;
; Main/synthesis/submodules/Main_mm_interconnect_0_rsp_xbar_mux.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_rsp_xbar_mux.sv        ;         ;
; Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_id_router.sv           ;         ;
; Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_mux.sv        ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_mux.sv        ;         ;
; Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_demux.sv      ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_cmd_xbar_demux.sv      ;         ;
; Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0_addr_router.sv         ;         ;
; Main/synthesis/submodules/Main_mm_interconnect_0.v                      ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_mm_interconnect_0.v                      ;         ;
; Main/synthesis/submodules/Main_irq_mapper.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/Main_irq_mapper.sv                            ;         ;
; Main/synthesis/submodules/altera_reset_synchronizer.v                   ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_synchronizer.v                   ;         ;
; Main/synthesis/submodules/altera_reset_controller.v                     ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_reset_controller.v                     ;         ;
; Main/synthesis/submodules/altera_merlin_slave_translator.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_translator.sv             ;         ;
; Main/synthesis/submodules/altera_merlin_slave_agent.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_slave_agent.sv                  ;         ;
; Main/synthesis/submodules/altera_merlin_master_translator.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_master_translator.sv            ;         ;
; Main/synthesis/submodules/altera_merlin_master_agent.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_master_agent.sv                 ;         ;
; Main/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ;         ;
; Main/synthesis/submodules/altera_merlin_arbitrator.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_merlin_arbitrator.sv                   ;         ;
; Main/synthesis/submodules/altera_avalon_sc_fifo.v                       ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/submodules/altera_avalon_sc_fifo.v                       ;         ;
; Main/synthesis/Main.v                                                   ; yes             ; User Verilog HDL File        ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/Main/synthesis/Main.v                                                   ;         ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;         ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;         ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;         ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;         ;
; aglobal130.inc                                                          ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                ;         ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;         ;
; altrom.inc                                                              ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                    ;         ;
; altram.inc                                                              ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                    ;         ;
; altdpram.inc                                                            ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                  ;         ;
; db/altsyncram_7mg1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_7mg1.tdf                                                  ;         ;
; db/altsyncram_8mg1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_8mg1.tdf                                                  ;         ;
; altera_std_synchronizer.v                                               ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;         ;
; db/altsyncram_qs81.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_qs81.tdf                                                  ;         ;
; sld_virtual_jtag_basic.v                                                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                      ;         ;
; db/altsyncram_9rc1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/altsyncram_9rc1.tdf                                                  ;         ;
; db/decode_jsa.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/decode_jsa.tdf                                                       ;         ;
; db/mux_gob.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/db/mux_gob.tdf                                                          ;         ;
; sld_hub.vhd                                                             ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ;         ;
; sld_jtag_hub.vhd                                                        ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;         ;
; sld_rom_sr.vhd                                                          ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;         ;
+-------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,406         ;
;                                             ;               ;
; Total combinational functions               ; 1263          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 585           ;
;     -- 3 input functions                    ; 481           ;
;     -- <=2 input functions                  ; 197           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1164          ;
;     -- arithmetic mode                      ; 99            ;
;                                             ;               ;
; Total registers                             ; 726           ;
;     -- Dedicated logic registers            ; 726           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total memory bits                           ; 331008        ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 761           ;
; Total fan-out                               ; 8981          ;
; Average fan-out                             ; 4.15          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Main                                                                                                           ; 1263 (0)          ; 726 (0)      ; 331008      ; 0            ; 0       ; 0         ; 2    ; 0            ; |Main                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Main_mm_interconnect_0:mm_interconnect_0|                                                                   ; 185 (0)           ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; work         ;
;       |Main_mm_interconnect_0_addr_router:addr_router_001|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router_001                                                                                                                                                                                                                                           ; work         ;
;       |Main_mm_interconnect_0_addr_router:addr_router|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                               ; work         ;
;       |Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001|                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                                     ; work         ;
;       |Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                         ; work         ;
;       |Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                     ; work         ;
;       |Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                         ; work         ;
;       |Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                    ; 59 (55)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                         ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; work         ;
;       |Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                        ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                             ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; work         ;
;       |Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|                                                    ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                         ; work         ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; work         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                        ; work         ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                     ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                          ; work         ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                              ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                           ; work         ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                      ; work         ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                ; work         ;
;    |Main_nios2_qsys_0:nios2_qsys_0|                                                                             ; 945 (655)         ; 570 (303)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|                                             ; 290 (36)          ; 267 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                            ; work         ;
;          |Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|          ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                ; work         ;
;             |Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|         ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;             |Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|               ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck                                                            ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy|                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy                                                                                 ; work         ;
;          |Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|                            ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                  ; work         ;
;          |Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break|                              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break                                                                                                                                                                    ; work         ;
;          |Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|                              ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                    ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; work         ;
;          |Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|                                    ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem                                                                                                                                                                          ; work         ;
;             |Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram                                                                                                   ; work         ;
;                |altsyncram:the_altsyncram|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                   |altsyncram_qs81:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qs81:auto_generated                                          ; work         ;
;       |Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                             ; work         ;
;          |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;             |altsyncram_7mg1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7mg1:auto_generated                                                                                                                                                                    ; work         ;
;       |Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                             ; work         ;
;          |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;             |altsyncram_8mg1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated                                                                                                                                                                    ; work         ;
;    |Main_onchip_memory2_0:onchip_memory2_0|                                                                     ; 14 (0)            ; 1 (0)        ; 320768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                ; work         ;
;       |altsyncram:the_altsyncram|                                                                               ; 14 (0)            ; 1 (0)        ; 320768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_9rc1:auto_generated|                                                                       ; 14 (0)            ; 1 (1)        ; 320768      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated                                                                                                                                                                                                                                       ; work         ;
;             |decode_jsa:decode3|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                    ; work         ;
;             |mux_gob:mux2|                                                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                          ; work         ;
;    |altera_reset_controller:rst_controller|                                                                     ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                ; work         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                 ; work         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                           ; 113 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 112 (74)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qs81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; Main_nios2_qsys_0_ociram_default_contents.mif ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7mg1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Main_nios2_qsys_0_rf_ram_a.mif                ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; Main_nios2_qsys_0_rf_ram_b.mif                ;
; Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                              ; AUTO ; Single Port      ; 10024        ; 32           ; --           ; --           ; 320768 ; Main_onchip_memory2_0.hex                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_im:the_Main_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_im:the_Main_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_xbrk:the_Main_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                              ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                          ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                          ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                     ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                      ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                      ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                      ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                      ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                           ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                           ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                           ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                           ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                      ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                      ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                       ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                       ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                           ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                           ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                           ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                           ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                            ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                            ; Merged with Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 190                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                        ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                    ; Stuck at GND              ; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                         ; Stuck at GND              ; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                     ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND              ; Main_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                         ; Stuck at GND              ; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                    ; Stuck at GND              ; Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                       ;
; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 726   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 152   ;
; Number of registers using Asynchronous Clear ; 395   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 291   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Main_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                   ; 37      ;
; Main_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                           ; 7       ;
; Main_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                         ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                      ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                      ; 1       ;
; Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; 5       ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                   ; 1       ;
; Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                    ; 3       ;
; Total number of inverted registers = 19                                                                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|readdata[0]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[6]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|E_src2[13]                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                                                                                                                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|MonDReg[0]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|MonDReg[18]                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|E_src2[27]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|sr[23] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|MonAReg[7]                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break|break_readreg[18]                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Main|Main_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Main_nios2_qsys_0:nios2_qsys_0|E_logic_result[16]                                                                                                                                                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Main|Main_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[31]                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Main|Main_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7mg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qs81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a ;
+----------------+--------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                                 ;
+----------------+--------------------------------+------------------------------------------------------------------------------------------------------+
; lpm_file       ; Main_nios2_qsys_0_rf_ram_a.mif ; String                                                                                               ;
+----------------+--------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                       ;
+------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                             ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                             ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                    ;
; INIT_FILE                          ; Main_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7mg1                ; Untyped                                                                                                    ;
+------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b ;
+----------------+--------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                                 ;
+----------------+--------------------------------+------------------------------------------------------------------------------------------------------+
; lpm_file       ; Main_nios2_qsys_0_rf_ram_b.mif ; String                                                                                               ;
+----------------+--------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                       ;
+------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                             ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                             ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                                    ;
; INIT_FILE                          ; Main_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_8mg1                ; Untyped                                                                                                    ;
+------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram ;
+----------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                         ; Type                                                                                                                                                                                                            ;
+----------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; Main_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                          ;
+----------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                                                                                                  ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                                   ; Untyped                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                                            ; Signed Integer                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                                             ; Untyped                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                             ; Signed Integer                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE                          ; Main_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_qs81                               ; Untyped                                                                                                                                                                                                               ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                            ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                          ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------+----------------------------------------+
; Parameter Name ; Value                     ; Type                                   ;
+----------------+---------------------------+----------------------------------------+
; INIT_FILE      ; Main_onchip_memory2_0.hex ; String                                 ;
+----------------+---------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+----------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                         ;
+------------------------------------+---------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                      ;
; WIDTH_A                            ; 32                        ; Signed Integer                               ;
; WIDTHAD_A                          ; 14                        ; Signed Integer                               ;
; NUMWORDS_A                         ; 10024                     ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                      ;
; WIDTH_B                            ; 1                         ; Untyped                                      ;
; WIDTHAD_B                          ; 1                         ; Untyped                                      ;
; NUMWORDS_B                         ; 1                         ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                      ;
; INIT_FILE                          ; Main_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 10024                     ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9rc1           ; Untyped                                      ;
+------------------------------------+---------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                                                          ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                          ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router_001|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router|Main_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router_001|Main_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 10024                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router|Main_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                        ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_pib:the_Main_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo|Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dtrace:the_Main_nios2_qsys_0_nios2_oci_dtrace|Main_nios2_qsys_0_nios2_oci_td_mode:Main_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_itrace:the_Main_nios2_qsys_0_nios2_oci_itrace"              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_xbrk:the_Main_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_test_bench:the_Main_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                             ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Main_nios2_qsys_0:nios2_qsys_0"                  ;
+--------------------------------+--------+----------+------------------------+
; Port                           ; Type   ; Severity ; Details                ;
+--------------------------------+--------+----------+------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected ;
+--------------------------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Sep 24 23:01:48 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Controller -c LCD_Controller
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_onchip_memory2_0.v
    Info (12023): Found entity 1: Main_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: Main_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: Main_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Main_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Main_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Main_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 21 design units, including 21 entities, in source file main/synthesis/submodules/main_nios2_qsys_0.v
    Info (12023): Found entity 1: Main_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: Main_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: Main_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: Main_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: Main_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: Main_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: Main_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: Main_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: Main_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: Main_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: Main_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: Main_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: Main_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: Main_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: Main_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: Main_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: Main_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: Main_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: Main_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: Main_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Main_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 2 design units, including 2 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: Main_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: Main_mm_interconnect_0_id_router
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Main_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Main_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file main/synthesis/submodules/main_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: Main_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: Main_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_mm_interconnect_0.v
    Info (12023): Found entity 1: Main_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/main_irq_mapper.sv
    Info (12023): Found entity 1: Main_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file main/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/main.v
    Info (12023): Found entity 1: Main
Info (12021): Found 1 design units, including 1 entities, in source file main/synthesis/lcd_controller.v
    Info (12023): Found entity 1: ControllerLCD
Warning (10037): Verilog HDL or VHDL warning at Main_nios2_qsys_0.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Main_nios2_qsys_0.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Main_nios2_qsys_0.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Main_nios2_qsys_0.v(2587): conditional expression evaluates to a constant
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "Main_nios2_qsys_0" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "Main_nios2_qsys_0_test_bench" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_test_bench:the_Main_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "Main_nios2_qsys_0_register_bank_a_module" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Main_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mg1.tdf
    Info (12023): Found entity 1: altsyncram_7mg1
Info (12128): Elaborating entity "altsyncram_7mg1" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_a_module:Main_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_7mg1:auto_generated"
Info (12128): Elaborating entity "Main_nios2_qsys_0_register_bank_b_module" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Main_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8mg1.tdf
    Info (12023): Found entity 1: altsyncram_8mg1
Info (12128): Elaborating entity "altsyncram_8mg1" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_register_bank_b_module:Main_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_debug" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_debug:the_Main_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_ocimem" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "Main_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Main_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qs81.tdf
    Info (12023): Found entity 1: altsyncram_qs81
Info (12128): Elaborating entity "altsyncram_qs81" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_ocimem:the_Main_nios2_qsys_0_nios2_ocimem|Main_nios2_qsys_0_ociram_sp_ram_module:Main_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qs81:auto_generated"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_avalon_reg" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_avalon_reg:the_Main_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_break" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_break:the_Main_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_xbrk:the_Main_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dbrk:the_Main_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_itrace" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_itrace:the_Main_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dtrace:the_Main_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_dtrace:the_Main_nios2_qsys_0_nios2_oci_dtrace|Main_nios2_qsys_0_nios2_oci_td_mode:Main_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_fifo" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo|Main_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_Main_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo|Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_Main_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo|Main_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_Main_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "Main_nios2_qsys_0_oci_test_bench" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_fifo:the_Main_nios2_qsys_0_nios2_oci_fifo|Main_nios2_qsys_0_oci_test_bench:the_Main_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_pib" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_pib:the_Main_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "Main_nios2_qsys_0_nios2_oci_im" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_nios2_oci_im:the_Main_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "Main_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Main_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_tck:the_Main_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "Main_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|Main_nios2_qsys_0_jtag_debug_module_sysclk:the_Main_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Main_nios2_qsys_0:nios2_qsys_0|Main_nios2_qsys_0_nios2_oci:the_Main_nios2_qsys_0_nios2_oci|Main_nios2_qsys_0_jtag_debug_module_wrapper:the_Main_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Main_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "Main_onchip_memory2_0" for hierarchy "Main_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Main_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10024"
    Info (12134): Parameter "numwords_a" = "10024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rc1.tdf
    Info (12023): Found entity 1: altsyncram_9rc1
Info (12128): Elaborating entity "altsyncram_9rc1" for hierarchy "Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated|decode_jsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "Main_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_9rc1:auto_generated|mux_gob:mux2"
Info (12128): Elaborating entity "Main_mm_interconnect_0" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "Main_mm_interconnect_0_addr_router" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "Main_mm_interconnect_0_addr_router_default_decode" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_addr_router:addr_router|Main_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Main_mm_interconnect_0_id_router" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "Main_mm_interconnect_0_id_router_default_decode" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_id_router:id_router|Main_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "Main_mm_interconnect_0_cmd_xbar_demux" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "Main_mm_interconnect_0_cmd_xbar_mux" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "Main_mm_interconnect_0_rsp_xbar_mux" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Main_mm_interconnect_0:mm_interconnect_0|Main_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "Main_irq_mapper" for hierarchy "Main_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/output_files/LCD_Controller.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1617 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1450 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4701 megabytes
    Info: Processing ended: Mon Sep 24 23:01:55 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Downloads/Uefs/2018.2/MI-Sistemas_Digitais/Problema1/output_files/LCD_Controller.map.smsg.


