 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  Device Utilization	  IO Block Utilization	  CLB Block Utilization	  MULT Block Utilization	  DSP Block Utilization	  MEM Block Utilization	  6-LUT	  Netlist clb blocks	  Netlist inputs pins	  Netlist memory blocks	  num_mult	  IO	  INPAD	  OUTPAD	  CLB	  FLE	  BLE5	  BLE6	  mult_27x27	  mult_512x40_sp	  mult_1024x20_sp	  mult_1024x20_dp	  two_mult_18x19	  Critical_path_delay	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_mem32K_40nm.xml	  diffeq1.blif	  common	  1.15	  vpr	  69.32 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0.34	  0.58	  0.26	  0.83	  none	  0.00	  478	  36	  162	  0	  5	  258	  162	  96	  36	  337	  311	  169	  none	  none	  none	  none	  none	  -1	  success	  f71145bfd	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.2.0-39-generic x86_64	  2023-12-21T01:20:00	  en4228283l	  /mnt/vault0/cliao43/vtr_cc/vtr-verilog-to-routing/vtr_flow/tasks/RC3_3_placement	  70988	  162	  96	  994	  935	  1	  694	  299	  16	  16	  256	  mult_36	  auto	  31.5 MiB	  0.15	  5064	  859527	  246293	  613234	  0	  69.3 MiB	  0.72	  0.02	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0.00277617	  0.00268973	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
