*****************************************************************

  Device    [HSST_PAD_R]

  Author    [xiawei]

  Abstract  []

  Revision History:

*******************************************************************************/
symbol logsym of HSST_PAD_R // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 60 # 60 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  
               ->  [ , 60 ]  
                            <
                                PAD        @[ , 30]
                            >
               ->  [ 60, ]   
               ->  [ , 0]
                            <
                                TX        @[ , 30]
                            >
              ->  [ 0, ] ;
}; // symbol logsym of HSST_PAD_R

/*******************************************************************************

  Device    [HSST_PAD_R]

  Author    [xiawei]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of HSST_PAD_R // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 60 # 60 );

    shape
    [ 0, 0 ]  ->  [ , 60 ]  
              ->  [ 60, ]
              ->  [ , 0 ]    
              ->  [ 0, ];

    "HSST_PAD_R" @ [0,0];

    // Draw extra lines for clock ports
    //line ck_A_arrow [0, 30+20] -> [20, 30] -> [0, 30-20];

}; // end of symbol fpsym of HSST_PAD_R
