// Seed: 2053929068
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output tri0  id_2,
    input  tri0  id_3
);
  parameter id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri  id_1
);
  wire id_3;
  always @(-1 * -1 or id_3#(.id_3(1)));
  wire id_4;
  assign module_3.id_0 = 0;
  genvar id_5;
  logic id_6;
  ;
  parameter id_7 = 1, id_8 = -1;
endmodule
macromodule module_3 (
    input supply1 id_0,
    output logic id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    input tri id_7,
    input wor id_8,
    output tri0 id_9,
    output logic id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    input supply1 id_14,
    input uwire id_15,
    input tri1 id_16,
    output logic id_17,
    input supply1 id_18,
    input wand id_19,
    input wor id_20,
    input supply0 id_21,
    input wand id_22,
    output logic id_23,
    output logic id_24,
    input wor id_25,
    input tri id_26,
    output uwire id_27,
    input supply0 id_28,
    input supply0 id_29,
    input supply1 id_30
    , id_35,
    output supply0 id_31,
    input tri1 id_32,
    output logic id_33
);
  always @(posedge id_8 + -1) begin : LABEL_0
    if (1) id_2 <= id_16;
    else begin : LABEL_1
      id_23 <= "";
    end
    id_24 <= -1;
    id_1  <= ~id_8;
    id_10 <= id_6;
    id_23 = 1'h0 * id_12 - -1;
    id_17 <= id_16 == 1;
    assign id_27 = -1'b0;
    id_24 = 1;
    id_33 <= id_12;
    id_35 <= !-1;
    if (1) begin : LABEL_2
      id_33 = 1;
    end
  end
  module_2 modCall_1 (
      id_27,
      id_22
  );
endmodule
