

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Fri Nov 15 14:34:38 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+------+------+------+------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        |  min |  max |  min |  max |   Type  |
        +---------------------------------+----------------------+------+------+------+------+---------+
        |grp_depthwise_conv2d_fix_fu_358  |depthwise_conv2d_fix  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_373  |pointwise_conv2d_fix  |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_fu_387       |padding2d_fix16       |  1771|  1771|  1771|  1771|   none  |
        +---------------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond4)
	3  / (!exitcond4)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	15  / (!tmp_20)
	10  / (tmp_20)
10 --> 
	11  / (tmp_23)
	9  / (!tmp_23)
11 --> 
	12  / (tmp_26)
	10  / (!tmp_26)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !473"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !477"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !481"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !485"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !489"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !493"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !497"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !501"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !505"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !509"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !513"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !517"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !521"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !525"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%input_0_array_0 = alloca [784 x i16], align 2" [mnist_AXI_Stream.cpp:28]   --->   Operation 31 'alloca' 'input_0_array_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%out_0_keep_V = alloca [900 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 32 'alloca' 'out_0_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%out_0_strb_V = alloca [900 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 33 'alloca' 'out_0_strb_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 34 [1/1] (2.56ns)   --->   "%out_0_id_V = alloca [900 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 34 'alloca' 'out_0_id_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 35 [1/1] (2.56ns)   --->   "%out_0_dest_V = alloca [900 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 35 'alloca' 'out_0_dest_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:23]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:24]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader60.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%height = phi i5 [ 0, %.preheader61.preheader ], [ %height_2, %.preheader60.0.loopexit ]" [mnist_AXI_Stream.cpp:34]   --->   Operation 40 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %height, -4" [mnist_AXI_Stream.cpp:34]   --->   Operation 41 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.78ns)   --->   "%height_2 = add i5 %height, 1" [mnist_AXI_Stream.cpp:34]   --->   Operation 43 'add' 'height_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader61.1, label %.preheader59.preheader.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height, i5 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 45 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_1 to i11" [mnist_AXI_Stream.cpp:34]   --->   Operation 46 'zext' 'p_shl2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height, i2 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_2 to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 48 'zext' 'p_shl3_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%tmp_3 = sub i11 %p_shl2_cast, %p_shl3_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 49 'sub' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %height, i1 false)" [mnist_AXI_Stream.cpp:34]   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_5 to i11" [mnist_AXI_Stream.cpp:40]   --->   Operation 51 'zext' 'p_shl1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%tmp_6 = sub i11 %p_shl2_cast, %p_shl1_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 52 'sub' 'tmp_6' <Predicate = (!exitcond4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 53 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array_0, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:46]   --->   Operation 54 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_1, %0 ], [ 0, %.preheader59.preheader.0 ]" [mnist_AXI_Stream.cpp:35]   --->   Operation 55 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %width, -4" [mnist_AXI_Stream.cpp:35]   --->   Operation 56 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 57 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%width_1 = add i5 %width, 1" [mnist_AXI_Stream.cpp:35]   --->   Operation 58 'add' 'width_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader60.0.loopexit, label %0" [mnist_AXI_Stream.cpp:35]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_12 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:36]   --->   Operation 60 'read' 'empty_12' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 0" [mnist_AXI_Stream.cpp:36]   --->   Operation 61 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 62 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 2" [mnist_AXI_Stream.cpp:36]   --->   Operation 63 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 5" [mnist_AXI_Stream.cpp:36]   --->   Operation 64 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_12, 6" [mnist_AXI_Stream.cpp:36]   --->   Operation 65 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i5 %width to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 66 'zext' 'tmp_28_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%tmp_10 = add i11 %tmp_3, %tmp_28_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 67 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i11 %tmp_10 to i64" [mnist_AXI_Stream.cpp:37]   --->   Operation 68 'sext' 'tmp_10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%input_0_array_0_add = getelementptr [784 x i16]* %input_0_array_0, i64 0, i64 %tmp_10_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 69 'getelementptr' 'input_0_array_0_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%tmp_11 = add i11 %tmp_6, %tmp_28_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 70 'add' 'tmp_11' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i11 %tmp_11 to i64" [mnist_AXI_Stream.cpp:40]   --->   Operation 71 'sext' 'tmp_11_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr = getelementptr [900 x i2]* %out_0_keep_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 72 'getelementptr' 'out_0_keep_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr = getelementptr [900 x i2]* %out_0_strb_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:41]   --->   Operation 73 'getelementptr' 'out_0_strb_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%out_0_id_V_addr = getelementptr [900 x i1]* %out_0_id_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 74 'getelementptr' 'out_0_id_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr = getelementptr [900 x i1]* %out_0_dest_V, i64 0, i64 %tmp_11_cast" [mnist_AXI_Stream.cpp:38]   --->   Operation 75 'getelementptr' 'out_0_dest_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_0_add, align 2" [mnist_AXI_Stream.cpp:37]   --->   Operation 76 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 77 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %out_0_dest_V_addr, align 1" [mnist_AXI_Stream.cpp:38]   --->   Operation 77 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 78 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %out_0_id_V_addr, align 2" [mnist_AXI_Stream.cpp:39]   --->   Operation 78 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i2 %tmp_keep_V, i2* %out_0_keep_V_addr, align 2" [mnist_AXI_Stream.cpp:40]   --->   Operation 79 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 80 [1/1] (3.25ns)   --->   "store i2 %tmp_strb_V, i2* %out_0_strb_V_addr, align 1" [mnist_AXI_Stream.cpp:41]   --->   Operation 80 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 81 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader60.0"   --->   Operation 82 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([784 x i16]* %input_0_array_0, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:46]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 84 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 85 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 86 'load' 'Padding2D_0_width_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 87 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 88 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:50]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:50]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:50]   --->   Operation 91 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 zeroext %Padding2D_0_depth_lo, i16 zeroext %SeparableConv2D_0_he_1, i16 zeroext %SeparableConv2D_0_wi_1, i16 zeroext %SeparableConv2D_0_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:50]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 zeroext %Padding2D_0_depth_lo, i16 zeroext %SeparableConv2D_0_he_1, i16 zeroext %SeparableConv2D_0_wi_1, i16 zeroext %SeparableConv2D_0_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:50]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 94 [1/1] (1.76ns)   --->   "br label %.loopexit" [mnist_AXI_Stream.cpp:163]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 7> <Delay = 2.75>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%depth7 = phi i32 [ 0, %.preheader61.1 ], [ %depth, %.loopexit.loopexit ]"   --->   Operation 95 'phi' 'depth7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo_1 = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:163]   --->   Operation 96 'load' 'Padding2D_0_depth_lo_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %Padding2D_0_depth_lo_1 to i32" [mnist_AXI_Stream.cpp:163]   --->   Operation 97 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_20 = icmp slt i32 %depth7, %tmp_s" [mnist_AXI_Stream.cpp:163]   --->   Operation 98 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (2.55ns)   --->   "%depth = add nsw i32 %depth7, 1" [mnist_AXI_Stream.cpp:163]   --->   Operation 99 'add' 'depth' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.preheader58.preheader, label %5" [mnist_AXI_Stream.cpp:163]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %depth7, i5 0)" [mnist_AXI_Stream.cpp:163]   --->   Operation 101 'bitconcatenate' 'tmp_7' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i37 %tmp_7 to i38" [mnist_AXI_Stream.cpp:163]   --->   Operation 102 'sext' 'p_shl4_cast' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %depth7, i1 false)" [mnist_AXI_Stream.cpp:163]   --->   Operation 103 'bitconcatenate' 'tmp_8' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i33 %tmp_8 to i38" [mnist_AXI_Stream.cpp:172]   --->   Operation 104 'sext' 'p_shl5_cast' <Predicate = (tmp_20)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (2.75ns)   --->   "%tmp_9 = sub i38 %p_shl4_cast, %p_shl5_cast" [mnist_AXI_Stream.cpp:172]   --->   Operation 105 'sub' 'tmp_9' <Predicate = (tmp_20)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader58" [mnist_AXI_Stream.cpp:164]   --->   Operation 106 'br' <Predicate = (tmp_20)> <Delay = 1.76>
ST_9 : Operation 107 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:195]   --->   Operation 107 'ret' <Predicate = (!tmp_20)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.43>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%height8 = phi i32 [ 0, %.preheader58.preheader ], [ %height_1, %.preheader58.loopexit ]"   --->   Operation 108 'phi' 'height8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l_1 = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:164]   --->   Operation 109 'load' 'Padding2D_0_height_l_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_22 = zext i16 %Padding2D_0_height_l_1 to i32" [mnist_AXI_Stream.cpp:164]   --->   Operation 110 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (2.47ns)   --->   "%tmp_23 = icmp slt i32 %height8, %tmp_22" [mnist_AXI_Stream.cpp:164]   --->   Operation 111 'icmp' 'tmp_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (2.55ns)   --->   "%height_1 = add nsw i32 %height8, 1" [mnist_AXI_Stream.cpp:164]   --->   Operation 112 'add' 'height_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.preheader.preheader, label %.loopexit.loopexit" [mnist_AXI_Stream.cpp:164]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i32 %height8 to i38" [mnist_AXI_Stream.cpp:172]   --->   Operation 114 'sext' 'tmp_24_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (2.79ns)   --->   "%tmp_12 = add i38 %tmp_24_cast, %tmp_9" [mnist_AXI_Stream.cpp:172]   --->   Operation 115 'add' 'tmp_12' <Predicate = (tmp_23)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i38 %tmp_12 to i6" [mnist_AXI_Stream.cpp:172]   --->   Operation 116 'trunc' 'tmp_13' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_13, i5 0)" [mnist_AXI_Stream.cpp:172]   --->   Operation 117 'bitconcatenate' 'p_shl8_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i38 %tmp_12 to i10" [mnist_AXI_Stream.cpp:172]   --->   Operation 118 'trunc' 'tmp_14' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_14, i1 false)" [mnist_AXI_Stream.cpp:172]   --->   Operation 119 'bitconcatenate' 'p_shl9_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.63ns)   --->   "%tmp_15 = sub i11 %p_shl8_cast, %p_shl9_cast" [mnist_AXI_Stream.cpp:172]   --->   Operation 120 'sub' 'tmp_15' <Predicate = (tmp_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %height8 to i6" [mnist_AXI_Stream.cpp:164]   --->   Operation 121 'trunc' 'tmp_16' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_16, i5 0)" [mnist_AXI_Stream.cpp:164]   --->   Operation 122 'bitconcatenate' 'p_shl6_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %height8 to i10" [mnist_AXI_Stream.cpp:164]   --->   Operation 123 'trunc' 'tmp_17' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_17, i1 false)" [mnist_AXI_Stream.cpp:190]   --->   Operation 124 'bitconcatenate' 'p_shl7_cast' <Predicate = (tmp_23)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.63ns)   --->   "%tmp_18 = sub i11 %p_shl6_cast, %p_shl7_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 125 'sub' 'tmp_18' <Predicate = (tmp_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:165]   --->   Operation 126 'br' <Predicate = (tmp_23)> <Delay = 1.76>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 127 'br' <Predicate = (!tmp_23)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 4.89>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%width9 = phi i32 [ %width_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'width9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo_1 = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:165]   --->   Operation 129 'load' 'Padding2D_0_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_25 = zext i16 %Padding2D_0_width_lo_1 to i32" [mnist_AXI_Stream.cpp:165]   --->   Operation 130 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i16 %Padding2D_0_width_lo_1 to i17" [mnist_AXI_Stream.cpp:165]   --->   Operation 131 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_26 = icmp slt i32 %width9, %tmp_25" [mnist_AXI_Stream.cpp:165]   --->   Operation 132 'icmp' 'tmp_26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (2.55ns)   --->   "%width_2 = add nsw i32 %width9, 1" [mnist_AXI_Stream.cpp:165]   --->   Operation 133 'add' 'width_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %1, label %.preheader58.loopexit" [mnist_AXI_Stream.cpp:165]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %width9 to i11" [mnist_AXI_Stream.cpp:172]   --->   Operation 135 'trunc' 'tmp_24' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.63ns)   --->   "%tmp_19 = add i11 %tmp_15, %tmp_24" [mnist_AXI_Stream.cpp:172]   --->   Operation 136 'add' 'tmp_19' <Predicate = (tmp_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i11 %tmp_19 to i64" [mnist_AXI_Stream.cpp:172]   --->   Operation 137 'zext' 'tmp_19_cast' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%Padding2D_0_array_ad = getelementptr [900 x i16]* @Padding2D_0_array, i64 0, i64 %tmp_19_cast" [mnist_AXI_Stream.cpp:172]   --->   Operation 138 'getelementptr' 'Padding2D_0_array_ad' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.63ns)   --->   "%tmp_21 = add i11 %tmp_18, %tmp_24" [mnist_AXI_Stream.cpp:190]   --->   Operation 139 'add' 'tmp_21' <Predicate = (tmp_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %Padding2D_0_array_ad, align 2" [mnist_AXI_Stream.cpp:172]   --->   Operation 140 'load' 'tmp_data_V_1' <Predicate = (tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = or i32 %depth7, %width9" [mnist_AXI_Stream.cpp:175]   --->   Operation 141 'or' 'tmp' <Predicate = (tmp_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_27 = or i32 %tmp, %height8" [mnist_AXI_Stream.cpp:175]   --->   Operation 142 'or' 'tmp_27' <Predicate = (tmp_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i32 %tmp_27, 0" [mnist_AXI_Stream.cpp:175]   --->   Operation 143 'icmp' 'tmp_user_V' <Predicate = (tmp_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo_2 = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:181]   --->   Operation 144 'load' 'Padding2D_0_depth_lo_2' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i16 %Padding2D_0_depth_lo_2 to i17" [mnist_AXI_Stream.cpp:181]   --->   Operation 145 'zext' 'tmp_31_cast' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (2.07ns)   --->   "%tmp_28 = add i17 -1, %tmp_31_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 146 'add' 'tmp_28' <Predicate = (tmp_26)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i17 %tmp_28 to i32" [mnist_AXI_Stream.cpp:181]   --->   Operation 147 'sext' 'tmp_32_cast' <Predicate = (tmp_26)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (2.47ns)   --->   "%tmp_29 = icmp eq i32 %depth7, %tmp_32_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 148 'icmp' 'tmp_29' <Predicate = (tmp_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader58"   --->   Operation 149 'br' <Predicate = (!tmp_26)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 6.31>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i11 %tmp_21 to i64" [mnist_AXI_Stream.cpp:190]   --->   Operation 150 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr_1 = getelementptr [900 x i2]* %out_0_keep_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 151 'getelementptr' 'out_0_keep_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr_1 = getelementptr [900 x i2]* %out_0_strb_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 152 'getelementptr' 'out_0_strb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%out_0_id_V_addr_1 = getelementptr [900 x i1]* %out_0_id_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 153 'getelementptr' 'out_0_id_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr_1 = getelementptr [900 x i1]* %out_0_dest_V, i64 0, i64 %tmp_21_cast" [mnist_AXI_Stream.cpp:190]   --->   Operation 154 'getelementptr' 'out_0_dest_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %Padding2D_0_array_ad, align 2" [mnist_AXI_Stream.cpp:172]   --->   Operation 155 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %2, label %._crit_edge" [mnist_AXI_Stream.cpp:181]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l_2 = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:181]   --->   Operation 157 'load' 'Padding2D_0_height_l_2' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i16 %Padding2D_0_height_l_2 to i17" [mnist_AXI_Stream.cpp:181]   --->   Operation 158 'zext' 'tmp_34_cast' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (2.07ns)   --->   "%tmp_30 = add i17 %tmp_34_cast, -1" [mnist_AXI_Stream.cpp:181]   --->   Operation 159 'add' 'tmp_30' <Predicate = (tmp_29)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i17 %tmp_30 to i32" [mnist_AXI_Stream.cpp:181]   --->   Operation 160 'sext' 'tmp_35_cast' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (2.47ns)   --->   "%tmp_31 = icmp eq i32 %height8, %tmp_35_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 161 'icmp' 'tmp_31' <Predicate = (tmp_29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %tmp_31, label %3, label %._crit_edge" [mnist_AXI_Stream.cpp:181]   --->   Operation 162 'br' <Predicate = (tmp_29)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (2.07ns)   --->   "%tmp_32 = add i17 %tmp_25_cast, -1" [mnist_AXI_Stream.cpp:181]   --->   Operation 163 'add' 'tmp_32' <Predicate = (tmp_29 & tmp_31)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i17 %tmp_32 to i32" [mnist_AXI_Stream.cpp:181]   --->   Operation 164 'sext' 'tmp_37_cast' <Predicate = (tmp_29 & tmp_31)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (2.47ns)   --->   "%tmp_33 = icmp eq i32 %width9, %tmp_37_cast" [mnist_AXI_Stream.cpp:181]   --->   Operation 165 'icmp' 'tmp_33' <Predicate = (tmp_29 & tmp_31)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.76ns)   --->   "br i1 %tmp_33, label %4, label %._crit_edge" [mnist_AXI_Stream.cpp:181]   --->   Operation 166 'br' <Predicate = (tmp_29 & tmp_31)> <Delay = 1.76>
ST_12 : Operation 167 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 167 'br' <Predicate = (!tmp_33) | (!tmp_31) | (!tmp_29)> <Delay = 1.76>
ST_12 : Operation 168 [2/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 168 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 169 [2/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 169 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 170 [2/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 170 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_12 : Operation 171 [2/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 171 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ false, %._crit_edge ], [ true, %3 ]"   --->   Operation 172 'phi' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 173 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 174 [1/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 174 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 175 [1/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:190]   --->   Operation 175 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 176 [1/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:190]   --->   Operation 176 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_13 : Operation 177 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:190]   --->   Operation 177 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 178 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:190]   --->   Operation 178 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:165]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 180 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:195]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Padding2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_ar]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16            (specbitsmap      ) [ 0000000000000000]
StgValue_17            (specbitsmap      ) [ 0000000000000000]
StgValue_18            (specbitsmap      ) [ 0000000000000000]
StgValue_19            (specbitsmap      ) [ 0000000000000000]
StgValue_20            (specbitsmap      ) [ 0000000000000000]
StgValue_21            (specbitsmap      ) [ 0000000000000000]
StgValue_22            (specbitsmap      ) [ 0000000000000000]
StgValue_23            (specbitsmap      ) [ 0000000000000000]
StgValue_24            (specbitsmap      ) [ 0000000000000000]
StgValue_25            (specbitsmap      ) [ 0000000000000000]
StgValue_26            (specbitsmap      ) [ 0000000000000000]
StgValue_27            (specbitsmap      ) [ 0000000000000000]
StgValue_28            (specbitsmap      ) [ 0000000000000000]
StgValue_29            (specbitsmap      ) [ 0000000000000000]
StgValue_30            (spectopmodule    ) [ 0000000000000000]
input_0_array_0        (alloca           ) [ 0011100000000000]
out_0_keep_V           (alloca           ) [ 0011111111111110]
out_0_strb_V           (alloca           ) [ 0011111111111110]
out_0_id_V             (alloca           ) [ 0011111111111110]
out_0_dest_V           (alloca           ) [ 0011111111111110]
StgValue_36            (specinterface    ) [ 0000000000000000]
StgValue_37            (specinterface    ) [ 0000000000000000]
StgValue_38            (specinterface    ) [ 0000000000000000]
StgValue_39            (br               ) [ 0111000000000000]
height                 (phi              ) [ 0010000000000000]
exitcond4              (icmp             ) [ 0011000000000000]
empty                  (speclooptripcount) [ 0000000000000000]
height_2               (add              ) [ 0111000000000000]
StgValue_44            (br               ) [ 0000000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast            (zext             ) [ 0000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast            (zext             ) [ 0000000000000000]
tmp_3                  (sub              ) [ 0001000000000000]
tmp_5                  (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast            (zext             ) [ 0000000000000000]
tmp_6                  (sub              ) [ 0001000000000000]
StgValue_53            (br               ) [ 0011000000000000]
width                  (phi              ) [ 0001000000000000]
exitcond               (icmp             ) [ 0011000000000000]
empty_11               (speclooptripcount) [ 0000000000000000]
width_1                (add              ) [ 0011000000000000]
StgValue_59            (br               ) [ 0000000000000000]
empty_12               (read             ) [ 0000000000000000]
tmp_data_V             (extractvalue     ) [ 0000000000000000]
tmp_keep_V             (extractvalue     ) [ 0000000000000000]
tmp_strb_V             (extractvalue     ) [ 0000000000000000]
tmp_id_V               (extractvalue     ) [ 0000000000000000]
tmp_dest_V             (extractvalue     ) [ 0000000000000000]
tmp_28_cast            (zext             ) [ 0000000000000000]
tmp_10                 (add              ) [ 0000000000000000]
tmp_10_cast            (sext             ) [ 0000000000000000]
input_0_array_0_add    (getelementptr    ) [ 0000000000000000]
tmp_11                 (add              ) [ 0000000000000000]
tmp_11_cast            (sext             ) [ 0000000000000000]
out_0_keep_V_addr      (getelementptr    ) [ 0000000000000000]
out_0_strb_V_addr      (getelementptr    ) [ 0000000000000000]
out_0_id_V_addr        (getelementptr    ) [ 0000000000000000]
out_0_dest_V_addr      (getelementptr    ) [ 0000000000000000]
StgValue_76            (store            ) [ 0000000000000000]
StgValue_77            (store            ) [ 0000000000000000]
StgValue_78            (store            ) [ 0000000000000000]
StgValue_79            (store            ) [ 0000000000000000]
StgValue_80            (store            ) [ 0000000000000000]
StgValue_81            (br               ) [ 0011000000000000]
StgValue_82            (br               ) [ 0111000000000000]
StgValue_83            (call             ) [ 0000000000000000]
Padding2D_0_depth_lo   (load             ) [ 0000001110000000]
Padding2D_0_height_l   (load             ) [ 0000001000000000]
Padding2D_0_width_lo   (load             ) [ 0000001000000000]
SeparableConv2D_0_he_1 (load             ) [ 0000001110000000]
SeparableConv2D_0_wi_1 (load             ) [ 0000001110000000]
StgValue_90            (call             ) [ 0000000000000000]
SeparableConv2D_0_de_1 (load             ) [ 0000000010000000]
StgValue_93            (call             ) [ 0000000000000000]
StgValue_94            (br               ) [ 0000000011111110]
depth7                 (phi              ) [ 0000000001011110]
Padding2D_0_depth_lo_1 (load             ) [ 0000000000000000]
tmp_s                  (zext             ) [ 0000000000000000]
tmp_20                 (icmp             ) [ 0000000001111110]
depth                  (add              ) [ 0000000011111110]
StgValue_100           (br               ) [ 0000000000000000]
tmp_7                  (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast            (sext             ) [ 0000000000000000]
tmp_8                  (bitconcatenate   ) [ 0000000000000000]
p_shl5_cast            (sext             ) [ 0000000000000000]
tmp_9                  (sub              ) [ 0000000000111110]
StgValue_106           (br               ) [ 0000000001111110]
height8                (phi              ) [ 0000000000111110]
Padding2D_0_height_l_1 (load             ) [ 0000000000000000]
tmp_22                 (zext             ) [ 0000000000000000]
tmp_23                 (icmp             ) [ 0000000001111110]
height_1               (add              ) [ 0000000001111110]
StgValue_113           (br               ) [ 0000000000000000]
tmp_24_cast            (sext             ) [ 0000000000000000]
tmp_12                 (add              ) [ 0000000000000000]
tmp_13                 (trunc            ) [ 0000000000000000]
p_shl8_cast            (bitconcatenate   ) [ 0000000000000000]
tmp_14                 (trunc            ) [ 0000000000000000]
p_shl9_cast            (bitconcatenate   ) [ 0000000000000000]
tmp_15                 (sub              ) [ 0000000000011110]
tmp_16                 (trunc            ) [ 0000000000000000]
p_shl6_cast            (bitconcatenate   ) [ 0000000000000000]
tmp_17                 (trunc            ) [ 0000000000000000]
p_shl7_cast            (bitconcatenate   ) [ 0000000000000000]
tmp_18                 (sub              ) [ 0000000000011110]
StgValue_126           (br               ) [ 0000000001111110]
StgValue_127           (br               ) [ 0000000011111110]
width9                 (phi              ) [ 0000000000011000]
Padding2D_0_width_lo_1 (load             ) [ 0000000000000000]
tmp_25                 (zext             ) [ 0000000000000000]
tmp_25_cast            (zext             ) [ 0000000000001000]
tmp_26                 (icmp             ) [ 0000000001111110]
width_2                (add              ) [ 0000000001111110]
StgValue_134           (br               ) [ 0000000000000000]
tmp_24                 (trunc            ) [ 0000000000000000]
tmp_19                 (add              ) [ 0000000000000000]
tmp_19_cast            (zext             ) [ 0000000000000000]
Padding2D_0_array_ad   (getelementptr    ) [ 0000000000001000]
tmp_21                 (add              ) [ 0000000000001000]
tmp                    (or               ) [ 0000000000000000]
tmp_27                 (or               ) [ 0000000000000000]
tmp_user_V             (icmp             ) [ 0000000000001110]
Padding2D_0_depth_lo_2 (load             ) [ 0000000000000000]
tmp_31_cast            (zext             ) [ 0000000000000000]
tmp_28                 (add              ) [ 0000000000000000]
tmp_32_cast            (sext             ) [ 0000000000000000]
tmp_29                 (icmp             ) [ 0000000000001000]
StgValue_149           (br               ) [ 0000000001111110]
tmp_21_cast            (sext             ) [ 0000000000000000]
out_0_keep_V_addr_1    (getelementptr    ) [ 0000000000000100]
out_0_strb_V_addr_1    (getelementptr    ) [ 0000000000000100]
out_0_id_V_addr_1      (getelementptr    ) [ 0000000000000100]
out_0_dest_V_addr_1    (getelementptr    ) [ 0000000000000100]
tmp_data_V_1           (load             ) [ 0000000000000110]
StgValue_156           (br               ) [ 0000000000000000]
Padding2D_0_height_l_2 (load             ) [ 0000000000000000]
tmp_34_cast            (zext             ) [ 0000000000000000]
tmp_30                 (add              ) [ 0000000000000000]
tmp_35_cast            (sext             ) [ 0000000000000000]
tmp_31                 (icmp             ) [ 0000000001111110]
StgValue_162           (br               ) [ 0000000000000000]
tmp_32                 (add              ) [ 0000000000000000]
tmp_37_cast            (sext             ) [ 0000000000000000]
tmp_33                 (icmp             ) [ 0000000001111110]
StgValue_166           (br               ) [ 0000000001111110]
StgValue_167           (br               ) [ 0000000001111110]
tmp_last_V             (phi              ) [ 0000000000000110]
tmp_keep_V_1           (load             ) [ 0000000000000010]
tmp_strb_V_1           (load             ) [ 0000000000000010]
tmp_id_V_1             (load             ) [ 0000000000000010]
tmp_dest_V_1           (load             ) [ 0000000000000010]
StgValue_178           (write            ) [ 0000000000000000]
StgValue_179           (br               ) [ 0000000001111110]
StgValue_180           (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Padding2D_0_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="SeparableConv2D_0_de">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_de"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="SeparableConv2D_0_he">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_he"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="SeparableConv2D_0_wi">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_wi"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_0_m_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_0_ar">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_ar"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="input_0_array_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0_array_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="out_0_keep_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_keep_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_0_strb_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_strb_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_0_id_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_id_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="out_0_dest_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_dest_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_12_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="0" index="3" bw="2" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="0" index="5" bw="1" slack="0"/>
<pin id="143" dir="0" index="6" bw="1" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="0" index="3" bw="2" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="1" slack="0"/>
<pin id="162" dir="0" index="7" bw="1" slack="0"/>
<pin id="163" dir="0" index="8" bw="16" slack="1"/>
<pin id="164" dir="0" index="9" bw="2" slack="0"/>
<pin id="165" dir="0" index="10" bw="2" slack="0"/>
<pin id="166" dir="0" index="11" bw="1" slack="2"/>
<pin id="167" dir="0" index="12" bw="1" slack="0"/>
<pin id="168" dir="0" index="13" bw="1" slack="0"/>
<pin id="169" dir="0" index="14" bw="1" slack="0"/>
<pin id="170" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_177/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="input_0_array_0_add_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_array_0_add/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="out_0_keep_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="out_0_strb_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="out_0_id_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="out_0_dest_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="11" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="StgValue_76_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_77/3 tmp_dest_V_1/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_78/3 tmp_id_V_1/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_79/3 tmp_keep_V_1/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_80/3 tmp_strb_V_1/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="Padding2D_0_array_ad_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="11" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Padding2D_0_array_ad/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_0_keep_V_addr_1_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="11" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr_1/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="out_0_strb_V_addr_1_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="11" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr_1/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="out_0_id_V_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr_1/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_0_dest_V_addr_1_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr_1/12 "/>
</bind>
</comp>

<comp id="284" class="1005" name="height_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="height_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="width_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="width_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="depth7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="depth7 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="depth7_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth7/9 "/>
</bind>
</comp>

<comp id="318" class="1005" name="height8_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height8 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="height8_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height8/10 "/>
</bind>
</comp>

<comp id="330" class="1005" name="width9_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width9 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="width9_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width9/11 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_last_V_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_last_V_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_depthwise_conv2d_fix_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="16" slack="0"/>
<pin id="362" dir="0" index="3" bw="16" slack="0"/>
<pin id="363" dir="0" index="4" bw="16" slack="0"/>
<pin id="364" dir="0" index="5" bw="16" slack="0"/>
<pin id="365" dir="0" index="6" bw="16" slack="0"/>
<pin id="366" dir="0" index="7" bw="16" slack="0"/>
<pin id="367" dir="0" index="8" bw="15" slack="0"/>
<pin id="368" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_89/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_pointwise_conv2d_fix_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="2"/>
<pin id="376" dir="0" index="2" bw="16" slack="2"/>
<pin id="377" dir="0" index="3" bw="16" slack="2"/>
<pin id="378" dir="0" index="4" bw="16" slack="0"/>
<pin id="379" dir="0" index="5" bw="13" slack="0"/>
<pin id="380" dir="0" index="6" bw="16" slack="0"/>
<pin id="381" dir="0" index="7" bw="16" slack="0"/>
<pin id="382" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_92/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_padding2d_fix16_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="16" slack="0"/>
<pin id="391" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_54/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/5 Padding2D_0_depth_lo_1/9 Padding2D_0_depth_lo_2/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/5 Padding2D_0_height_l_1/10 Padding2D_0_height_l_2/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/5 Padding2D_0_width_lo_1/11 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="height_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl2_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_shl3_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="0"/>
<pin id="443" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="0"/>
<pin id="448" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_shl1_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_6_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="width_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_data_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="24" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_keep_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="24" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_strb_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="24" slack="0"/>
<pin id="493" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_id_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="24" slack="0"/>
<pin id="498" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_dest_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="24" slack="0"/>
<pin id="503" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_28_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="1"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_10_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="1"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_11_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="SeparableConv2D_0_he_1_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_he_1/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="SeparableConv2D_0_wi_1_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_wi_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="SeparableConv2D_0_de_1_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_de_1/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_s_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_20_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="depth_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_7_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="37" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_shl4_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="37" slack="0"/>
<pin id="574" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="33" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_shl5_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="33" slack="0"/>
<pin id="586" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="37" slack="0"/>
<pin id="590" dir="0" index="1" bw="33" slack="0"/>
<pin id="591" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_22_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_23_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="height_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_24_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_12_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="38" slack="1"/>
<pin id="617" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_13_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="38" slack="0"/>
<pin id="621" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl8_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="0"/>
<pin id="625" dir="0" index="1" bw="6" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_14_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="38" slack="0"/>
<pin id="633" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_shl9_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_15_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="0"/>
<pin id="645" dir="0" index="1" bw="11" slack="0"/>
<pin id="646" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_16_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_shl6_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="6" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_17_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_shl7_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_18_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="0"/>
<pin id="675" dir="0" index="1" bw="11" slack="0"/>
<pin id="676" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_25_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_25_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_26_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="width_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_2/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_24_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_19_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="1"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_19_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_21_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="1"/>
<pin id="715" dir="0" index="1" bw="11" slack="0"/>
<pin id="716" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="2"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_27_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="1"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_user_V_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_31_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_28_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_32_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="17" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_29_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="2"/>
<pin id="752" dir="0" index="1" bw="17" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_21_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/12 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_34_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_30_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_35_cast_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_31_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="0" index="1" bw="17" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_32_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="1"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_37_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="17" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/12 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_33_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="0" index="1" bw="17" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="801" class="1005" name="height_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_2 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_3_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="1"/>
<pin id="808" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_6_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="1"/>
<pin id="813" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="819" class="1005" name="width_1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="0"/>
<pin id="821" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="Padding2D_0_depth_lo_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo "/>
</bind>
</comp>

<comp id="830" class="1005" name="Padding2D_0_height_l_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="835" class="1005" name="Padding2D_0_width_lo_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo "/>
</bind>
</comp>

<comp id="840" class="1005" name="SeparableConv2D_0_he_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_he_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="SeparableConv2D_0_wi_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_wi_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="SeparableConv2D_0_de_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_de_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="depth_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_9_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="38" slack="1"/>
<pin id="867" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="873" class="1005" name="height_1_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_15_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="11" slack="1"/>
<pin id="880" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_18_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="1"/>
<pin id="885" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_25_cast_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="17" slack="1"/>
<pin id="890" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_cast "/>
</bind>
</comp>

<comp id="896" class="1005" name="width_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="Padding2D_0_array_ad_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="1"/>
<pin id="903" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_array_ad "/>
</bind>
</comp>

<comp id="906" class="1005" name="tmp_21_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="1"/>
<pin id="908" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_user_V_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="2"/>
<pin id="913" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_29_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="920" class="1005" name="out_0_keep_V_addr_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="1"/>
<pin id="922" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_keep_V_addr_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="out_0_strb_V_addr_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="1"/>
<pin id="927" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_strb_V_addr_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="out_0_id_V_addr_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="1"/>
<pin id="932" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_id_V_addr_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="out_0_dest_V_addr_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="1"/>
<pin id="937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_dest_V_addr_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_data_V_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="1"/>
<pin id="942" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_keep_V_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="1"/>
<pin id="953" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp_strb_V_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="1"/>
<pin id="958" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_id_V_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_dest_V_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="94" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="136" pin=6"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="171"><net_src comp="114" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="96" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="96" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="96" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="96" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="179" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="203" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="197" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="185" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="191" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="96" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="96" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="96" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="96" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="96" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="227" pin="3"/><net_sink comp="154" pin=9"/></net>

<net id="277"><net_src comp="252" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="278"><net_src comp="233" pin="3"/><net_sink comp="154" pin=10"/></net>

<net id="279"><net_src comp="258" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="280"><net_src comp="221" pin="3"/><net_sink comp="154" pin=13"/></net>

<net id="281"><net_src comp="264" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="282"><net_src comp="215" pin="3"/><net_sink comp="154" pin=14"/></net>

<net id="283"><net_src comp="270" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="90" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="112" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="348" pin="4"/><net_sink comp="154" pin=12"/></net>

<net id="357"><net_src comp="348" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="369"><net_src comp="98" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="358" pin=7"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="358" pin=8"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="373" pin=5"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="373" pin=6"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="373" pin=7"/></net>

<net id="392"><net_src comp="92" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="413"><net_src comp="288" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="288" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="80" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="288" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="84" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="288" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="429" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="288" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="90" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="429" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="299" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="74" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="299" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="136" pin="8"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="489"><net_src comp="136" pin="8"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="494"><net_src comp="136" pin="8"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="499"><net_src comp="136" pin="8"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="504"><net_src comp="136" pin="8"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="509"><net_src comp="299" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="524"><net_src comp="506" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="536"><net_src comp="38" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="541"><net_src comp="40" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="358" pin=6"/></net>

<net id="546"><net_src comp="36" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="551"><net_src comp="394" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="310" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="310" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="102" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="310" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="72" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="104" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="310" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="90" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="572" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="399" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="322" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="322" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="64" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="322" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="106" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="72" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="614" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="108" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="90" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="623" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="635" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="322" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="106" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="322" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="108" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="90" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="653" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="665" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="404" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="404" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="334" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="679" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="334" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="64" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="334" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="717"><net_src comp="699" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="306" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="334" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="318" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="60" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="394" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="110" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="306" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="756" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="766"><net_src comp="399" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="110" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="318" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="110" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="330" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="804"><net_src comp="415" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="809"><net_src comp="445" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="814"><net_src comp="463" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="822"><net_src comp="475" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="827"><net_src comp="394" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="833"><net_src comp="399" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="838"><net_src comp="404" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="843"><net_src comp="533" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="358" pin=5"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="849"><net_src comp="538" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="358" pin=6"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="855"><net_src comp="543" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="863"><net_src comp="558" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="868"><net_src comp="588" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="876"><net_src comp="604" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="881"><net_src comp="643" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="886"><net_src comp="673" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="891"><net_src comp="683" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="899"><net_src comp="693" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="904"><net_src comp="239" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="909"><net_src comp="713" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="914"><net_src comp="730" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="154" pin=11"/></net>

<net id="919"><net_src comp="750" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="252" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="928"><net_src comp="258" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="933"><net_src comp="264" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="938"><net_src comp="270" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="943"><net_src comp="246" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="954"><net_src comp="227" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="959"><net_src comp="233" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="964"><net_src comp="221" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="154" pin=13"/></net>

<net id="969"><net_src comp="215" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="154" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {14 }
	Port: output_data_V_keep_V | {14 }
	Port: output_data_V_strb_V | {14 }
	Port: output_data_V_user_V | {14 }
	Port: output_data_V_last_V | {14 }
	Port: output_data_V_id_V | {14 }
	Port: output_data_V_dest_V | {14 }
	Port: Padding2D_0_array | {2 4 }
	Port: SeparableConv2D_0_m_s | {5 6 }
	Port: SeparableConv2D_0_ar | {7 8 }
 - Input state : 
	Port: network : input_data_V_data_V | {3 }
	Port: network : input_data_V_keep_V | {3 }
	Port: network : input_data_V_strb_V | {3 }
	Port: network : input_data_V_user_V | {3 }
	Port: network : input_data_V_last_V | {3 }
	Port: network : input_data_V_id_V | {3 }
	Port: network : input_data_V_dest_V | {3 }
	Port: network : Padding2D_0_array | {5 6 11 12 }
	Port: network : Padding2D_0_depth | {5 9 11 }
	Port: network : Padding2D_0_height | {5 10 12 }
	Port: network : Padding2D_0_width | {5 11 }
	Port: network : SeparableConv2D_0_de | {7 }
	Port: network : SeparableConv2D_0_he | {5 }
	Port: network : SeparableConv2D_0_wi | {5 }
	Port: network : SeparableConv2D_0_w_s | {5 6 }
	Port: network : SeparableConv2D_0_m_s | {5 6 7 8 }
	Port: network : SeparableConv2D_0_b_s | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		height_2 : 1
		StgValue_44 : 2
		tmp_1 : 1
		p_shl2_cast : 2
		tmp_2 : 1
		p_shl3_cast : 2
		tmp_3 : 3
		tmp_5 : 1
		p_shl1_cast : 2
		tmp_6 : 3
	State 3
		exitcond : 1
		width_1 : 1
		StgValue_59 : 2
		tmp_28_cast : 1
		tmp_10 : 2
		tmp_10_cast : 3
		input_0_array_0_add : 4
		tmp_11 : 2
		tmp_11_cast : 3
		out_0_keep_V_addr : 4
		out_0_strb_V_addr : 4
		out_0_id_V_addr : 4
		out_0_dest_V_addr : 4
		StgValue_76 : 5
		StgValue_77 : 5
		StgValue_78 : 5
		StgValue_79 : 5
		StgValue_80 : 5
	State 4
	State 5
		StgValue_89 : 1
	State 6
	State 7
		StgValue_92 : 1
	State 8
	State 9
		tmp_s : 1
		tmp_20 : 2
		depth : 1
		StgValue_100 : 3
		tmp_7 : 1
		p_shl4_cast : 2
		tmp_8 : 1
		p_shl5_cast : 2
		tmp_9 : 3
	State 10
		tmp_22 : 1
		tmp_23 : 2
		height_1 : 1
		StgValue_113 : 3
		tmp_24_cast : 1
		tmp_12 : 2
		tmp_13 : 3
		p_shl8_cast : 4
		tmp_14 : 3
		p_shl9_cast : 4
		tmp_15 : 5
		tmp_16 : 1
		p_shl6_cast : 2
		tmp_17 : 1
		p_shl7_cast : 2
		tmp_18 : 3
	State 11
		tmp_25 : 1
		tmp_25_cast : 1
		tmp_26 : 2
		width_2 : 1
		StgValue_134 : 3
		tmp_24 : 1
		tmp_19 : 2
		tmp_19_cast : 3
		Padding2D_0_array_ad : 4
		tmp_21 : 2
		tmp_data_V_1 : 5
		tmp : 1
		tmp_27 : 1
		tmp_user_V : 1
		tmp_31_cast : 1
		tmp_28 : 2
		tmp_32_cast : 3
		tmp_29 : 4
	State 12
		out_0_keep_V_addr_1 : 1
		out_0_strb_V_addr_1 : 1
		out_0_id_V_addr_1 : 1
		out_0_dest_V_addr_1 : 1
		tmp_34_cast : 1
		tmp_30 : 2
		tmp_35_cast : 3
		tmp_31 : 4
		StgValue_162 : 5
		tmp_37_cast : 1
		tmp_33 : 2
		StgValue_166 : 3
		tmp_keep_V_1 : 2
		tmp_strb_V_1 : 2
		tmp_id_V_1 : 2
		tmp_dest_V_1 : 2
	State 13
		StgValue_177 : 1
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_depthwise_conv2d_fix_fu_358 |    5    |  12.383 |   700   |   640   |
|   call   | grp_pointwise_conv2d_fix_fu_373 |    5    |  8.845  |   712   |   545   |
|          |    grp_padding2d_fix16_fu_387   |    0    | 12.4745 |   188   |   279   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         height_2_fu_415         |    0    |    0    |    0    |    15   |
|          |          width_1_fu_475         |    0    |    0    |    0    |    15   |
|          |          tmp_10_fu_510          |    0    |    0    |    0    |    13   |
|          |          tmp_11_fu_520          |    0    |    0    |    0    |    13   |
|          |           depth_fu_558          |    0    |    0    |    0    |    39   |
|          |         height_1_fu_604         |    0    |    0    |    0    |    39   |
|    add   |          tmp_12_fu_614          |    0    |    0    |    0    |    45   |
|          |          width_2_fu_693         |    0    |    0    |    0    |    39   |
|          |          tmp_19_fu_703          |    0    |    0    |    0    |    13   |
|          |          tmp_21_fu_713          |    0    |    0    |    0    |    13   |
|          |          tmp_28_fu_740          |    0    |    0    |    0    |    23   |
|          |          tmp_30_fu_767          |    0    |    0    |    0    |    23   |
|          |          tmp_32_fu_783          |    0    |    0    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         exitcond4_fu_409        |    0    |    0    |    0    |    11   |
|          |         exitcond_fu_469         |    0    |    0    |    0    |    11   |
|          |          tmp_20_fu_552          |    0    |    0    |    0    |    18   |
|          |          tmp_23_fu_598          |    0    |    0    |    0    |    18   |
|   icmp   |          tmp_26_fu_687          |    0    |    0    |    0    |    18   |
|          |        tmp_user_V_fu_730        |    0    |    0    |    0    |    18   |
|          |          tmp_29_fu_750          |    0    |    0    |    0    |    18   |
|          |          tmp_31_fu_777          |    0    |    0    |    0    |    18   |
|          |          tmp_33_fu_792          |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_3_fu_445          |    0    |    0    |    0    |    14   |
|          |           tmp_6_fu_463          |    0    |    0    |    0    |    14   |
|    sub   |           tmp_9_fu_588          |    0    |    0    |    0    |    44   |
|          |          tmp_15_fu_643          |    0    |    0    |    0    |    13   |
|          |          tmp_18_fu_673          |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|    or    |            tmp_fu_718           |    0    |    0    |    0    |    32   |
|          |          tmp_27_fu_724          |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |       empty_12_read_fu_136      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_154        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_1_fu_421          |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_433          |    0    |    0    |    0    |    0    |
|          |           tmp_5_fu_451          |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_564          |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_8_fu_576          |    0    |    0    |    0    |    0    |
|          |        p_shl8_cast_fu_623       |    0    |    0    |    0    |    0    |
|          |        p_shl9_cast_fu_635       |    0    |    0    |    0    |    0    |
|          |        p_shl6_cast_fu_653       |    0    |    0    |    0    |    0    |
|          |        p_shl7_cast_fu_665       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        p_shl2_cast_fu_429       |    0    |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_441       |    0    |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_459       |    0    |    0    |    0    |    0    |
|          |        tmp_28_cast_fu_506       |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_548          |    0    |    0    |    0    |    0    |
|   zext   |          tmp_22_fu_594          |    0    |    0    |    0    |    0    |
|          |          tmp_25_fu_679          |    0    |    0    |    0    |    0    |
|          |        tmp_25_cast_fu_683       |    0    |    0    |    0    |    0    |
|          |        tmp_19_cast_fu_708       |    0    |    0    |    0    |    0    |
|          |        tmp_31_cast_fu_736       |    0    |    0    |    0    |    0    |
|          |        tmp_34_cast_fu_763       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_data_V_fu_481        |    0    |    0    |    0    |    0    |
|          |        tmp_keep_V_fu_486        |    0    |    0    |    0    |    0    |
|extractvalue|        tmp_strb_V_fu_491        |    0    |    0    |    0    |    0    |
|          |         tmp_id_V_fu_496         |    0    |    0    |    0    |    0    |
|          |        tmp_dest_V_fu_501        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_10_cast_fu_515       |    0    |    0    |    0    |    0    |
|          |        tmp_11_cast_fu_525       |    0    |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_572       |    0    |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_584       |    0    |    0    |    0    |    0    |
|   sext   |        tmp_24_cast_fu_610       |    0    |    0    |    0    |    0    |
|          |        tmp_32_cast_fu_746       |    0    |    0    |    0    |    0    |
|          |        tmp_21_cast_fu_756       |    0    |    0    |    0    |    0    |
|          |        tmp_35_cast_fu_773       |    0    |    0    |    0    |    0    |
|          |        tmp_37_cast_fu_788       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_13_fu_619          |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_631          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_16_fu_649          |    0    |    0    |    0    |    0    |
|          |          tmp_17_fu_661          |    0    |    0    |    0    |    0    |
|          |          tmp_24_fu_699          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    10   | 33.7025 |   1600  |   2087  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  Padding2D_0_array  |    1   |    0   |    0   |
| SeparableConv2D_0_ar|   16   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   13   |    4   |
|SeparableConv2D_0_m_s|    1   |    0   |    0   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
|   input_0_array_0   |    1   |    0   |    0   |
|     out_0_dest_V    |    0   |    2   |   15   |
|      out_0_id_V     |    0   |    2   |   15   |
|     out_0_keep_V    |    1   |    0   |    0   |
|     out_0_strb_V    |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   21   |   32   |   37   |
+---------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| Padding2D_0_array_ad_reg_901 |   10   |
| Padding2D_0_depth_lo_reg_824 |   16   |
| Padding2D_0_height_l_reg_830 |   16   |
| Padding2D_0_width_lo_reg_835 |   16   |
|SeparableConv2D_0_de_1_reg_852|   16   |
|SeparableConv2D_0_he_1_reg_840|   16   |
|SeparableConv2D_0_wi_1_reg_846|   16   |
|        depth7_reg_306        |   32   |
|         depth_reg_860        |   32   |
|        height8_reg_318       |   32   |
|       height_1_reg_873       |   32   |
|       height_2_reg_801       |    5   |
|        height_reg_284        |    5   |
|  out_0_dest_V_addr_1_reg_935 |   10   |
|   out_0_id_V_addr_1_reg_930  |   10   |
|  out_0_keep_V_addr_1_reg_920 |   10   |
|  out_0_strb_V_addr_1_reg_925 |   10   |
|        tmp_15_reg_878        |   11   |
|        tmp_18_reg_883        |   11   |
|        tmp_21_reg_906        |   11   |
|      tmp_25_cast_reg_888     |   17   |
|        tmp_29_reg_916        |    1   |
|         tmp_3_reg_806        |   11   |
|         tmp_6_reg_811        |   11   |
|         tmp_9_reg_865        |   38   |
|     tmp_data_V_1_reg_940     |   16   |
|     tmp_dest_V_1_reg_966     |    1   |
|      tmp_id_V_1_reg_961      |    1   |
|     tmp_keep_V_1_reg_951     |    2   |
|      tmp_last_V_reg_342      |    1   |
|     tmp_strb_V_1_reg_956     |    2   |
|      tmp_user_V_reg_911      |    1   |
|        width9_reg_330        |   32   |
|        width_1_reg_819       |    5   |
|        width_2_reg_896       |   32   |
|         width_reg_295        |    5   |
+------------------------------+--------+
|             Total            |   493  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_154        |  p9  |   2  |   2  |    4   ||    9    |
|         grp_write_fu_154        |  p10 |   2  |   2  |    4   ||    9    |
|         grp_write_fu_154        |  p12 |   2  |   1  |    2   ||    9    |
|         grp_write_fu_154        |  p13 |   2  |   1  |    2   ||    9    |
|         grp_write_fu_154        |  p14 |   2  |   1  |    2   ||    9    |
|        grp_access_fu_215        |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_221        |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_227        |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_233        |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_246        |  p0  |   2  |  10  |   20   ||    9    |
|          depth7_reg_306         |  p0  |   2  |  32  |   64   ||    9    |
|         height8_reg_318         |  p0  |   2  |  32  |   64   ||    9    |
|          width9_reg_330         |  p0  |   2  |  32  |   64   ||    9    |
|        tmp_last_V_reg_342       |  p0  |   3  |   1  |    3   ||    9    |
| grp_depthwise_conv2d_fix_fu_358 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_358 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_358 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_358 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_fu_358 |  p6  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_fu_373 |  p4  |   2  |  16  |   32   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   541  || 35.6087 ||   204   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   33   |  1600  |  2087  |
|   Memory  |   21   |    -   |    -   |   32   |   37   |
|Multiplexer|    -   |    -   |   35   |    -   |   204  |
|  Register |    -   |    -   |    -   |   493  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   21   |   10   |   69   |  2125  |  2328  |
+-----------+--------+--------+--------+--------+--------+
