{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@137:148@HdlStmAssign", "  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // instantiations\n\n  up_tdd_cntrl i_up_tdd_cntrl(\n    .clk(clk),\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@135:145", "  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // instantiations\n"]], "Diff Content": {"Delete": [], "Add": [[143, "  assign tdd_enable = tdd_enable_s;\n"]]}}