{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f8c65131",
   "metadata": {},
   "source": [
    "# Chapter 5: Modules and Interfaces"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e45efccc",
   "metadata": {},
   "source": [
    "## Module Basics\n",
    "\n",
    "Modules are the fundamental building blocks of SystemVerilog designs. They encapsulate functionality and provide a way to create hierarchical designs through instantiation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5eb86973",
   "metadata": {},
   "source": [
    "### Basic Module Structure\n",
    "\n",
    "```systemverilog\n",
    "module module_name #(\n",
    "    // Parameters (optional)\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    // Port declarations\n",
    "    input  logic clk,\n",
    "    input  logic reset_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Module body - internal logic\n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n)\n",
    "            data_out <= '0;\n",
    "        else\n",
    "            data_out <= data_in;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "157d6ab4",
   "metadata": {},
   "source": [
    "### Module Instantiation\n",
    "\n",
    "```systemverilog\n",
    "// Named port connections (recommended)\n",
    "module_name #(.WIDTH(16)) inst_name (\n",
    "    .clk(system_clk),\n",
    "    .reset_n(sys_reset),\n",
    "    .data_in(input_data),\n",
    "    .data_out(output_data)\n",
    ");\n",
    "\n",
    "// Positional port connections (not recommended for complex modules)\n",
    "module_name #(16) inst_name (system_clk, sys_reset, input_data, output_data);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "04c6d840",
   "metadata": {},
   "source": [
    "### Key Module Concepts\n",
    "\n",
    "**Scope and Hierarchy**: Each module creates its own scope. Internal signals and variables are not accessible from outside the module unless explicitly connected through ports.\n",
    "\n",
    "**Instance vs Module**: A module is the template/definition, while an instance is a specific instantiation of that module in your design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc474915",
   "metadata": {},
   "source": [
    "### Example 1: Simple Counter\n",
    "simple_counter - Basic module structure with parameters and ANSI-style ports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7463aa14",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "7a481eaa",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_counter.sv\n",
       "module simple_counter #(\n",
       "    // Parameters with default values\n",
       "    parameter int WIDTH = 8,                    // Counter width in bits\n",
       "    parameter int MAX_COUNT = 255,              // Maximum count value\n",
       "    parameter bit WRAP_AROUND = 1'b1,           // Enable wrap-around behavior\n",
       "    parameter int RESET_VALUE = 0               // Reset value for counter\n",
       ") (\n",
       "    // ANSI-style port declarations\n",
       "    input  logic                    clk,        // Clock input\n",
       "    input  logic                    reset_n,    // Active-low asynchronous reset\n",
       "    input  logic                    enable,     // Counter enable\n",
       "    input  logic                    load,       // Load enable\n",
       "    input  logic [WIDTH-1:0]        load_value, // Value to load\n",
       "    input  logic                    count_up,   // Count direction (1=up, 0=down)\n",
       "    output logic [WIDTH-1:0]        count,      // Current counter value\n",
       "    output logic                    overflow,   // Overflow flag\n",
       "    output logic                    underflow,  // Underflow flag\n",
       "    output logic                    max_reached // Maximum count reached flag\n",
       ");\n",
       "\n",
       "    // Internal register to hold counter value\n",
       "    logic [WIDTH-1:0] count_reg;\n",
       "    \n",
       "    // Derived parameters using localparam\n",
       "    localparam logic [WIDTH-1:0] MIN_COUNT = '0;\n",
       "    localparam logic [WIDTH-1:0] MAX_VAL = MAX_COUNT[WIDTH-1:0];\n",
       "    localparam logic [WIDTH-1:0] RESET_VAL = RESET_VALUE[WIDTH-1:0];\n",
       "    \n",
       "    // Main counter logic\n",
       "    always_ff @(posedge clk or negedge reset_n) begin\n",
       "        if (!reset_n) begin\n",
       "            // Asynchronous reset\n",
       "            count_reg <= RESET_VAL;\n",
       "            overflow <= 1'b0;\n",
       "            underflow <= 1'b0;\n",
       "        end else begin\n",
       "            // Clear flags by default\n",
       "            overflow <= 1'b0;\n",
       "            underflow <= 1'b0;\n",
       "            \n",
       "            if (load) begin\n",
       "                // Load operation has highest priority\n",
       "                count_reg <= load_value;\n",
       "            end else if (enable) begin\n",
       "                if (count_up) begin\n",
       "                    // Count up logic\n",
       "                    if (count_reg >= MAX_VAL) begin\n",
       "                        overflow <= 1'b1;\n",
       "                        if (WRAP_AROUND) begin\n",
       "                            count_reg <= MIN_COUNT;\n",
       "                        end else begin\n",
       "                            count_reg <= MAX_VAL; // Saturate at maximum\n",
       "                        end\n",
       "                    end else begin\n",
       "                        count_reg <= count_reg + 1'b1;\n",
       "                    end\n",
       "                end else begin\n",
       "                    // Count down logic\n",
       "                    if (count_reg <= MIN_COUNT) begin\n",
       "                        underflow <= 1'b1;\n",
       "                        if (WRAP_AROUND) begin\n",
       "                            count_reg <= MAX_VAL;\n",
       "                        end else begin\n",
       "                            count_reg <= MIN_COUNT; // Saturate at minimum\n",
       "                        end\n",
       "                    end else begin\n",
       "                        count_reg <= count_reg - 1'b1;\n",
       "                    end\n",
       "                end\n",
       "            end\n",
       "            // If enable is false, counter holds its current value\n",
       "        end\n",
       "    end\n",
       "    \n",
       "    // Continuous assignments for outputs\n",
       "    assign count = count_reg;\n",
       "    assign max_reached = (count_reg == MAX_VAL);\n",
       "    \n",
       "    // Assertions for parameter validation (synthesis will ignore these)\n",
       "    initial begin\n",
       "        assert (WIDTH > 0) else $error(\"WIDTH parameter must be greater than 0\");\n",
       "        assert (MAX_COUNT >= 0) else $error(\"MAX_COUNT parameter must be non-negative\");\n",
       "        assert (MAX_COUNT < (2**WIDTH)) else $error(\"MAX_COUNT exceeds maximum value for given WIDTH\");\n",
       "        assert (RESET_VALUE >= 0) else $error(\"RESET_VALUE parameter must be non-negative\");\n",
       "        assert (RESET_VALUE < (2**WIDTH)) else $error(\"RESET_VALUE exceeds maximum value for given WIDTH\");\n",
       "        \n",
       "        $display(\"Simple Counter Module Initialized:\");\n",
       "        $display(\"  WIDTH = %0d bits\", WIDTH);\n",
       "        $display(\"  MAX_COUNT = %0d\", MAX_COUNT);\n",
       "        $display(\"  WRAP_AROUND = %b\", WRAP_AROUND);\n",
       "        $display(\"  RESET_VALUE = %0d\", RESET_VALUE);\n",
       "        $display(\"  Counter range: %0d to %0d\", MIN_COUNT, MAX_VAL);\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_5_examples/example_1__simple_counter/simple_counter.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0490ee61",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "67e58a32",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// simple_counter_testbench.sv\n",
       "module simple_counter_testbench;\n",
       "\n",
       "    // Testbench parameters\n",
       "    localparam int CLK_PERIOD = 10; // 100MHz clock\n",
       "    localparam int TEST_WIDTH = 4;   // 4-bit counter for easy testing\n",
       "    localparam int TEST_MAX = 12;    // Max count less than 2^4-1 for testing\n",
       "    \n",
       "    // Testbench signals\n",
       "    logic                    clk;\n",
       "    logic                    reset_n;\n",
       "    logic                    enable;\n",
       "    logic                    load;\n",
       "    logic [TEST_WIDTH-1:0]   load_value;\n",
       "    logic                    count_up;\n",
       "    logic [TEST_WIDTH-1:0]   count;\n",
       "    logic                    overflow;\n",
       "    logic                    underflow;\n",
       "    logic                    max_reached;\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #(CLK_PERIOD/2) clk = ~clk;\n",
       "    end\n",
       "    \n",
       "    // DUT instantiation with custom parameters\n",
       "    simple_counter #(\n",
       "        .WIDTH(TEST_WIDTH),\n",
       "        .MAX_COUNT(TEST_MAX),\n",
       "        .WRAP_AROUND(1'b1),\n",
       "        .RESET_VALUE(0)\n",
       "    ) dut (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .load(load),\n",
       "        .load_value(load_value),\n",
       "        .count_up(count_up),\n",
       "        .count(count),\n",
       "        .overflow(overflow),\n",
       "        .underflow(underflow),\n",
       "        .max_reached(max_reached)\n",
       "    );\n",
       "    \n",
       "    // Second instance with different parameters for comparison\n",
       "    logic [7:0] count2;\n",
       "    logic overflow2, underflow2, max_reached2;\n",
       "    \n",
       "    simple_counter #(\n",
       "        .WIDTH(8),\n",
       "        .MAX_COUNT(255),\n",
       "        .WRAP_AROUND(1'b0),     // No wrap-around (saturation mode)\n",
       "        .RESET_VALUE(128)       // Different reset value\n",
       "    ) dut2 (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable),\n",
       "        .load(1'b0),            // Disable load for this instance\n",
       "        .load_value(8'h00),\n",
       "        .count_up(count_up),\n",
       "        .count(count2),\n",
       "        .overflow(overflow2),\n",
       "        .underflow(underflow2),\n",
       "        .max_reached(max_reached2)\n",
       "    );\n",
       "    \n",
       "    // Test stimulus\n",
       "    initial begin\n",
       "        // Initialize VCD dump\n",
       "        $dumpfile(\"simple_counter_testbench.vcd\");\n",
       "        $dumpvars(0, simple_counter_testbench);\n",
       "        \n",
       "        $display(\"=== Simple Counter Testbench Started ===\");\n",
       "        $display();\n",
       "        \n",
       "        // Initialize signals\n",
       "        reset_n = 0;\n",
       "        enable = 0;\n",
       "        load = 0;\n",
       "        load_value = 0;\n",
       "        count_up = 1;\n",
       "        \n",
       "        // Reset phase\n",
       "        $display(\"Phase 1: Reset Test\");\n",
       "        #(CLK_PERIOD * 2);\n",
       "        reset_n = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After reset - DUT1 count: %0d, DUT2 count: %0d\", count, count2);\n",
       "        $display();\n",
       "        \n",
       "        // Test counting up\n",
       "        $display(\"Phase 2: Count Up Test\");\n",
       "        enable = 1;\n",
       "        count_up = 1;\n",
       "        \n",
       "        repeat (TEST_MAX + 3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\"Count up - DUT1: %0d (overflow=%b, max_reached=%b), DUT2: %0d (overflow=%b)\", \n",
       "                    count, overflow, max_reached, count2, overflow2);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        // Test counting down\n",
       "        $display(\"Phase 3: Count Down Test\");\n",
       "        count_up = 0;\n",
       "        \n",
       "        repeat (TEST_MAX + 3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\"Count down - DUT1: %0d (underflow=%b), DUT2: %0d (underflow=%b)\", \n",
       "                    count, underflow, count2, underflow2);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        // Test load operation\n",
       "        $display(\"Phase 4: Load Operation Test\");\n",
       "        count_up = 1;\n",
       "        load_value = TEST_WIDTH'(TEST_MAX / 2);  // Explicit width casting\n",
       "        load = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After load %0d - DUT1 count: %0d\", load_value, count);\n",
       "        load = 0;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After load release - DUT1 count: %0d\", count);\n",
       "        $display();\n",
       "        \n",
       "        // Test enable control\n",
       "        $display(\"Phase 5: Enable Control Test\");\n",
       "        enable = 0;\n",
       "        repeat (3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\"Enable=0 - DUT1 count: %0d (should not change)\", count);\n",
       "        end\n",
       "        \n",
       "        enable = 1;\n",
       "        repeat (3) begin\n",
       "            #(CLK_PERIOD);\n",
       "            $display(\"Enable=1 - DUT1 count: %0d (should increment)\", count);\n",
       "        end\n",
       "        $display();\n",
       "        \n",
       "        // Test different parameter behavior\n",
       "        $display(\"Phase 6: Parameter Comparison\");\n",
       "        $display(\"DUT1 (4-bit, wrap-around): count=%0d, max_count=%0d\", count, TEST_MAX);\n",
       "        $display(\"DUT2 (8-bit, saturation): count=%0d, max_count=255\", count2);\n",
       "        $display();\n",
       "        \n",
       "        // Final phase - reset test\n",
       "        $display(\"Phase 7: Final Reset Test\");\n",
       "        reset_n = 0;\n",
       "        #(CLK_PERIOD);\n",
       "        reset_n = 1;\n",
       "        #(CLK_PERIOD);\n",
       "        $display(\"After final reset - DUT1: %0d, DUT2: %0d\", count, count2);\n",
       "        $display();\n",
       "        \n",
       "        $display(\"=== Simple Counter Testbench Completed ===\");\n",
       "        $display(\"Total simulation time: %0t\", $time);\n",
       "        $finish;\n",
       "    end\n",
       "    \n",
       "    // Monitor for detecting important events\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n) begin\n",
       "            if (overflow)\n",
       "                $display(\"*** OVERFLOW detected at time %0t, count=%0d ***\", $time, count);\n",
       "            if (underflow)\n",
       "                $display(\"*** UNDERFLOW detected at time %0t, count=%0d ***\", $time, count);\n",
       "            if (max_reached && enable)\n",
       "                $display(\"*** MAX_REACHED at time %0t, count=%0d ***\", $time, count);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_5_examples/example_1__simple_counter/simple_counter_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "f2cd98c1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vsimple_counter_testbench.cpp\n",
      "Vsimple_counter_testbench___024root__DepSet_hb4b409da__0.cpp\n",
      "Vsimple_counter_testbench___024root__DepSet_ha5a641c3__0.cpp\n",
      "Vsimple_counter_testbench__main.cpp Vsimple_counter_testbench__Trace__0.cpp\n",
      "Vsimple_counter_testbench___024root__Slow.cpp\n",
      "Vsimple_counter_testbench___024root__DepSet_ha5a641c3__0__Slow.cpp\n",
      "Vsimple_counter_testbench__Syms.cpp\n",
      "Vsimple_counter_testbench__Trace__0__Slow.cpp\n",
      "Vsimple_counter_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vsimple_counter_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vsimple_counter_testbench__ALL.o Vsimple_counter_testbench__ALL.cpp\n",
      "echo \"\" > Vsimple_counter_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vsimple_counter_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vsimple_counter_testbench\n",
      "rm Vsimple_counter_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.045 MB sources in 3 modules, into 0.083 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 26.840 s (elab=0.003, cvt=0.048, bld=26.590); cpu 0.052 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "Simple Counter Module Initialized:\n",
      "  WIDTH = 4 bits\n",
      "  MAX_COUNT = 12\n",
      "  WRAP_AROUND = 1\n",
      "  RESET_VALUE = 0\n",
      "  Counter range: 0 to 12\n",
      "Simple Counter Module Initialized:\n",
      "  WIDTH = 8 bits\n",
      "  MAX_COUNT = 255\n",
      "  WRAP_AROUND = 0\n",
      "  RESET_VALUE = 128\n",
      "  Counter range: 0 to 255\n",
      "=== Simple Counter Testbench Started ===\n",
      "\n",
      "Phase 1: Reset Test\n",
      "After reset - DUT1 count: 0, DUT2 count: 128\n",
      "\n",
      "Phase 2: Count Up Test\n",
      "Count up - DUT1: 1 (overflow=0, max_reached=0), DUT2: 129 (overflow=0)\n",
      "Count up - DUT1: 2 (overflow=0, max_reached=0), DUT2: 130 (overflow=0)\n",
      "Count up - DUT1: 3 (overflow=0, max_reached=0), DUT2: 131 (overflow=0)\n",
      "Count up - DUT1: 4 (overflow=0, max_reached=0), DUT2: 132 (overflow=0)\n",
      "Count up - DUT1: 5 (overflow=0, max_reached=0), DUT2: 133 (overflow=0)\n",
      "Count up - DUT1: 6 (overflow=0, max_reached=0), DUT2: 134 (overflow=0)\n",
      "Count up - DUT1: 7 (overflow=0, max_reached=0), DUT2: 135 (overflow=0)\n",
      "Count up - DUT1: 8 (overflow=0, max_reached=0), DUT2: 136 (overflow=0)\n",
      "Count up - DUT1: 9 (overflow=0, max_reached=0), DUT2: 137 (overflow=0)\n",
      "Count up - DUT1: 10 (overflow=0, max_reached=0), DUT2: 138 (overflow=0)\n",
      "Count up - DUT1: 11 (overflow=0, max_reached=0), DUT2: 139 (overflow=0)\n",
      "Count up - DUT1: 12 (overflow=0, max_reached=1), DUT2: 140 (overflow=0)\n",
      "*** MAX_REACHED at time 155, count=12 ***\n",
      "Count up - DUT1: 0 (overflow=1, max_reached=0), DUT2: 141 (overflow=0)\n",
      "*** OVERFLOW detected at time 165, count=0 ***\n",
      "Count up - DUT1: 1 (overflow=0, max_reached=0), DUT2: 142 (overflow=0)\n",
      "Count up - DUT1: 2 (overflow=0, max_reached=0), DUT2: 143 (overflow=0)\n",
      "\n",
      "Phase 3: Count Down Test\n",
      "Count down - DUT1: 1 (underflow=0), DUT2: 142 (underflow=0)\n",
      "Count down - DUT1: 0 (underflow=0), DUT2: 141 (underflow=0)\n",
      "Count down - DUT1: 12 (underflow=1), DUT2: 140 (underflow=0)\n",
      "*** UNDERFLOW detected at time 215, count=12 ***\n",
      "*** MAX_REACHED at time 215, count=12 ***\n",
      "Count down - DUT1: 11 (underflow=0), DUT2: 139 (underflow=0)\n",
      "Count down - DUT1: 10 (underflow=0), DUT2: 138 (underflow=0)\n",
      "Count down - DUT1: 9 (underflow=0), DUT2: 137 (underflow=0)\n",
      "Count down - DUT1: 8 (underflow=0), DUT2: 136 (underflow=0)\n",
      "Count down - DUT1: 7 (underflow=0), DUT2: 135 (underflow=0)\n",
      "Count down - DUT1: 6 (underflow=0), DUT2: 134 (underflow=0)\n",
      "Count down - DUT1: 5 (underflow=0), DUT2: 133 (underflow=0)\n",
      "Count down - DUT1: 4 (underflow=0), DUT2: 132 (underflow=0)\n",
      "Count down - DUT1: 3 (underflow=0), DUT2: 131 (underflow=0)\n",
      "Count down - DUT1: 2 (underflow=0), DUT2: 130 (underflow=0)\n",
      "Count down - DUT1: 1 (underflow=0), DUT2: 129 (underflow=0)\n",
      "Count down - DUT1: 0 (underflow=0), DUT2: 128 (underflow=0)\n",
      "\n",
      "Phase 4: Load Operation Test\n",
      "After load 6 - DUT1 count: 6\n",
      "After load release - DUT1 count: 7\n",
      "\n",
      "Phase 5: Enable Control Test\n",
      "Enable=0 - DUT1 count: 7 (should not change)\n",
      "Enable=0 - DUT1 count: 7 (should not change)\n",
      "Enable=0 - DUT1 count: 7 (should not change)\n",
      "Enable=1 - DUT1 count: 8 (should increment)\n",
      "Enable=1 - DUT1 count: 9 (should increment)\n",
      "Enable=1 - DUT1 count: 10 (should increment)\n",
      "\n",
      "Phase 6: Parameter Comparison\n",
      "DUT1 (4-bit, wrap-around): count=10, max_count=12\n",
      "DUT2 (8-bit, saturation): count=133, max_count=255\n",
      "\n",
      "Phase 7: Final Reset Test\n",
      "After final reset - DUT1: 1, DUT2: 129\n",
      "\n",
      "=== Simple Counter Testbench Completed ===\n",
      "Total simulation time: 430\n",
      "- simple_counter_testbench.sv:159: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 435ps; walltime 0.005 s; speed 310.337 ns/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_1__simple_counter/obj_dir directory...\n",
      "Chapter_5_examples/example_1__simple_counter/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_1__simple_counter/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "698e207e",
   "metadata": {},
   "source": [
    "### Example 2: Data Register\n",
    "data_register - Module instantiation examples (named vs positional connections)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8c06d784",
   "metadata": {},
   "source": [
    "#### Design under Test (DUT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "4e33035c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_register.sv\n",
       "module data_register #(\n",
       "    // Parameters\n",
       "    parameter int WIDTH = 8,                    // Data width\n",
       "    parameter logic [WIDTH-1:0] RESET_VALUE = '0, // Reset value\n",
       "    parameter bit SYNC_RESET = 1'b0,            // 0=async reset, 1=sync reset\n",
       "    parameter string REGISTER_NAME = \"DATA_REG\"  // Register name for debugging\n",
       ") (\n",
       "    // Clock and reset\n",
       "    input  logic                clk,            // Clock input\n",
       "    input  logic                reset_n,        // Reset (active low)\n",
       "    \n",
       "    // Control signals\n",
       "    input  logic                enable,         // Write enable\n",
       "    input  logic                load,           // Load enable (higher priority)\n",
       "    input  logic                clear,          // Clear register\n",
       "    \n",
       "    // Data signals\n",
       "    input  logic [WIDTH-1:0]    data_in,       // Data input\n",
       "    input  logic [WIDTH-1:0]    load_data,     // Load data input\n",
       "    output logic [WIDTH-1:0]    data_out,      // Data output\n",
       "    \n",
       "    // Status signals\n",
       "    output logic                valid,          // Data valid flag\n",
       "    output logic                changed         // Data changed flag\n",
       ");\n",
       "\n",
       "    // Internal registers\n",
       "    logic [WIDTH-1:0] data_reg;\n",
       "    logic [WIDTH-1:0] prev_data;\n",
       "    logic valid_reg;\n",
       "    \n",
       "    // Generate block for reset type selection\n",
       "    generate\n",
       "        if (SYNC_RESET) begin : sync_reset_logic\n",
       "            // Synchronous reset implementation\n",
       "            always_ff @(posedge clk) begin\n",
       "                if (!reset_n) begin\n",
       "                    data_reg <= RESET_VALUE;\n",
       "                    prev_data <= RESET_VALUE;\n",
       "                    valid_reg <= 1'b0;\n",
       "                end else begin\n",
       "                    prev_data <= data_reg;  // Store previous value\n",
       "                    \n",
       "                    if (clear) begin\n",
       "                        data_reg <= '0;\n",
       "                        valid_reg <= 1'b0;\n",
       "                    end else if (load) begin\n",
       "                        data_reg <= load_data;\n",
       "                        valid_reg <= 1'b1;\n",
       "                    end else if (enable) begin\n",
       "                        data_reg <= data_in;\n",
       "                        valid_reg <= 1'b1;\n",
       "                    end\n",
       "                end\n",
       "            end\n",
       "        end else begin : async_reset_logic\n",
       "            // Asynchronous reset implementation\n",
       "            always_ff @(posedge clk or negedge reset_n) begin\n",
       "                if (!reset_n) begin\n",
       "                    data_reg <= RESET_VALUE;\n",
       "                    prev_data <= RESET_VALUE;\n",
       "                    valid_reg <= 1'b0;\n",
       "                end else begin\n",
       "                    prev_data <= data_reg;  // Store previous value\n",
       "                    \n",
       "                    if (clear) begin\n",
       "                        data_reg <= '0;\n",
       "                        valid_reg <= 1'b0;\n",
       "                    end else if (load) begin\n",
       "                        data_reg <= load_data;\n",
       "                        valid_reg <= 1'b1;\n",
       "                    end else if (enable) begin\n",
       "                        data_reg <= data_in;\n",
       "                        valid_reg <= 1'b1;\n",
       "                    end\n",
       "                end\n",
       "            end\n",
       "        end\n",
       "    endgenerate\n",
       "    \n",
       "    // Output assignments\n",
       "    assign data_out = data_reg;\n",
       "    assign valid = valid_reg;\n",
       "    assign changed = valid_reg && (data_reg != prev_data);\n",
       "    \n",
       "    // Debug display (only in simulation)\n",
       "    initial begin\n",
       "        $display(\"%s: Initialized with WIDTH=%0d, RESET_VALUE=%0h, SYNC_RESET=%b\", \n",
       "                REGISTER_NAME, WIDTH, RESET_VALUE, SYNC_RESET);\n",
       "    end\n",
       "    \n",
       "    // Monitor changes (simulation only)\n",
       "    always @(posedge clk) begin\n",
       "        if (reset_n && changed) begin\n",
       "            $display(\"%s: Data changed from %0h to %0h at time %0t\", \n",
       "                    REGISTER_NAME, prev_data, data_reg, $time);\n",
       "        end\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_5_examples/example_2__data_register/data_register.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "bb3cc283",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// instantiation_examples.sv\n",
       "module instantiation_examples;\n",
       "\n",
       "    // Common testbench signals\n",
       "    logic clk;\n",
       "    logic reset_n;\n",
       "    \n",
       "    // Signals for register instances\n",
       "    logic enable_1, enable_2, enable_3, enable_4;\n",
       "    logic load_1, load_2, load_3, load_4;\n",
       "    logic clear_1, clear_2, clear_3, clear_4;\n",
       "    logic [7:0] data_in_1, data_in_2, data_in_3, data_in_4;\n",
       "    logic [7:0] load_data_1, load_data_2, load_data_3, load_data_4;\n",
       "    logic [7:0] data_out_1, data_out_2, data_out_3, data_out_4;\n",
       "    logic valid_1, valid_2, valid_3, valid_4;\n",
       "    logic changed_1, changed_2, changed_3, changed_4;\n",
       "    \n",
       "    // Signals for 16-bit register\n",
       "    logic [15:0] data_in_16, load_data_16, data_out_16;\n",
       "    logic enable_16, load_16, clear_16, valid_16, changed_16;\n",
       "    \n",
       "    // Clock generation\n",
       "    initial begin\n",
       "        clk = 0;\n",
       "        forever #5 clk = ~clk;  // 100MHz clock\n",
       "    end\n",
       "    \n",
       "    //========================================================================\n",
       "    // EXAMPLE 1: Named Port Connections (RECOMMENDED)\n",
       "    //========================================================================\n",
       "    data_register #(\n",
       "        .WIDTH(8),\n",
       "        .RESET_VALUE(8'hAA),\n",
       "        .SYNC_RESET(1'b0),\n",
       "        .REGISTER_NAME(\"REG1_NAMED\")\n",
       "    ) reg1_named_inst (\n",
       "        // Clock and reset\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        \n",
       "        // Control signals\n",
       "        .enable(enable_1),\n",
       "        .load(load_1),\n",
       "        .clear(clear_1),\n",
       "        \n",
       "        // Data signals\n",
       "        .data_in(data_in_1),\n",
       "        .load_data(load_data_1),\n",
       "        .data_out(data_out_1),\n",
       "        \n",
       "        // Status signals\n",
       "        .valid(valid_1),\n",
       "        .changed(changed_1)\n",
       "    );\n",
       "    \n",
       "    //========================================================================\n",
       "    // EXAMPLE 2: Named Port Connections with Different Parameters\n",
       "    //========================================================================\n",
       "    data_register #(\n",
       "        .WIDTH(8),\n",
       "        .RESET_VALUE(8'h55),\n",
       "        .SYNC_RESET(1'b1),           // Synchronous reset\n",
       "        .REGISTER_NAME(\"REG2_SYNC\")\n",
       "    ) reg2_sync_inst (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable_2),\n",
       "        .load(load_2),\n",
       "        .clear(clear_2),\n",
       "        .data_in(data_in_2),\n",
       "        .load_data(load_data_2),\n",
       "        .data_out(data_out_2),\n",
       "        .valid(valid_2),\n",
       "        .changed(changed_2)\n",
       "    );\n",
       "    \n",
       "    //========================================================================\n",
       "    // EXAMPLE 3: Named Port Connections with Parameter Override\n",
       "    //========================================================================\n",
       "    data_register #(\n",
       "        .WIDTH(16),                  // 16-bit register\n",
       "        .RESET_VALUE(16'hDEAD),\n",
       "        .SYNC_RESET(1'b0),\n",
       "        .REGISTER_NAME(\"REG3_16BIT\")\n",
       "    ) reg3_16bit_inst (\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable_16),\n",
       "        .load(load_16),\n",
       "        .clear(clear_16),\n",
       "        .data_in(data_in_16),\n",
       "        .load_data(load_data_16),\n",
       "        .data_out(data_out_16),\n",
       "        .valid(valid_16),\n",
       "        .changed(changed_16)\n",
       "    );\n",
       "    \n",
       "    //========================================================================\n",
       "    // EXAMPLE 4: Positional Port Connections (NOT RECOMMENDED)\n",
       "    // Order must match exactly with module port declaration\n",
       "    //========================================================================\n",
       "    data_register #(8, 8'h00, 1'b0, \"REG4_POSITIONAL\") reg4_positional_inst (\n",
       "        clk,            // clk\n",
       "        reset_n,        // reset_n\n",
       "        enable_3,       // enable\n",
       "        load_3,         // load\n",
       "        clear_3,        // clear\n",
       "        data_in_3,      // data_in\n",
       "        load_data_3,    // load_data\n",
       "        data_out_3,     // data_out\n",
       "        valid_3,        // valid\n",
       "        changed_3       // changed\n",
       "    );\n",
       "    \n",
       "    //========================================================================\n",
       "    // EXAMPLE 5: Mixed Named and Positional (NOT RECOMMENDED)\n",
       "    // This shows what NOT to do - mixing styles is confusing\n",
       "    //========================================================================\n",
       "    /* \n",
       "    // This would be bad practice - don't mix styles:\n",
       "    data_register #(.WIDTH(8)) reg_mixed_inst (\n",
       "        clk, reset_n,           // Positional\n",
       "        .enable(enable_4),      // Named\n",
       "        load_4, clear_4,        // Positional again\n",
       "        .data_in(data_in_4),    // Named again\n",
       "        // ... this is confusing and error-prone\n",
       "    );\n",
       "    */\n",
       "    \n",
       "    //========================================================================\n",
       "    // EXAMPLE 6: Default Parameters with Named Connections\n",
       "    //========================================================================\n",
       "    data_register reg5_default_inst (  // Using all default parameters\n",
       "        .clk(clk),\n",
       "        .reset_n(reset_n),\n",
       "        .enable(enable_4),\n",
       "        .load(load_4),\n",
       "        .clear(clear_4),\n",
       "        .data_in(data_in_4),\n",
       "        .load_data(load_data_4),\n",
       "        .data_out(data_out_4),\n",
       "        .valid(valid_4),\n",
       "        .changed(changed_4)\n",
       "    );\n",
       "    \n",
       "    //========================================================================\n",
       "    // Test Stimulus\n",
       "    //========================================================================\n",
       "    initial begin\n",
       "        // Initialize VCD dump\n",
       "        $dumpfile(\"instantiation_examples.vcd\");\n",
       "        $dumpvars(0, instantiation_examples);\n",
       "        \n",
       "        $display(\"=== Module Instantiation Examples Started ===\");\n",
       "        $display(\"Demonstrating Named vs Positional Port Connections\");\n",
       "        $display();\n",
       "        \n",
       "        // Initialize all signals\n",
       "        reset_n = 0;\n",
       "        {enable_1, enable_2, enable_16, enable_3, enable_4} = 5'b00000;\n",
       "        {load_1, load_2, load_16, load_3, load_4} = 5'b00000;\n",
       "        {clear_1, clear_2, clear_16, clear_3, clear_4} = 5'b00000;\n",
       "        data_in_1 = 8'h10;\n",
       "        data_in_2 = 8'h20;\n",
       "        data_in_3 = 8'h30;\n",
       "        data_in_4 = 8'h40;\n",
       "        data_in_16 = 16'hBEEF;\n",
       "        load_data_1 = 8'hF1;\n",
       "        load_data_2 = 8'hF2;\n",
       "        load_data_3 = 8'hF3;\n",
       "        load_data_4 = 8'hF4;\n",
       "        load_data_16 = 16'hCAFE;\n",
       "        \n",
       "        // Release reset\n",
       "        #20 reset_n = 1;\n",
       "        $display(\"Reset released - checking initial values:\");\n",
       "        #10;\n",
       "        $display(\"REG1 (named, async): data_out=%02h, valid=%b\", data_out_1, valid_1);\n",
       "        $display(\"REG2 (named, sync):  data_out=%02h, valid=%b\", data_out_2, valid_2);\n",
       "        $display(\"REG3 (16-bit):       data_out=%04h, valid=%b\", data_out_16, valid_16);\n",
       "        $display(\"REG4 (positional):   data_out=%02h, valid=%b\", data_out_3, valid_3);\n",
       "        $display(\"REG5 (default):      data_out=%02h, valid=%b\", data_out_4, valid_4);\n",
       "        $display();\n",
       "        \n",
       "        // Test normal write operations\n",
       "        $display(\"Testing normal write operations:\");\n",
       "        enable_1 = 1; enable_2 = 1; enable_16 = 1; enable_3 = 1; enable_4 = 1;\n",
       "        #10;\n",
       "        $display(\"After enable - all registers should have new data:\");\n",
       "        $display(\"REG1: %02h, REG2: %02h, REG3: %04h, REG4: %02h, REG5: %02h\", \n",
       "                data_out_1, data_out_2, data_out_16, data_out_3, data_out_4);\n",
       "        \n",
       "        // Test load operations (higher priority)\n",
       "        $display();\n",
       "        $display(\"Testing load operations (higher priority than enable):\");\n",
       "        load_1 = 1; load_2 = 1; load_16 = 1; load_3 = 1; load_4 = 1;\n",
       "        #10;\n",
       "        $display(\"After load - registers should have load_data values:\");\n",
       "        $display(\"REG1: %02h, REG2: %02h, REG3: %04h, REG4: %02h, REG5: %02h\", \n",
       "                data_out_1, data_out_2, data_out_16, data_out_3, data_out_4);\n",
       "        \n",
       "        load_1 = 0; load_2 = 0; load_16 = 0; load_3 = 0; load_4 = 0;\n",
       "        \n",
       "        // Test clear operations\n",
       "        $display();\n",
       "        $display(\"Testing clear operations:\");\n",
       "        clear_1 = 1; clear_2 = 1; clear_16 = 1; clear_3 = 1; clear_4 = 1;\n",
       "        #10;\n",
       "        $display(\"After clear - all registers should be zero:\");\n",
       "        $display(\"REG1: %02h, REG2: %02h, REG3: %04h, REG4: %02h, REG5: %02h\", \n",
       "                data_out_1, data_out_2, data_out_16, data_out_3, data_out_4);\n",
       "        \n",
       "        clear_1 = 0; clear_2 = 0; clear_16 = 0; clear_3 = 0; clear_4 = 0;\n",
       "        enable_1 = 0; enable_2 = 0; enable_16 = 0; enable_3 = 0; enable_4 = 0;\n",
       "        \n",
       "        #50;\n",
       "        $display();\n",
       "        $display(\"=== Instantiation Examples Summary ===\");\n",
       "        $display(\"1. Named connections (RECOMMENDED):\");\n",
       "        $display(\"   - Clear and readable\");\n",
       "        $display(\"   - Order independent\");\n",
       "        $display(\"   - Less error-prone\");\n",
       "        $display(\"   - Easy to maintain\");\n",
       "        $display();\n",
       "        $display(\"2. Positional connections (NOT RECOMMENDED):\");\n",
       "        $display(\"   - Order dependent\");\n",
       "        $display(\"   - Error-prone\");\n",
       "        $display(\"   - Hard to maintain\");\n",
       "        $display(\"   - Only use for very simple modules\");\n",
       "        $display();\n",
       "        $display(\"3. Parameter override examples shown:\");\n",
       "        $display(\"   - Different widths\");\n",
       "        $display(\"   - Different reset types\");\n",
       "        $display(\"   - Different reset values\");\n",
       "        $display(\"   - Using default parameters\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_5_examples/example_2__data_register/instantiation_examples.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "41a580c2",
   "metadata": {},
   "source": [
    "#### Design Unit Test (DUT) Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "6087c743",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```systemverilog\n",
       "// data_register_testbench.sv\n",
       "module data_register_testbench;\n",
       "\n",
       "    // Instantiate the examples module\n",
       "    instantiation_examples inst_examples();\n",
       "    \n",
       "    initial begin\n",
       "        // Set up VCD dumping\n",
       "        $dumpfile(\"data_register_testbench.vcd\");\n",
       "        $dumpvars(0, data_register_testbench);\n",
       "        \n",
       "        $display();\n",
       "        $display(\"=== Data Register Testbench ===\");\n",
       "        $display(\"This testbench demonstrates different module instantiation styles:\");\n",
       "        $display(\"- Named port connections (recommended)\");\n",
       "        $display(\"- Positional port connections (not recommended)\");\n",
       "        $display(\"- Parameter overrides\");\n",
       "        $display(\"- Mixed parameter and port connection styles\");\n",
       "        $display();\n",
       "        \n",
       "        // Wait for the examples to complete\n",
       "        #1000;\n",
       "        \n",
       "        $display(\"=== Key Takeaways ===\");\n",
       "        $display();\n",
       "        $display(\"BEST PRACTICES:\");\n",
       "        $display(\"âœ“ Always use named port connections\");\n",
       "        $display(\"âœ“ Use explicit parameter names when overriding\");\n",
       "        $display(\"âœ“ Group related signals logically\");\n",
       "        $display(\"âœ“ Use consistent indentation and formatting\");\n",
       "        $display();\n",
       "        $display(\"AVOID:\");\n",
       "        $display(\"âœ— Positional port connections (except for very simple modules)\");\n",
       "        $display(\"âœ— Mixing named and positional styles\");\n",
       "        $display(\"âœ— Long parameter lists without names\");\n",
       "        $display(\"âœ— Inconsistent formatting\");\n",
       "        $display();\n",
       "        $display(\"PARAMETER OVERRIDE EXAMPLES:\");\n",
       "        $display(\"- data_register #(.WIDTH(16)) inst_name (...)\");\n",
       "        $display(\"- data_register #(.WIDTH(8), .SYNC_RESET(1)) inst_name (...)\");\n",
       "        $display(\"- data_register inst_name (...) // Uses all defaults\");\n",
       "        $display();\n",
       "        \n",
       "        $finish;\n",
       "    end\n",
       "\n",
       "endmodule\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# | echo: false\n",
    "\n",
    "from IPython.display import Markdown, display\n",
    "\n",
    "# Read SystemVerilog code from file\n",
    "with open(\n",
    "    \"Chapter_5_examples/example_2__data_register/data_register_testbench.sv\",\n",
    "    \"r\",\n",
    ") as source_file:\n",
    "    sv_code = source_file.read()\n",
    "\n",
    "display(Markdown(f\"```systemverilog\\n{sv_code}\\n```\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "05615802",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vdata_register_testbench.cpp\n",
      "Vdata_register_testbench___024root__DepSet_hfc79154a__0.cpp\n",
      "Vdata_register_testbench___024root__DepSet_h17b34d78__0.cpp\n",
      "Vdata_register_testbench__main.cpp Vdata_register_testbench__Trace__0.cpp\n",
      "Vdata_register_testbench___024root__Slow.cpp\n",
      "Vdata_register_testbench___024root__DepSet_h17b34d78__0__Slow.cpp\n",
      "Vdata_register_testbench__Syms.cpp Vdata_register_testbench__Trace__0__Slow.cpp\n",
      "Vdata_register_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vdata_register_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vdata_register_testbench__ALL.o Vdata_register_testbench__ALL.cpp\n",
      "echo \"\" > Vdata_register_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vdata_register_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vdata_register_testbench\n",
      "rm Vdata_register_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.049 MB sources in 4 modules, into 0.102 MB in 10 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 30.575 s (elab=0.004, cvt=0.071, bld=30.015); cpu 0.057 s\n",
      "on 1 threads; alloced 20.180 MB\n",
      "REG1_NAMED: Initialized with WIDTH=8, RESET_VALUE=aa, SYNC_RESET=0\n",
      "REG2_SYNC: Initialized with WIDTH=8, RESET_VALUE=55, SYNC_RESET=1\n",
      "REG3_16BIT: Initialized with WIDTH=16, RESET_VALUE=dead, SYNC_RESET=0\n",
      "REG4_POSITIONAL: Initialized with WIDTH=8, RESET_VALUE=0, SYNC_RESET=0\n",
      "DATA_REG: Initialized with WIDTH=8, RESET_VALUE=0, SYNC_RESET=0\n",
      "\n",
      "=== Data Register Testbench ===\n",
      "This testbench demonstrates different module instantiation styles:\n",
      "- Named port connections (recommended)\n",
      "- Positional port connections (not recommended)\n",
      "- Parameter overrides\n",
      "- Mixed parameter and port connection styles\n",
      "\n",
      "=== Module Instantiation Examples Started ===\n",
      "Demonstrating Named vs Positional Port Connections\n",
      "\n",
      "Reset released - checking initial values:\n",
      "REG1 (named, async): data_out=aa, valid=0\n",
      "REG2 (named, sync):  data_out=55, valid=0\n",
      "REG3 (16-bit):       data_out=dead, valid=0\n",
      "REG4 (positional):   data_out=00, valid=0\n",
      "REG5 (default):      data_out=00, valid=0\n",
      "\n",
      "Testing normal write operations:\n",
      "After enable - all registers should have new data:\n",
      "REG1: 10, REG2: 20, REG3: beef, REG4: 30, REG5: 40\n",
      "\n",
      "Testing load operations (higher priority than enable):\n",
      "REG1_NAMED: Data changed from aa to 10 at time 45\n",
      "REG2_SYNC: Data changed from 55 to 20 at time 45\n",
      "REG3_16BIT: Data changed from dead to beef at time 45\n",
      "REG4_POSITIONAL: Data changed from 0 to 30 at time 45\n",
      "DATA_REG: Data changed from 0 to 40 at time 45\n",
      "After load - registers should have load_data values:\n",
      "REG1: f1, REG2: f2, REG3: cafe, REG4: f3, REG5: f4\n",
      "\n",
      "Testing clear operations:\n",
      "REG1_NAMED: Data changed from 10 to f1 at time 55\n",
      "REG2_SYNC: Data changed from 20 to f2 at time 55\n",
      "REG3_16BIT: Data changed from beef to cafe at time 55\n",
      "REG4_POSITIONAL: Data changed from 30 to f3 at time 55\n",
      "DATA_REG: Data changed from 40 to f4 at time 55\n",
      "After clear - all registers should be zero:\n",
      "REG1: 00, REG2: 00, REG3: 0000, REG4: 00, REG5: 00\n",
      "\n",
      "=== Instantiation Examples Summary ===\n",
      "1. Named connections (RECOMMENDED):\n",
      "   - Clear and readable\n",
      "   - Order independent\n",
      "   - Less error-prone\n",
      "   - Easy to maintain\n",
      "\n",
      "2. Positional connections (NOT RECOMMENDED):\n",
      "   - Order dependent\n",
      "   - Error-prone\n",
      "   - Hard to maintain\n",
      "   - Only use for very simple modules\n",
      "\n",
      "3. Parameter override examples shown:\n",
      "   - Different widths\n",
      "   - Different reset types\n",
      "   - Different reset values\n",
      "   - Using default parameters\n",
      "\n",
      "- instantiation_examples.sv:238: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 115ps; walltime 0.003 s; speed 80.741 ns/s\n",
      "- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_2__data_register/obj_dir directory...\n",
      "Chapter_5_examples/example_2__data_register/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_2__data_register/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f52f16d6",
   "metadata": {},
   "source": [
    "## Port Declarations and Directions\n",
    "\n",
    "SystemVerilog provides several ways to declare module ports, offering more flexibility than traditional Verilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a24af539",
   "metadata": {},
   "source": [
    "### Port Directions\n",
    "\n",
    "```systemverilog\n",
    "module port_example (\n",
    "    input  logic        clk,           // Input port\n",
    "    output logic        valid,         // Output port\n",
    "    inout  wire         bidir_signal,  // Bidirectional port\n",
    "    ref    int          shared_var     // Reference port (SystemVerilog)\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab0696d8",
   "metadata": {},
   "source": [
    "### ANSI-Style Port Declarations (Recommended)\n",
    "\n",
    "```systemverilog\n",
    "module counter #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic             clk,\n",
    "    input  logic             reset_n,\n",
    "    input  logic             enable,\n",
    "    input  logic             load,\n",
    "    input  logic [WIDTH-1:0] load_value,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic             overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH-1:0] count_reg;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            count_reg <= '0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (load) begin\n",
    "            count_reg <= load_value;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            {overflow, count_reg} <= count_reg + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign count = count_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "803cbd45",
   "metadata": {},
   "source": [
    "### Non-ANSI Style (Legacy)\n",
    "\n",
    "```systemverilog\n",
    "module counter (clk, reset_n, enable, count);\n",
    "    parameter WIDTH = 8;\n",
    "    \n",
    "    input             clk;\n",
    "    input             reset_n;\n",
    "    input             enable;\n",
    "    output [WIDTH-1:0] count;\n",
    "    \n",
    "    // Port declarations separate from module header\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29dacd6f",
   "metadata": {},
   "source": [
    "### Advanced Port Features\n",
    "\n",
    "**Interface Ports**:\n",
    "```systemverilog\n",
    "module processor (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    memory_if.master mem_bus,  // Interface port\n",
    "    axi4_if.slave    axi_port\n",
    ");\n",
    "```\n",
    "\n",
    "**Unpacked Array Ports**:\n",
    "```systemverilog\n",
    "module multi_port (\n",
    "    input  logic [7:0] data_in [0:3],   // Array of inputs\n",
    "    output logic [7:0] data_out [0:3]   // Array of outputs\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d18d198",
   "metadata": {},
   "source": [
    "### Example 3: Port Direction Demo\n",
    "port_direction_demo - Different port types (input, output, inout, ref)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "899c7571",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Docker Compose Output:\n",
      "================================================================================\n",
      "make: Entering directory '/work/obj_dir'\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o\n",
      "/usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o\n",
      "/usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\n",
      "python3 /usr/local/share/verilator/bin/verilator_includer\n",
      "-DVL_INCLUDE_OPT=include Vport_direction_testbench.cpp\n",
      "Vport_direction_testbench___024root__DepSet_h0f8366dd__0.cpp\n",
      "Vport_direction_testbench___024root__DepSet_h2206e10b__0.cpp\n",
      "Vport_direction_testbench__main.cpp Vport_direction_testbench__Trace__0.cpp\n",
      "Vport_direction_testbench___024root__Slow.cpp\n",
      "Vport_direction_testbench___024root__DepSet_h0f8366dd__0__Slow.cpp\n",
      "Vport_direction_testbench___024root__DepSet_h2206e10b__0__Slow.cpp\n",
      "Vport_direction_testbench__Syms.cpp\n",
      "Vport_direction_testbench__Trace__0__Slow.cpp\n",
      "Vport_direction_testbench__TraceDecls__0__Slow.cpp >\n",
      "Vport_direction_testbench__ALL.cpp\n",
      "ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include\n",
      "-I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0\n",
      "-DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0\n",
      "-faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-\n",
      "compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized\n",
      "-Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter\n",
      "-Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o\n",
      "Vport_direction_testbench__ALL.o Vport_direction_testbench__ALL.cpp\n",
      "echo \"\" > Vport_direction_testbench__ALL.verilator_deplist.tmp\n",
      "g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o\n",
      "Vport_direction_testbench__ALL.a    -pthread -lpthread -latomic   -o\n",
      "Vport_direction_testbench\n",
      "rm Vport_direction_testbench__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/work/obj_dir'\n",
      "- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036\n",
      "- Verilator: Built from 0.060 MB sources in 4 modules, into 0.153 MB in 11 C++\n",
      "files needing 0.000 MB\n",
      "- Verilator: Walltime 39.033 s (elab=0.011, cvt=0.063, bld=38.616); cpu 0.074 s\n",
      "on 1 threads; alloced 21.176 MB\n",
      "DEMO1_NAMED: Memory initialized with 16 locations\n",
      "\n",
      "=== Port Direction Examples in DEMO1_NAMED ===\n",
      "INPUT ports:  Can only be READ, never assigned\n",
      "OUTPUT ports: Can only be ASSIGNED, never read internally\n",
      "INOUT ports:  Can be both READ and DRIVEN (tri-state)\n",
      "REF ports:    References to signals in parent scope\n",
      "\n",
      "DEMO2_16BIT: Memory initialized with 256 locations\n",
      "\n",
      "=== Port Direction Examples in DEMO2_16BIT ===\n",
      "INPUT ports:  Can only be READ, never assigned\n",
      "OUTPUT ports: Can only be ASSIGNED, never read internally\n",
      "INOUT ports:  Can be both READ and DRIVEN (tri-state)\n",
      "REF ports:    References to signals in parent scope\n",
      "\n",
      "DEMO3_MINIMAL: Memory initialized with 16 locations\n",
      "\n",
      "=== Port Direction Examples in DEMO3_MINIMAL ===\n",
      "INPUT ports:  Can only be READ, never assigned\n",
      "OUTPUT ports: Can only be ASSIGNED, never read internally\n",
      "INOUT ports:  Can be both READ and DRIVEN (tri-state)\n",
      "REF ports:    References to signals in parent scope\n",
      "\n",
      "\n",
      "================================================================================\n",
      "                        PORT DIRECTION TESTBENCH\n",
      "================================================================================\n",
      "\n",
      "This comprehensive testbench demonstrates SystemVerilog port direction types:\n",
      "\n",
      "PORT TYPES COVERED:\n",
      "ðŸ“¥ INPUT  - Data flows INTO the module (read-only internally)\n",
      "ðŸ“¤ OUTPUT - Data flows OUT OF the module (write-only internally)\n",
      "ðŸ”„ INOUT  - Bidirectional data flow (tri-state logic required)\n",
      "ðŸ”— REF    - References to external signals (testbench use)\n",
      "\n",
      "EXAMPLES INCLUDED:\n",
      "â€¢ Multiple data widths (8-bit and 16-bit)\n",
      "â€¢ Different address widths\n",
      "â€¢ Tri-state bus arbitration\n",
      "â€¢ Reference port monitoring\n",
      "â€¢ Best practices and common mistakes\n",
      "\n",
      "================================================================================\n",
      "\n",
      "=== Port Connection Styles Demo Started ===\n",
      "Demonstrating different ways to connect port types\n",
      "\n",
      "=== Testing Different Port Widths ===\n",
      "1. Testing 8-bit instance:\n",
      "Clock Monitor:\n",
      "  8-bit:  addr=2, in=ab, out=00, valid=0, ready=1\n",
      "  16-bit: addr=00, in=0000, out=0000, valid=0, ready=1\n",
      "  Minimal: out=00, valid=0, ready=1\n",
      "DEMO1_NAMED: Write operation - addr=2, data=ab\n",
      "DEMO2_16BIT: Write operation - addr=0, data=0\n",
      "   8-bit: addr=2, data_in=ab â†’ data_out=ab, valid=1\n",
      "2. Testing 16-bit instance:\n",
      "Clock Monitor:\n",
      "  8-bit:  addr=2, in=ab, out=ab, valid=0, ready=1\n",
      "  16-bit: addr=03, in=cdef, out=0000, valid=0, ready=1\n",
      "  Minimal: out=00, valid=0, ready=1\n",
      "DEMO1_NAMED: Write operation - addr=2, data=ab\n",
      "DEMO2_16BIT: Write operation - addr=3, data=cdef\n",
      "   16-bit: addr=03, data_in=cdef â†’ data_out=cdef, valid=1\n",
      "\n",
      "=== Testing INOUT Port Behavior ===\n",
      "3. 8-bit module driving bus:\n",
      "Clock Monitor:\n",
      "  8-bit:  addr=1, in=55, out=ab, valid=0, ready=1\n",
      "  16-bit: addr=03, in=cdef, out=cdef, valid=0, ready=1\n",
      "  Minimal: out=00, valid=0, ready=1\n",
      "DEMO1_NAMED: Write operation - addr=1, data=55\n",
      "DEMO2_16BIT: Write operation - addr=3, data=cdef\n",
      "   Bus state: data_bus=55, bus_enable=1\n",
      "4. External driving 8-bit bus:\n",
      "   External drive: data_bus=aa\n",
      "5. External driving 16-bit bus:\n",
      "   External drive 16-bit: data_bus_16=1234\n",
      "\n",
      "=== Testing REF Port Updates ===\n",
      "6. REF port monitoring test:\n",
      "DEMO1_NAMED: Debug - External debug_data changed to 11 at time 140\n",
      "DEMO1_NAMED: Debug - External debug_data changed to 22 at time 145\n",
      "DEMO1_NAMED: Debug - External debug_data changed to 33 at time 150\n",
      "DEMO2_16BIT: Debug - External debug_data changed to 4567 at time 160\n",
      "DEMO2_16BIT: Debug - External debug_data changed to 89ab at time 165\n",
      "\n",
      "=== Port Connection Summary ===\n",
      "Demonstrated three connection styles:\n",
      "1. Full featured with 8-bit data\n",
      "2. 16-bit data width with 8-bit addressing\n",
      "3. Minimal connections with tied-off unused ports\n",
      "\n",
      "All instances showed proper:\n",
      "- INPUT port usage (reading only)\n",
      "- OUTPUT port usage (assigning only)\n",
      "- INOUT port tri-state behavior\n",
      "- REF port monitoring capability\n",
      "\n",
      "- port_connection_styles.sv:278: Verilog $finish\n",
      "- S i m u l a t i o n   R e p o r t: Verilator 5.036 2025-04-27\n",
      "- Verilator: $finish at 235ps; walltime 0.009 s; speed 102.201 ns/s\n",
      "- Verilator: cpu 0.002 s on 1 threads; alloced 25 MB\n",
      "================================================================================\n",
      "Process finished with return code: 0\n",
      "Removing Chapter_5_examples/example_3__port_directions/obj_dir directory...\n",
      "Chapter_5_examples/example_3__port_directions/obj_dir removed successfully.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from verilator_runner import run_docker_compose\n",
    "\n",
    "run_docker_compose(\"Chapter_5_examples/example_3__port_directions/\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cc0ea002",
   "metadata": {},
   "source": [
    "### Example 4: Array Port Module\n",
    "array_port_module - Unpacked array ports demonstration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7069942",
   "metadata": {},
   "source": [
    "## Parameters and Localparams\n",
    "\n",
    "Parameters provide a way to create configurable, reusable modules. They allow customization at instantiation time."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "30167879",
   "metadata": {},
   "source": [
    "### Parameter Types\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_module #(\n",
    "    // Type parameters\n",
    "    parameter type DATA_TYPE = logic [31:0],\n",
    "    parameter type ADDR_TYPE = logic [15:0],\n",
    "    \n",
    "    // Value parameters\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16,\n",
    "    parameter int DEPTH = 1024,\n",
    "    \n",
    "    // String parameters\n",
    "    parameter string MODE = \"NORMAL\",\n",
    "    \n",
    "    // Real parameters\n",
    "    parameter real FREQUENCY = 100.0\n",
    ") (\n",
    "    input  logic      clk,\n",
    "    input  DATA_TYPE  data_in,\n",
    "    input  ADDR_TYPE  address,\n",
    "    output DATA_TYPE  data_out\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "426d8513",
   "metadata": {},
   "source": [
    "### Localparam Usage\n",
    "\n",
    "Localparams are parameters that cannot be overridden during instantiation. They're typically used for derived values.\n",
    "\n",
    "```systemverilog\n",
    "module memory #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 10\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    // Localparams derived from parameters\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    localparam int BYTES_PER_WORD = DATA_WIDTH / 8;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        if (we)\n",
    "            mem_array[addr] <= wdata;\n",
    "        rdata <= mem_array[addr];\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a8e121f1",
   "metadata": {},
   "source": [
    "### Parameter Override Examples\n",
    "\n",
    "```systemverilog\n",
    "// Override during instantiation\n",
    "memory #(\n",
    "    .DATA_WIDTH(64),\n",
    "    .ADDR_WIDTH(12)\n",
    ") ram_inst (\n",
    "    .clk(clk),\n",
    "    .we(write_enable),\n",
    "    .addr(address),\n",
    "    .wdata(write_data),\n",
    "    .rdata(read_data)\n",
    ");\n",
    "\n",
    "// Using defparam (not recommended)\n",
    "defparam ram_inst.DATA_WIDTH = 64;\n",
    "defparam ram_inst.ADDR_WIDTH = 12;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f4d210e1",
   "metadata": {},
   "source": [
    "configurable_memory - Parameter types (type, value, string, real parameters)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eaf65ae8",
   "metadata": {},
   "source": [
    "parameter_override_example - Parameter override during instantiation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e33dee60",
   "metadata": {},
   "source": [
    "localparam_calculator - Localparam usage for derived values"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aba0020c",
   "metadata": {},
   "source": [
    "## Generate Blocks\n",
    "\n",
    "Generate blocks allow you to create repetitive hardware structures and conditional compilation based on parameters."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18d2a20e",
   "metadata": {},
   "source": [
    "### Generate For Loops\n",
    "\n",
    "```systemverilog\n",
    "module parallel_adder #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int STAGES = 4\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic             cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic             cout\n",
    ");\n",
    "\n",
    "    localparam int BITS_PER_STAGE = WIDTH / STAGES;\n",
    "    \n",
    "    logic [STAGES:0] carry;\n",
    "    assign carry[0] = cin;\n",
    "    assign cout = carry[STAGES];\n",
    "    \n",
    "    // Generate multiple adder stages\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : adder_stage\n",
    "            logic [BITS_PER_STAGE-1:0] stage_sum;\n",
    "            logic                      stage_cout;\n",
    "            \n",
    "            full_adder #(.WIDTH(BITS_PER_STAGE)) fa_inst (\n",
    "                .a(a[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .b(b[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(stage_sum),\n",
    "                .cout(stage_cout)\n",
    "            );\n",
    "            \n",
    "            assign sum[i*BITS_PER_STAGE +: BITS_PER_STAGE] = stage_sum;\n",
    "            assign carry[i+1] = stage_cout;\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "781e9f8b",
   "metadata": {},
   "source": [
    "### Generate If-Else\n",
    "\n",
    "```systemverilog\n",
    "module configurable_memory #(\n",
    "    parameter int    DATA_WIDTH = 32,\n",
    "    parameter int    ADDR_WIDTH = 10,\n",
    "    parameter string MEMORY_TYPE = \"BLOCK\"  // \"BLOCK\" or \"DISTRIBUTED\"\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    generate\n",
    "        if (MEMORY_TYPE == \"BLOCK\") begin : block_memory\n",
    "            // Use block RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "                rdata <= mem[addr];\n",
    "            end\n",
    "            \n",
    "        end else if (MEMORY_TYPE == \"DISTRIBUTED\") begin : dist_memory\n",
    "            // Use distributed RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "            end\n",
    "            \n",
    "            assign rdata = mem[addr];  // Combinational read\n",
    "            \n",
    "        end else begin : error_memory\n",
    "            // Generate compile-time error for invalid parameter\n",
    "            initial begin\n",
    "                $error(\"Invalid MEMORY_TYPE parameter: %s\", MEMORY_TYPE);\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b55f9eb",
   "metadata": {},
   "source": [
    "### Generate Case\n",
    "\n",
    "```systemverilog\n",
    "module priority_encoder #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [$clog2(WIDTH)-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    generate\n",
    "        case (WIDTH)\n",
    "            4: begin : enc_4bit\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        4'b???1: {valid, encoded_out} = {1'b1, 2'd0};\n",
    "                        4'b??10: {valid, encoded_out} = {1'b1, 2'd1};\n",
    "                        4'b?100: {valid, encoded_out} = {1'b1, 2'd2};\n",
    "                        4'b1000: {valid, encoded_out} = {1'b1, 2'd3};\n",
    "                        default: {valid, encoded_out} = {1'b0, 2'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            8: begin : enc_8bit\n",
    "                // Implementation for 8-bit encoder\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        8'b???????1: {valid, encoded_out} = {1'b1, 3'd0};\n",
    "                        8'b??????10: {valid, encoded_out} = {1'b1, 3'd1};\n",
    "                        8'b?????100: {valid, encoded_out} = {1'b1, 3'd2};\n",
    "                        8'b????1000: {valid, encoded_out} = {1'b1, 3'd3};\n",
    "                        8'b???10000: {valid, encoded_out} = {1'b1, 3'd4};\n",
    "                        8'b??100000: {valid, encoded_out} = {1'b1, 3'd5};\n",
    "                        8'b?1000000: {valid, encoded_out} = {1'b1, 3'd6};\n",
    "                        8'b10000000: {valid, encoded_out} = {1'b1, 3'd7};\n",
    "                        default:     {valid, encoded_out} = {1'b0, 3'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            default: begin : enc_generic\n",
    "                // Generic implementation for other widths\n",
    "                always_comb begin\n",
    "                    encoded_out = '0;\n",
    "                    valid = 1'b0;\n",
    "                    for (int i = 0; i < WIDTH; i++) begin\n",
    "                        if (data_in[i]) begin\n",
    "                            encoded_out = i[$clog2(WIDTH)-1:0];\n",
    "                            valid = 1'b1;\n",
    "                            break;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cabef749",
   "metadata": {},
   "source": [
    "parallel_adder_generator - Generate for loops creating repetitive structures"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0e41bc03",
   "metadata": {},
   "source": [
    "memory_type_selector - Generate if-else for conditional compilation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47ebbd7f",
   "metadata": {},
   "source": [
    "encoder_width_selector - Generate case for parameter-based selection"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5fb1a92",
   "metadata": {},
   "source": [
    "## Introduction to Interfaces\n",
    "\n",
    "Interfaces provide a powerful way to group related signals and simplify connections between modules. They help reduce port lists and improve code maintainability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0147a955",
   "metadata": {},
   "source": [
    "### Basic Interface Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16\n",
    ") (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    // Interface signals\n",
    "    logic                    valid;\n",
    "    logic                    ready;\n",
    "    logic                    we;\n",
    "    logic [ADDR_WIDTH-1:0]   addr;\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic                    error;\n",
    "    \n",
    "    // Tasks and functions can be defined in interfaces\n",
    "    task write_transaction(\n",
    "        input logic [ADDR_WIDTH-1:0] address,\n",
    "        input logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b1;\n",
    "        addr <= address;\n",
    "        wdata <= data;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        valid <= 1'b0;\n",
    "        we <= 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    task read_transaction(\n",
    "        input  logic [ADDR_WIDTH-1:0] address,\n",
    "        output logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b0;\n",
    "        addr <= address;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        data = rdata;\n",
    "        valid <= 1'b0;\n",
    "    endtask\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "585a2b93",
   "metadata": {},
   "source": [
    "### Using Interfaces in Modules\n",
    "\n",
    "```systemverilog\n",
    "// Memory controller module\n",
    "module memory_controller (\n",
    "    memory_if.slave  cpu_if,    // CPU interface (slave perspective)\n",
    "    memory_if.master mem_if     // Memory interface (master perspective)\n",
    ");\n",
    "\n",
    "    // Interface connection logic\n",
    "    always_comb begin\n",
    "        // Forward CPU requests to memory\n",
    "        mem_if.valid = cpu_if.valid;\n",
    "        mem_if.we    = cpu_if.we;\n",
    "        mem_if.addr  = cpu_if.addr;\n",
    "        mem_if.wdata = cpu_if.wdata;\n",
    "        \n",
    "        // Forward memory responses to CPU\n",
    "        cpu_if.ready = mem_if.ready;\n",
    "        cpu_if.rdata = mem_if.rdata;\n",
    "        cpu_if.error = mem_if.error;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Memory module\n",
    "module memory (\n",
    "    memory_if.slave mem_if\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**mem_if.ADDR_WIDTH;\n",
    "    logic [mem_if.DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge mem_if.clk or negedge mem_if.reset_n) begin\n",
    "        if (!mem_if.reset_n) begin\n",
    "            mem_if.ready <= 1'b0;\n",
    "            mem_if.rdata <= '0;\n",
    "            mem_if.error <= 1'b0;\n",
    "        end else begin\n",
    "            mem_if.ready <= mem_if.valid;\n",
    "            mem_if.error <= 1'b0;\n",
    "            \n",
    "            if (mem_if.valid) begin\n",
    "                if (mem_if.we) begin\n",
    "                    mem_array[mem_if.addr] <= mem_if.wdata;\n",
    "                end else begin\n",
    "                    mem_if.rdata <= mem_array[mem_if.addr];\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8e3bebc",
   "metadata": {},
   "source": [
    "### Interface Instantiation and Connection\n",
    "\n",
    "```systemverilog\n",
    "module top_level;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Interface instances\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) cpu_mem_if(clk, reset_n);\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) ctrl_mem_if(clk, reset_n);\n",
    "    \n",
    "    // Module instances\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .reset_n(reset_n),\n",
    "        .mem_if(cpu_mem_if.master)  // CPU is master\n",
    "    );\n",
    "    \n",
    "    memory_controller ctrl_inst (\n",
    "        .cpu_if(cpu_mem_if.slave),   // Controller is slave to CPU\n",
    "        .mem_if(ctrl_mem_if.master)  // Controller is master to memory\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .mem_if(ctrl_mem_if.slave)   // Memory is slave\n",
    "    );\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd0adf0a",
   "metadata": {},
   "source": [
    "basic_memory_interface - Simple interface declaration and usage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d96b2cd4",
   "metadata": {},
   "source": [
    "interface_with_tasks - Interface with embedded tasks and functions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a788b7e",
   "metadata": {},
   "source": [
    "## Modports and Clocking Blocks\n",
    "\n",
    "Modports define different views of an interface for different modules, while clocking blocks provide synchronous timing control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "05f95ed5",
   "metadata": {},
   "source": [
    "### Modports\n",
    "\n",
    "Modports specify which signals are inputs, outputs, or inouts from a particular module's perspective.\n",
    "\n",
    "```systemverilog\n",
    "interface axi4_lite_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 32\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "\n",
    "    // Write Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  awaddr;\n",
    "    logic [2:0]             awprot;\n",
    "    logic                   awvalid;\n",
    "    logic                   awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  wdata;\n",
    "    logic [(DATA_WIDTH/8)-1:0] wstrb;\n",
    "    logic                   wvalid;\n",
    "    logic                   wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [1:0]             bresp;\n",
    "    logic                   bvalid;\n",
    "    logic                   bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  araddr;\n",
    "    logic [2:0]             arprot;\n",
    "    logic                   arvalid;\n",
    "    logic                   arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  rdata;\n",
    "    logic [1:0]             rresp;\n",
    "    logic                   rvalid;\n",
    "    logic                   rready;\n",
    "    \n",
    "    // Master modport (drives address/data, receives responses)\n",
    "    modport master (\n",
    "        input  aclk, aresetn,\n",
    "        output awaddr, awprot, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wvalid,\n",
    "        input  wready,\n",
    "        input  bresp, bvalid,\n",
    "        output bready,\n",
    "        output araddr, arprot, arvalid,\n",
    "        input  arready,\n",
    "        input  rdata, rresp, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (receives address/data, drives responses)\n",
    "    modport slave (\n",
    "        input  aclk, aresetn,\n",
    "        input  awaddr, awprot, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wvalid,\n",
    "        output wready,\n",
    "        output bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  araddr, arprot, arvalid,\n",
    "        output arready,\n",
    "        output rdata, rresp, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (all inputs for verification)\n",
    "    modport monitor (\n",
    "        input aclk, aresetn,\n",
    "        input awaddr, awprot, awvalid, awready,\n",
    "        input wdata, wstrb, wvalid, wready,\n",
    "        input bresp, bvalid, bready,\n",
    "        input araddr, arprot, arvalid, arready,\n",
    "        input rdata, rresp, rvalid, rready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fb8e07a6",
   "metadata": {},
   "source": [
    "### Clocking Blocks\n",
    "\n",
    "Clocking blocks define synchronous timing relationships and provide a clean way to handle clocked signals in testbenches.\n",
    "\n",
    "```systemverilog\n",
    "interface processor_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [31:0] instruction;\n",
    "    logic [31:0] pc;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    logic        stall;\n",
    "    logic        flush;\n",
    "    \n",
    "    // Clocking block for testbench use\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #2ns;  // Input skew and output delay\n",
    "        \n",
    "        input  pc, valid, ready;\n",
    "        output instruction, stall, flush;\n",
    "    endclocking\n",
    "    \n",
    "    // Separate clocking block for different timing requirements\n",
    "    clocking slow_cb @(posedge clk);\n",
    "        default input #5ns output #10ns;\n",
    "        \n",
    "        input  pc, valid;\n",
    "        output instruction;\n",
    "    endclocking\n",
    "    \n",
    "    // Modports with clocking blocks\n",
    "    modport tb (\n",
    "        clocking cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        output pc, valid, ready,\n",
    "        input  instruction, stall, flush\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "053e1abf",
   "metadata": {},
   "source": [
    "### Advanced Clocking Block Example\n",
    "\n",
    "```systemverilog\n",
    "interface memory_test_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [15:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    // Clocking block with different timing for different signals\n",
    "    clocking driver_cb @(posedge clk);\n",
    "        default input #2ns output #1ns;\n",
    "        \n",
    "        output addr, wdata, we, re, valid;\n",
    "        input  rdata, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Monitor clocking block samples everything\n",
    "    clocking monitor_cb @(posedge clk);\n",
    "        default input #1step;\n",
    "        \n",
    "        input addr, wdata, rdata, we, re, valid, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Synchronous reset clocking block\n",
    "    clocking reset_cb @(posedge clk);\n",
    "        input reset_n;\n",
    "    endclocking\n",
    "    \n",
    "    modport driver (\n",
    "        clocking driver_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport monitor (\n",
    "        clocking monitor_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        input  addr, wdata, we, re, valid,\n",
    "        output rdata, ready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3bcfad55",
   "metadata": {},
   "source": [
    "### Using Clocking Blocks in Testbenches\n",
    "\n",
    "```systemverilog\n",
    "module memory_testbench;\n",
    "    logic clk = 0;\n",
    "    logic reset_n;\n",
    "    \n",
    "    always #5ns clk = ~clk;  // 100MHz clock\n",
    "    \n",
    "    memory_test_if mem_if(clk, reset_n);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    memory dut (\n",
    "        .mem_if(mem_if.dut)\n",
    "    );\n",
    "    \n",
    "    // Test program using clocking blocks\n",
    "    initial begin\n",
    "        reset_n = 0;\n",
    "        ##2 reset_n = 1;  // Wait 2 clock cycles\n",
    "        \n",
    "        // Write operation using clocking block\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.wdata <= 32'hDEADBEEF;\n",
    "        mem_if.driver_cb.we    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;  // Wait 1 clock cycle\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);  // Wait for ready\n",
    "        \n",
    "        mem_if.driver_cb.we    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##2;  // Wait before read\n",
    "        \n",
    "        // Read operation\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.re    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);\n",
    "        \n",
    "        $display(\"Read data: %h\", mem_if.driver_cb.rdata);\n",
    "        \n",
    "        mem_if.driver_cb.re    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##5;\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "381f367b",
   "metadata": {},
   "source": [
    "axi4_lite_interface - Complete interface with master/slave/monitor modports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "25446e1b",
   "metadata": {},
   "source": [
    "clocked_processor_interface - Clocking blocks with different timing requirements"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1353609c",
   "metadata": {},
   "source": [
    "testbench_with_clocking - Using clocking blocks in verification environment"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8fe68bd1",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "This chapter covered the essential concepts of SystemVerilog modules and interfaces:\n",
    "\n",
    "**Modules** form the basic building blocks with proper port declarations and hierarchical instantiation capabilities.\n",
    "\n",
    "**Parameters and localparams** enable configurable and reusable designs with type safety and parameter validation.\n",
    "\n",
    "**Generate blocks** provide powerful compile-time code generation for creating repetitive structures and conditional compilation.\n",
    "\n",
    "**Interfaces** simplify complex designs by grouping related signals and providing reusable communication protocols.\n",
    "\n",
    "**Modports** define different perspectives of interfaces for various modules, ensuring proper signal direction and access control.\n",
    "\n",
    "**Clocking blocks** provide precise timing control for synchronous designs, particularly useful in verification environments.\n",
    "\n",
    "These features work together to create scalable, maintainable, and reusable SystemVerilog designs that can handle complex digital systems efficiently."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
