// Seed: 862346583
module module_0 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5
    , id_8,
    input uwire id_6
);
  wire id_9;
  wire id_10;
  assign module_1.id_6 = 0;
  assign id_8 = 1'b0;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    input uwire id_15
    , id_18,
    input tri0 id_16
);
  assign id_18 = 1;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_6,
      id_4,
      id_13,
      id_2,
      id_4
  );
endmodule
