// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VectorFloatDividerR64(
  input         clock,
  input         reset,
  input         io_start_valid_i,
  output        io_start_ready_o,
  input         io_flush_i,
  input  [1:0]  io_fp_format_i,
  input  [63:0] io_opa_i,
  input  [63:0] io_opb_i,
  input  [2:0]  io_rm_i,
  output        io_finish_valid_o,
  input         io_finish_ready_i,
  output [63:0] io_fpdiv_res_o,
  output [19:0] io_fflags_o
);

  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_0_0;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_0_1;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_0_2;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_1_0;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_1_1;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_1_2;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_2_0;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_2_1;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_2_2;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_3_0;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_3_1;
  wire [4:0]   _u_r64_block_vector_io_nxt_quo_dig_o_3_2;
  wire [71:0]  _u_r64_block_vector_io_nxt_f_r_s_o_2;
  wire [71:0]  _u_r64_block_vector_io_nxt_f_r_c_o_2;
  wire [5:0]   _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_0;
  wire [5:0]   _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_1;
  wire [5:0]   _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_2;
  wire [5:0]   _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_3;
  wire [6:0]   _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_0;
  wire [6:0]   _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_1;
  wire [6:0]   _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_2;
  wire [6:0]   _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_3;
  wire [10:0]  _U_Left_Shift_opb_f16_3_io_lshift_result;
  wire [3:0]   _U_Left_Shift_opb_f16_3_io_lzd_result;
  wire [10:0]  _U_Left_Shift_opa_f16_3_io_lshift_result;
  wire [3:0]   _U_Left_Shift_opa_f16_3_io_lzd_result;
  wire [10:0]  _U_Left_Shift_opb_f16_2_io_lshift_result;
  wire [3:0]   _U_Left_Shift_opb_f16_2_io_lzd_result;
  wire [10:0]  _U_Left_Shift_opa_f16_2_io_lshift_result;
  wire [3:0]   _U_Left_Shift_opa_f16_2_io_lzd_result;
  wire [23:0]  _U_Left_Shift_opb_f32_1_io_lshift_result;
  wire [4:0]   _U_Left_Shift_opb_f32_1_io_lzd_result;
  wire [23:0]  _U_Left_Shift_opa_f32_1_io_lshift_result;
  wire [4:0]   _U_Left_Shift_opa_f32_1_io_lzd_result;
  wire [52:0]  _U_Left_Shift_opb_f64_0_io_lshift_result;
  wire [5:0]   _U_Left_Shift_opb_f64_0_io_lzd_result;
  wire [52:0]  _U_Left_Shift_opa_f64_0_io_lshift_result;
  wire [5:0]   _U_Left_Shift_opa_f64_0_io_lzd_result;
  wire         fp_format_is_fp16 = io_fp_format_i == 2'h1;
  wire         fp_format_is_fp32 = io_fp_format_i == 2'h2;
  reg  [5:0]   fsm_q;
  reg  [3:0]   opb_is_power_of_2_q;
  wire [10:0]  opa_exp_f64_0 =
    ((&io_fp_format_i) ? io_opa_i[62:52] : 11'h0)
    | (fp_format_is_fp32 ? {3'h0, io_opa_i[30:23]} : 11'h0)
    | (fp_format_is_fp16 ? {6'h0, io_opa_i[14:10]} : 11'h0);
  wire [7:0]   opa_exp_f32_1 =
    fp_format_is_fp32 ? io_opa_i[62:55] : {3'h0, io_opa_i[30:26]};
  wire [10:0]  opb_exp_f64_0 =
    ((&io_fp_format_i) ? io_opb_i[62:52] : 11'h0)
    | (fp_format_is_fp32 ? {3'h0, io_opb_i[30:23]} : 11'h0)
    | (fp_format_is_fp16 ? {6'h0, io_opb_i[14:10]} : 11'h0);
  wire [7:0]   opb_exp_f32_1 =
    fp_format_is_fp32 ? io_opb_i[62:55] : {3'h0, io_opb_i[30:26]};
  wire         opa_exp_is_zero_f64_0 = opa_exp_f64_0 == 11'h0;
  wire         opa_exp_is_zero_f32_1 = opa_exp_f32_1 == 8'h0;
  wire         opa_exp_is_zero_f16_2 = io_opa_i[46:42] == 5'h0;
  wire         opa_exp_is_zero_f16_3 = io_opa_i[62:58] == 5'h0;
  wire         opb_exp_is_zero_f64_0 = opb_exp_f64_0 == 11'h0;
  wire         opb_exp_is_zero_f32_1 = opb_exp_f32_1 == 8'h0;
  wire         opb_exp_is_zero_f16_2 = io_opb_i[46:42] == 5'h0;
  wire         opb_exp_is_zero_f16_3 = io_opb_i[62:58] == 5'h0;
  wire [51:0]  opa_frac_f64_0 =
    ((&io_fp_format_i) ? io_opa_i[51:0] : 52'h0)
    | (fp_format_is_fp32 ? {io_opa_i[22:0], 29'h0} : 52'h0)
    | (fp_format_is_fp16 ? {io_opa_i[9:0], 42'h0} : 52'h0);
  wire [22:0]  opa_frac_f32_1 =
    fp_format_is_fp32 ? io_opa_i[54:32] : {io_opa_i[25:16], 13'h0};
  wire [51:0]  opb_frac_f64_0 =
    ((&io_fp_format_i) ? io_opb_i[51:0] : 52'h0)
    | (fp_format_is_fp32 ? {io_opb_i[22:0], 29'h0} : 52'h0)
    | (fp_format_is_fp16 ? {io_opb_i[9:0], 42'h0} : 52'h0);
  wire [22:0]  opb_frac_f32_1 =
    fp_format_is_fp32 ? io_opb_i[54:32] : {io_opb_i[25:16], 13'h0};
  reg  [2:0]   fp_format_onehot_q;
  reg  [2:0]   rm_q;
  reg  [3:0]   out_sign_q;
  reg  [3:0]   res_is_nan_q;
  reg  [3:0]   res_is_inf_q;
  reg  [3:0]   res_is_exact_zero_q;
  reg  [3:0]   op_invalid_div_q;
  reg  [3:0]   divided_by_zero_q;
  reg  [12:0]  out_exp_diff_q_f64_0;
  reg  [9:0]   out_exp_diff_q_f32_1;
  reg  [6:0]   out_exp_diff_q_f16_2;
  reg  [6:0]   out_exp_diff_q_f16_3;
  wire         res_is_denormal_f64_0 =
    out_exp_diff_q_f64_0[11:0] == 12'h0 | out_exp_diff_q_f64_0[12];
  wire         res_is_denormal_f32_1 =
    out_exp_diff_q_f32_1[8:0] == 9'h0 | out_exp_diff_q_f32_1[9];
  wire         res_is_denormal_f16_2 =
    out_exp_diff_q_f16_2[5:0] == 6'h0 | out_exp_diff_q_f16_2[6];
  wire         res_is_denormal_f16_3 =
    out_exp_diff_q_f16_3[5:0] == 6'h0 | out_exp_diff_q_f16_3[6];
  reg  [3:0]   iter_num_q;
  wire [52:0]  opa_frac_pre_shifted_f64_0 = {1'h0, opa_frac_f64_0};
  wire [52:0]  opb_frac_pre_shifted_f64_0 = {1'h0, opb_frac_f64_0};
  wire [23:0]  opa_frac_pre_shifted_f32_1 = {1'h0, opa_frac_f32_1};
  wire [23:0]  opb_frac_pre_shifted_f32_1 = {1'h0, opb_frac_f32_1};
  wire [10:0]  opa_frac_pre_shifted_f16_2 = {1'h0, io_opa_i[41:32]};
  wire [10:0]  opb_frac_pre_shifted_f16_2 = {1'h0, io_opb_i[41:32]};
  wire [10:0]  opa_frac_pre_shifted_f16_3 = {1'h0, io_opa_i[57:48]};
  wire [10:0]  opb_frac_pre_shifted_f16_3 = {1'h0, io_opb_i[57:48]};
  reg  [53:0]  quo_iter_q_f64_0;
  reg  [24:0]  quo_iter_q_f32_1;
  reg  [11:0]  quo_iter_q_f16_2;
  reg  [11:0]  quo_iter_q_f16_3;
  reg  [53:0]  quo_m1_iter_q_f64_0;
  reg  [24:0]  quo_m1_iter_q_f32_1;
  reg  [11:0]  quo_m1_iter_q_f16_2;
  reg  [11:0]  quo_m1_iter_q_f16_3;
  reg  [59:0]  frac_divisor_q_60bit;
  wire [56:0]  frac_divisor_q_f64_0 =
    (fp_format_onehot_q[2] ? frac_divisor_q_60bit[59:3] : 57'h0)
    | (fp_format_onehot_q[1] ? {frac_divisor_q_60bit[29:2], 29'h0} : 57'h0)
    | (fp_format_onehot_q[0] ? {frac_divisor_q_60bit[14:0], 42'h0} : 57'h0);
  wire [27:0]  frac_divisor_q_f32_1 =
    fp_format_onehot_q[1]
      ? frac_divisor_q_60bit[59:32]
      : {frac_divisor_q_60bit[29:15], 13'h0};
  reg  [5:0]   nr_f_r_6b_for_nxt_cycle_s0_qds_q_f64_0;
  reg  [5:0]   nr_f_r_6b_for_nxt_cycle_s0_qds_q_f32_1;
  reg  [5:0]   nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_2;
  reg  [5:0]   nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_3;
  reg  [6:0]   nr_f_r_7b_for_nxt_cycle_s1_qds_q_f64_0;
  reg  [6:0]   nr_f_r_7b_for_nxt_cycle_s1_qds_q_f32_1;
  reg  [6:0]   nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_2;
  reg  [6:0]   nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_3;
  reg  [71:0]  f_r_s_q_72bit;
  reg  [71:0]  f_r_c_q_72bit;
  reg  [4:0]   prev_quo_dig_q_f64_0;
  reg  [4:0]   prev_quo_dig_q_f32_1;
  reg  [4:0]   prev_quo_dig_q_f16_2;
  reg  [4:0]   prev_quo_dig_q_f16_3;
  wire [54:0]  _GEN = {55{prev_quo_dig_q_f64_0[0]}};
  wire [54:0]  _GEN_0 = {55{prev_quo_dig_q_f64_0[1]}};
  wire [54:0]  _GEN_1 = {quo_iter_q_f64_0[52:0], 2'h1};
  wire [54:0]  _GEN_2 = {55{prev_quo_dig_q_f64_0[2]}};
  wire [54:0]  _GEN_3 = {quo_iter_q_f64_0[52:0], 2'h0};
  wire [54:0]  _GEN_4 = {55{prev_quo_dig_q_f64_0[3]}};
  wire [54:0]  _GEN_5 = {quo_m1_iter_q_f64_0[52:0], 2'h3};
  wire [54:0]  _GEN_6 = {55{prev_quo_dig_q_f64_0[4]}};
  wire [54:0]  _GEN_7 = {quo_m1_iter_q_f64_0[52:0], 2'h2};
  wire [54:0]  nxt_quo_iter_f64_0_0 =
    _GEN & {quo_iter_q_f64_0[52:0], 2'h2} | _GEN_0 & _GEN_1 | _GEN_2 & _GEN_3 | _GEN_4
    & _GEN_5 | _GEN_6 & _GEN_7;
  wire [25:0]  nxt_quo_iter_f32_1_0 =
    {26{prev_quo_dig_q_f32_1[0]}} & {quo_iter_q_f32_1[23:0], 2'h2}
    | {26{prev_quo_dig_q_f32_1[1]}} & {quo_iter_q_f32_1[23:0], 2'h1}
    | {26{prev_quo_dig_q_f32_1[2]}} & {quo_iter_q_f32_1[23:0], 2'h0}
    | {26{prev_quo_dig_q_f32_1[3]}} & {quo_m1_iter_q_f32_1[23:0], 2'h3}
    | {26{prev_quo_dig_q_f32_1[4]}} & {quo_m1_iter_q_f32_1[23:0], 2'h2};
  wire [13:0]  nxt_quo_iter_f16_2_0 =
    {14{prev_quo_dig_q_f16_2[0]}} & {quo_iter_q_f16_2, 2'h2}
    | {14{prev_quo_dig_q_f16_2[1]}} & {quo_iter_q_f16_2, 2'h1}
    | {14{prev_quo_dig_q_f16_2[2]}} & {quo_iter_q_f16_2, 2'h0}
    | {14{prev_quo_dig_q_f16_2[3]}} & {quo_m1_iter_q_f16_2, 2'h3}
    | {14{prev_quo_dig_q_f16_2[4]}} & {quo_m1_iter_q_f16_2, 2'h2};
  wire [13:0]  nxt_quo_iter_f16_3_0 =
    {14{prev_quo_dig_q_f16_3[0]}} & {quo_iter_q_f16_3, 2'h2}
    | {14{prev_quo_dig_q_f16_3[1]}} & {quo_iter_q_f16_3, 2'h1}
    | {14{prev_quo_dig_q_f16_3[2]}} & {quo_iter_q_f16_3, 2'h0}
    | {14{prev_quo_dig_q_f16_3[3]}} & {quo_m1_iter_q_f16_3, 2'h3}
    | {14{prev_quo_dig_q_f16_3[4]}} & {quo_m1_iter_q_f16_3, 2'h2};
  wire [54:0]  nxt_quo_m1_iter_f64_0_0 =
    _GEN & _GEN_1 | _GEN_0 & _GEN_3 | _GEN_2 & _GEN_5 | _GEN_4 & _GEN_7 | _GEN_6
    & {quo_m1_iter_q_f64_0[52:0], 2'h1};
  wire [25:0]  nxt_quo_m1_iter_f32_1_0 =
    {26{prev_quo_dig_q_f32_1[0]}} & {quo_iter_q_f32_1[23:0], 2'h1}
    | {26{prev_quo_dig_q_f32_1[1]}} & {quo_iter_q_f32_1[23:0], 2'h0}
    | {26{prev_quo_dig_q_f32_1[2]}} & {quo_m1_iter_q_f32_1[23:0], 2'h3}
    | {26{prev_quo_dig_q_f32_1[3]}} & {quo_m1_iter_q_f32_1[23:0], 2'h2}
    | {26{prev_quo_dig_q_f32_1[4]}} & {quo_m1_iter_q_f32_1[23:0], 2'h1};
  wire [13:0]  nxt_quo_m1_iter_f16_2_0 =
    {14{prev_quo_dig_q_f16_2[0]}} & {quo_iter_q_f16_2, 2'h1}
    | {14{prev_quo_dig_q_f16_2[1]}} & {quo_iter_q_f16_2, 2'h0}
    | {14{prev_quo_dig_q_f16_2[2]}} & {quo_m1_iter_q_f16_2, 2'h3}
    | {14{prev_quo_dig_q_f16_2[3]}} & {quo_m1_iter_q_f16_2, 2'h2}
    | {14{prev_quo_dig_q_f16_2[4]}} & {quo_m1_iter_q_f16_2, 2'h1};
  wire [13:0]  nxt_quo_m1_iter_f16_3_0 =
    {14{prev_quo_dig_q_f16_3[0]}} & {quo_iter_q_f16_3, 2'h1}
    | {14{prev_quo_dig_q_f16_3[1]}} & {quo_iter_q_f16_3, 2'h0}
    | {14{prev_quo_dig_q_f16_3[2]}} & {quo_m1_iter_q_f16_3, 2'h3}
    | {14{prev_quo_dig_q_f16_3[3]}} & {quo_m1_iter_q_f16_3, 2'h2}
    | {14{prev_quo_dig_q_f16_3[4]}} & {quo_m1_iter_q_f16_3, 2'h1};
  wire [59:0]  nr_f_r_s_f64_0 =
    (fp_format_onehot_q[2] ? f_r_s_q_72bit[71:12] : 60'h0)
    | (fp_format_onehot_q[1] ? {f_r_s_q_72bit[35:5], 29'h0} : 60'h0)
    | (fp_format_onehot_q[0] ? {f_r_s_q_72bit[17:0], 42'h0} : 60'h0);
  wire [59:0]  nr_f_r_c_f64_0 =
    (fp_format_onehot_q[2] ? f_r_c_q_72bit[71:12] : 60'h0)
    | (fp_format_onehot_q[1] ? {f_r_c_q_72bit[35:5], 29'h0} : 60'h0)
    | (fp_format_onehot_q[0] ? {f_r_c_q_72bit[17:0], 42'h0} : 60'h0);
  wire [30:0]  nr_f_r_s_f32_1 =
    fp_format_onehot_q[1] ? f_r_s_q_72bit[71:41] : {f_r_s_q_72bit[35:18], 13'h0};
  wire [30:0]  nr_f_r_c_f32_1 =
    fp_format_onehot_q[1] ? f_r_c_q_72bit[71:41] : {f_r_c_q_72bit[35:18], 13'h0};
  wire [59:0]  _nr_f_r_f64_0_T = 60'(nr_f_r_s_f64_0 + nr_f_r_c_f64_0);
  wire [30:0]  _nr_f_r_f32_1_T = 31'(nr_f_r_s_f32_1 + nr_f_r_c_f32_1);
  wire [17:0]  _nr_f_r_f16_2_T_2 = 18'(f_r_s_q_72bit[53:36] + f_r_c_q_72bit[53:36]);
  wire [17:0]  _nr_f_r_f16_3_T_2 = 18'(f_r_s_q_72bit[71:54] + f_r_c_q_72bit[71:54]);
  wire         rem_is_not_zero_f64_0 =
    ~(opb_is_power_of_2_q[0])
    & (_nr_f_r_f64_0_T[59]
       | (nr_f_r_s_f64_0[58:1]
          ^ nr_f_r_c_f64_0[58:1]) != (nr_f_r_s_f64_0[57:0] | nr_f_r_c_f64_0[57:0]));
  wire         rem_is_not_zero_f32_1 =
    ~(opb_is_power_of_2_q[1])
    & (_nr_f_r_f32_1_T[30]
       | (nr_f_r_s_f32_1[29:1]
          ^ nr_f_r_c_f32_1[29:1]) != (nr_f_r_s_f32_1[28:0] | nr_f_r_c_f32_1[28:0]));
  wire         rem_is_not_zero_f16_2 =
    ~(opb_is_power_of_2_q[2])
    & (_nr_f_r_f16_2_T_2[17]
       | (f_r_s_q_72bit[52:37]
          ^ f_r_c_q_72bit[52:37]) != (f_r_s_q_72bit[51:36] | f_r_c_q_72bit[51:36]));
  wire         rem_is_not_zero_f16_3 =
    ~(opb_is_power_of_2_q[3])
    & (_nr_f_r_f16_3_T_2[17]
       | (f_r_s_q_72bit[70:55]
          ^ f_r_c_q_72bit[70:55]) != (f_r_s_q_72bit[69:54] | f_r_c_q_72bit[69:54]));
  wire [53:0]  quo_pre_shift_f64_0 =
    opb_is_power_of_2_q[0]
      ? {quo_iter_q_f64_0[52:0], 1'h0}
      : {nxt_quo_iter_f64_0_0[54:26],
         fp_format_onehot_q[1] ? nxt_quo_iter_f64_0_0[24:0] : nxt_quo_iter_f64_0_0[25:1]};
  wire [24:0]  quo_pre_shift_f32_1 =
    opb_is_power_of_2_q[1]
      ? {quo_iter_q_f32_1[23:0], 1'h0}
      : fp_format_onehot_q[1] ? nxt_quo_iter_f32_1_0[24:0] : nxt_quo_iter_f32_1_0[25:1];
  wire [12:0]  quo_pre_shift_f16_2 =
    opb_is_power_of_2_q[2]
      ? {1'h0, quo_iter_q_f16_2[10:0], 1'h0}
      : nxt_quo_iter_f16_2_0[13:1];
  wire [12:0]  quo_pre_shift_f16_3 =
    opb_is_power_of_2_q[3]
      ? {1'h0, quo_iter_q_f16_3[10:0], 1'h0}
      : nxt_quo_iter_f16_3_0[13:1];
  wire [24:0]  _quo_m1_pre_shift_f64_0_T_3 =
    fp_format_onehot_q[1] ? nxt_quo_m1_iter_f64_0_0[24:0] : nxt_quo_m1_iter_f64_0_0[25:1];
  wire [24:0]  quo_m1_pre_shift_f32_1 =
    fp_format_onehot_q[1] ? nxt_quo_m1_iter_f32_1_0[24:0] : nxt_quo_m1_iter_f32_1_0[25:1];
  wire [12:0]  _r_shift_num_pre_minus_limit_f64_0_T = 13'(13'h1 - out_exp_diff_q_f64_0);
  wire [9:0]   _r_shift_num_pre_f32_1_T = 10'(10'h1 - out_exp_diff_q_f32_1);
  wire [6:0]   _r_shift_num_pre_f16_2_T = 7'(7'h1 - out_exp_diff_q_f16_2);
  wire [6:0]   _r_shift_num_pre_f16_3_T = 7'(7'h1 - out_exp_diff_q_f16_3);
  wire [4:0]   _GEN_8 = fp_format_onehot_q[2] ? 5'h16 : 5'h0;
  wire [4:0]   _GEN_9 = _GEN_8 | (fp_format_onehot_q[1] ? 5'h19 : 5'h0);
  wire [12:0]  _r_shift_num_pre_minus_limit_f64_0_T_11 =
    13'(_r_shift_num_pre_minus_limit_f64_0_T
        - {7'h0,
           fp_format_onehot_q[2],
           _GEN_9[4],
           _GEN_9[3:0] | (fp_format_onehot_q[0] ? 4'hD : 4'h0)});
  wire [9:0]   _r_shift_num_pre_minus_limit_f32_1_T_4 =
    10'(10'(10'h1 - out_exp_diff_q_f32_1) - {5'h0, fp_format_onehot_q[1] ? 5'h19 : 5'hD});
  wire [6:0]   _r_shift_num_pre_minus_limit_f16_2_T_2 =
    7'(7'(7'h1 - out_exp_diff_q_f16_2) - 7'hD);
  wire [6:0]   _r_shift_num_pre_minus_limit_f16_3_T_2 =
    7'(7'(7'h1 - out_exp_diff_q_f16_3) - 7'hD);
  wire [4:0]   _GEN_10 = _GEN_8 | (fp_format_onehot_q[1] ? 5'h19 : 5'h0);
  wire [107:0] _GEN_11 =
    {102'h0,
     _r_shift_num_pre_minus_limit_f64_0_T[12]
       ? 6'h0
       : _r_shift_num_pre_minus_limit_f64_0_T_11[12]
           ? _r_shift_num_pre_minus_limit_f64_0_T[5:0]
           : {fp_format_onehot_q[2],
              _GEN_10[4],
              _GEN_10[3:0] | (fp_format_onehot_q[0] ? 4'hD : 4'h0)}};
  wire [107:0] quo_r_shifted_f64_0 = {quo_pre_shift_f64_0, 54'h0} >> _GEN_11;
  wire [49:0]  _GEN_12 =
    {45'h0,
     _r_shift_num_pre_f32_1_T[9]
       ? 5'h0
       : _r_shift_num_pre_minus_limit_f32_1_T_4[9]
           ? _r_shift_num_pre_f32_1_T[4:0]
           : fp_format_onehot_q[1] ? 5'h19 : 5'hD};
  wire [49:0]  quo_r_shifted_f32_1 = {quo_pre_shift_f32_1, 25'h0} >> _GEN_12;
  wire [25:0]  _GEN_13 =
    {22'h0,
     _r_shift_num_pre_f16_2_T[6]
       ? 4'h0
       : _r_shift_num_pre_minus_limit_f16_2_T_2[6]
           ? _r_shift_num_pre_f16_2_T[3:0]
           : 4'hD};
  wire [25:0]  quo_r_shifted_f16_2 = {quo_pre_shift_f16_2, 13'h0} >> _GEN_13;
  wire [25:0]  _GEN_14 =
    {22'h0,
     _r_shift_num_pre_f16_3_T[6]
       ? 4'h0
       : _r_shift_num_pre_minus_limit_f16_3_T_2[6]
           ? _r_shift_num_pre_f16_3_T[3:0]
           : 4'hD};
  wire [25:0]  quo_r_shifted_f16_3 = {quo_pre_shift_f16_3, 13'h0} >> _GEN_14;
  wire [107:0] quo_m1_r_shifted_f64_0 =
    {nxt_quo_m1_iter_f64_0_0[54:26], _quo_m1_pre_shift_f64_0_T_3, 54'h0} >> _GEN_11;
  wire [49:0]  quo_m1_r_shifted_f32_1 = {quo_m1_pre_shift_f32_1, 25'h0} >> _GEN_12;
  wire [25:0]  quo_m1_r_shifted_f16_2 = {nxt_quo_m1_iter_f16_2_0[13:1], 13'h0} >> _GEN_13;
  wire [25:0]  quo_m1_r_shifted_f16_3 = {nxt_quo_m1_iter_f16_3_0[13:1], 13'h0} >> _GEN_14;
  wire         select_quo_m1_f64_0 = _nr_f_r_f64_0_T[59] & ~(opb_is_power_of_2_q[0]);
  wire         select_quo_m1_f32_1 = _nr_f_r_f32_1_T[30] & ~(opb_is_power_of_2_q[1]);
  wire         select_quo_m1_f16_2 = _nr_f_r_f16_2_T_2[17] & ~(opb_is_power_of_2_q[2]);
  wire         select_quo_m1_f16_3 = _nr_f_r_f16_3_T_2[17] & ~(opb_is_power_of_2_q[3]);
  wire [52:0]  correct_quo_r_shifted_f64_0 =
    select_quo_m1_f64_0 ? quo_m1_r_shifted_f64_0[106:54] : quo_r_shifted_f64_0[106:54];
  wire [23:0]  correct_quo_r_shifted_f32_1 =
    select_quo_m1_f32_1 ? quo_m1_r_shifted_f32_1[48:25] : quo_r_shifted_f32_1[48:25];
  wire [10:0]  _correct_quo_r_shifted_f16_2_T_2 =
    select_quo_m1_f16_2 ? quo_m1_r_shifted_f16_2[23:13] : quo_r_shifted_f16_2[23:13];
  wire [10:0]  _correct_quo_r_shifted_f16_3_T_2 =
    select_quo_m1_f16_3 ? quo_m1_r_shifted_f16_3[23:13] : quo_r_shifted_f16_3[23:13];
  wire [53:0]  sticky_without_rem_f64_0 =
    select_quo_m1_f64_0 ? quo_m1_r_shifted_f64_0[53:0] : quo_r_shifted_f64_0[53:0];
  wire [24:0]  sticky_without_rem_f32_1 =
    select_quo_m1_f32_1 ? quo_m1_r_shifted_f32_1[24:0] : quo_r_shifted_f32_1[24:0];
  wire [12:0]  sticky_without_rem_f16_2 =
    select_quo_m1_f16_2 ? quo_m1_r_shifted_f16_2[12:0] : quo_r_shifted_f16_2[12:0];
  wire [12:0]  sticky_without_rem_f16_3 =
    select_quo_m1_f16_3 ? quo_m1_r_shifted_f16_3[12:0] : quo_r_shifted_f16_3[12:0];
  wire [51:0]  quo_pre_inc_f64_0 =
    fsm_q[4]
      ? {quo_pre_shift_f64_0[52:25],
         ~(fp_format_onehot_q[1]) & quo_pre_shift_f64_0[24],
         quo_pre_shift_f64_0[23:12],
         ~(fp_format_onehot_q[0]) & quo_pre_shift_f64_0[11],
         quo_pre_shift_f64_0[10:1]}
      : {quo_m1_iter_q_f64_0[52:25],
         ~(fp_format_onehot_q[1]) & quo_m1_iter_q_f64_0[24],
         quo_m1_iter_q_f64_0[23:12],
         ~(fp_format_onehot_q[0]) & quo_m1_iter_q_f64_0[11],
         quo_m1_iter_q_f64_0[10:1]};
  wire [22:0]  quo_pre_inc_f32_1 =
    fsm_q[4]
      ? {quo_pre_shift_f32_1[23:12],
         ~(fp_format_onehot_q[0]) & quo_pre_shift_f32_1[11],
         quo_pre_shift_f32_1[10:1]}
      : {quo_m1_iter_q_f32_1[23:12],
         ~(fp_format_onehot_q[0]) & quo_m1_iter_q_f32_1[11],
         quo_m1_iter_q_f32_1[10:1]};
  wire [9:0]   quo_pre_inc_f16_2 =
    fsm_q[4] ? quo_pre_shift_f16_2[10:1] : quo_m1_iter_q_f16_2[10:1];
  wire [9:0]   quo_pre_inc_f16_3 =
    fsm_q[4] ? quo_pre_shift_f16_3[10:1] : quo_m1_iter_q_f16_3[10:1];
  wire [52:0]  _quo_inc_res_f64_0_T_3 = 53'({1'h0, quo_pre_inc_f64_0} + 53'h1);
  wire [23:0]  _quo_inc_res_f32_1_T_3 = 24'({1'h0, quo_pre_inc_f32_1} + 24'h1);
  wire [10:0]  _quo_inc_res_f16_2_T_3 = 11'({1'h0, quo_pre_inc_f16_2} + 11'h1);
  wire [10:0]  _quo_inc_res_f16_3_T_3 = 11'({1'h0, quo_pre_inc_f16_3} + 11'h1);
  wire         round_bit_quo_f64_0 =
    fsm_q[4] | ~res_is_denormal_f64_0 ? quo_pre_shift_f64_0[0] : quo_m1_iter_q_f64_0[0];
  wire         round_bit_quo_f32_1 =
    fsm_q[4] | ~res_is_denormal_f32_1 ? quo_pre_shift_f32_1[0] : quo_m1_iter_q_f32_1[0];
  wire         round_bit_quo_f16_2 =
    fsm_q[4] | ~res_is_denormal_f16_2 ? quo_pre_shift_f16_2[0] : quo_m1_iter_q_f16_2[0];
  wire         round_bit_quo_f16_3 =
    fsm_q[4] | ~res_is_denormal_f16_3 ? quo_pre_shift_f16_3[0] : quo_m1_iter_q_f16_3[0];
  wire         sticky_bit_quo_f64_0 =
    fsm_q[4] | ~res_is_denormal_f64_0
      ? rem_is_not_zero_f64_0
      : quo_m1_iter_q_f64_0[53] | (|frac_divisor_q_f64_0);
  wire         sticky_bit_quo_f32_1 =
    fsm_q[4] | ~res_is_denormal_f32_1
      ? rem_is_not_zero_f32_1
      : quo_m1_iter_q_f32_1[24] | (|(frac_divisor_q_f32_1[24:0]));
  wire         sticky_bit_quo_f16_2 =
    fsm_q[4] | ~res_is_denormal_f16_2
      ? rem_is_not_zero_f16_2
      : quo_m1_iter_q_f16_2[11] | (|(frac_divisor_q_60bit[44:30]));
  wire         sticky_bit_quo_f16_3 =
    fsm_q[4] | ~res_is_denormal_f16_3
      ? rem_is_not_zero_f16_3
      : quo_m1_iter_q_f16_3[11] | (|(frac_divisor_q_60bit[59:45]));
  wire         _overflow_to_inf_f16_3_T = rm_q == 3'h0;
  wire         _overflow_to_inf_f16_3_T_8 = rm_q == 3'h2;
  wire         inexact_quo_f64_0 = round_bit_quo_f64_0 | sticky_bit_quo_f64_0;
  wire         _overflow_to_inf_f16_3_T_3 = rm_q == 3'h3;
  wire         _overflow_to_inf_f16_3_T_1 = rm_q == 3'h4;
  wire         inexact_quo_f32_1 = round_bit_quo_f32_1 | sticky_bit_quo_f32_1;
  wire         inexact_quo_f16_2 = round_bit_quo_f16_2 | sticky_bit_quo_f16_2;
  wire         inexact_quo_f16_3 = round_bit_quo_f16_3 | sticky_bit_quo_f16_3;
  wire         sticky_correct_f64_0 =
    select_quo_m1_f64_0 | (|(sticky_without_rem_f64_0[52:0])) | rem_is_not_zero_f64_0;
  wire         sticky_correct_f32_1 =
    select_quo_m1_f32_1 | (|(sticky_without_rem_f32_1[23:0])) | rem_is_not_zero_f32_1;
  wire         sticky_correct_f16_2 =
    select_quo_m1_f16_2 | (|(sticky_without_rem_f16_2[11:0])) | rem_is_not_zero_f16_2;
  wire         sticky_correct_f16_3 =
    select_quo_m1_f16_3 | (|(sticky_without_rem_f16_3[11:0])) | rem_is_not_zero_f16_3;
  wire         _test_uf_need_rup_correct_f64_0_T_12 =
    sticky_without_rem_f64_0[53] | sticky_correct_f64_0;
  wire         _test_uf_need_rup_correct_f32_1_T_12 =
    sticky_without_rem_f32_1[24] | sticky_correct_f32_1;
  wire         _test_uf_need_rup_correct_f16_2_T_12 =
    sticky_without_rem_f16_2[12] | sticky_correct_f16_2;
  wire         _test_uf_need_rup_correct_f16_3_T_12 =
    sticky_without_rem_f16_3[12] | sticky_correct_f16_3;
  wire [52:0]  quo_rounded_f64_0 =
    _overflow_to_inf_f16_3_T
    & (round_bit_quo_f64_0 & sticky_bit_quo_f64_0
       | (fsm_q[4] | ~res_is_denormal_f64_0
            ? quo_pre_shift_f64_0[1]
            : quo_m1_iter_q_f64_0[1]) & round_bit_quo_f64_0) | _overflow_to_inf_f16_3_T_8
    & inexact_quo_f64_0 & out_sign_q[0] | _overflow_to_inf_f16_3_T_3 & inexact_quo_f64_0
    & ~(out_sign_q[0]) | _overflow_to_inf_f16_3_T_1 & round_bit_quo_f64_0
      ? _quo_inc_res_f64_0_T_3
      : {1'h0, quo_pre_inc_f64_0};
  wire [23:0]  quo_rounded_f32_1 =
    _overflow_to_inf_f16_3_T
    & (round_bit_quo_f32_1 & sticky_bit_quo_f32_1
       | (fsm_q[4] | ~res_is_denormal_f32_1
            ? quo_pre_shift_f32_1[1]
            : quo_m1_iter_q_f32_1[1]) & round_bit_quo_f32_1) | _overflow_to_inf_f16_3_T_8
    & inexact_quo_f32_1 & out_sign_q[1] | _overflow_to_inf_f16_3_T_3 & inexact_quo_f32_1
    & ~(out_sign_q[1]) | _overflow_to_inf_f16_3_T_1 & round_bit_quo_f32_1
      ? _quo_inc_res_f32_1_T_3
      : {1'h0, quo_pre_inc_f32_1};
  wire [10:0]  quo_rounded_f16_2 =
    _overflow_to_inf_f16_3_T
    & (round_bit_quo_f16_2 & sticky_bit_quo_f16_2
       | (fsm_q[4] | ~res_is_denormal_f16_2
            ? quo_pre_shift_f16_2[1]
            : quo_m1_iter_q_f16_2[1]) & round_bit_quo_f16_2) | _overflow_to_inf_f16_3_T_8
    & inexact_quo_f16_2 & out_sign_q[2] | _overflow_to_inf_f16_3_T_3 & inexact_quo_f16_2
    & ~(out_sign_q[2]) | _overflow_to_inf_f16_3_T_1 & round_bit_quo_f16_2
      ? _quo_inc_res_f16_2_T_3
      : {1'h0, quo_pre_inc_f16_2};
  wire [10:0]  quo_rounded_f16_3 =
    _overflow_to_inf_f16_3_T
    & (round_bit_quo_f16_3 & sticky_bit_quo_f16_3
       | (fsm_q[4] | ~res_is_denormal_f16_3
            ? quo_pre_shift_f16_3[1]
            : quo_m1_iter_q_f16_3[1]) & round_bit_quo_f16_3) | _overflow_to_inf_f16_3_T_8
    & inexact_quo_f16_3 & out_sign_q[3] | _overflow_to_inf_f16_3_T_3 & inexact_quo_f16_3
    & ~(out_sign_q[3]) | _overflow_to_inf_f16_3_T_1 & round_bit_quo_f16_3
      ? _quo_inc_res_f16_3_T_3
      : {1'h0, quo_pre_inc_f16_3};
  wire         inexact_f64_0 =
    (fsm_q[4] | ~res_is_denormal_f64_0) & select_quo_m1_f64_0 | inexact_quo_f64_0;
  wire         inexact_f32_1 =
    (fsm_q[4] | ~res_is_denormal_f32_1) & select_quo_m1_f32_1 | inexact_quo_f32_1;
  wire         inexact_f16_2 =
    (fsm_q[4] | ~res_is_denormal_f16_2) & select_quo_m1_f16_2 | inexact_quo_f16_2;
  wire         inexact_f16_3 =
    (fsm_q[4] | ~res_is_denormal_f16_3) & select_quo_m1_f16_3 | inexact_quo_f16_3;
  wire [51:0]  frac_rounded_post_0_f64_0 =
    select_quo_m1_f64_0
      ? (_overflow_to_inf_f16_3_T
         & (_quo_m1_pre_shift_f64_0_T_3[0] | _quo_m1_pre_shift_f64_0_T_3[1]
            & _quo_m1_pre_shift_f64_0_T_3[0]) | _overflow_to_inf_f16_3_T_8 & out_sign_q[0]
         | _overflow_to_inf_f16_3_T_3 & ~(out_sign_q[0]) | _overflow_to_inf_f16_3_T_1
         & _quo_m1_pre_shift_f64_0_T_3[0]
           ? (quo_pre_inc_f64_0[0] == _quo_m1_pre_shift_f64_0_T_3[1]
                ? _quo_inc_res_f64_0_T_3[51:0]
                : quo_pre_inc_f64_0)
           : {nxt_quo_m1_iter_f64_0_0[53:26],
              ~(fp_format_onehot_q[1]) & _quo_m1_pre_shift_f64_0_T_3[24],
              _quo_m1_pre_shift_f64_0_T_3[23:12],
              ~(fp_format_onehot_q[0]) & _quo_m1_pre_shift_f64_0_T_3[11],
              _quo_m1_pre_shift_f64_0_T_3[10:1]})
      : quo_rounded_f64_0[51:0];
  wire [22:0]  frac_rounded_post_0_f32_1 =
    select_quo_m1_f32_1
      ? (_overflow_to_inf_f16_3_T
         & (quo_m1_pre_shift_f32_1[0] | quo_m1_pre_shift_f32_1[1]
            & quo_m1_pre_shift_f32_1[0]) | _overflow_to_inf_f16_3_T_8 & out_sign_q[1]
         | _overflow_to_inf_f16_3_T_3 & ~(out_sign_q[1]) | _overflow_to_inf_f16_3_T_1
         & quo_m1_pre_shift_f32_1[0]
           ? (quo_pre_inc_f32_1[0] == quo_m1_pre_shift_f32_1[1]
                ? _quo_inc_res_f32_1_T_3[22:0]
                : quo_pre_inc_f32_1)
           : {quo_m1_pre_shift_f32_1[23:12],
              ~(fp_format_onehot_q[0]) & quo_m1_pre_shift_f32_1[11],
              quo_m1_pre_shift_f32_1[10:1]})
      : quo_rounded_f32_1[22:0];
  wire         carry_after_round_f64_0 =
    fp_format_onehot_q[0]
      ? quo_rounded_f64_0[10]
      : fp_format_onehot_q[1] ? quo_rounded_f64_0[23] : quo_rounded_f64_0[52];
  wire         carry_after_round_f32_1 =
    fp_format_onehot_q[0] ? quo_rounded_f32_1[10] : quo_rounded_f32_1[23];
  wire         overflow_f64_0 =
    out_exp_diff_q_f64_0[11:0] >= (fp_format_onehot_q[0]
                                     ? 12'h1F
                                     : fp_format_onehot_q[1] ? 12'hFF : 12'h7FF);
  wire         overflow_f32_1 =
    out_exp_diff_q_f32_1 >= (fp_format_onehot_q[0] ? 10'h1F : 10'hFF);
  wire         overflow_f16_2 = out_exp_diff_q_f16_2 > 7'h1E;
  wire         overflow_f16_3 = out_exp_diff_q_f16_3 > 7'h1E;
  wire         overflow_to_inf_f64_0 =
    _overflow_to_inf_f16_3_T | _overflow_to_inf_f16_3_T_1 | _overflow_to_inf_f16_3_T_3
    & ~(out_sign_q[0]) | _overflow_to_inf_f16_3_T_8 & out_sign_q[0];
  wire         overflow_to_inf_f32_1 =
    _overflow_to_inf_f16_3_T | _overflow_to_inf_f16_3_T_1 | _overflow_to_inf_f16_3_T_3
    & ~(out_sign_q[1]) | _overflow_to_inf_f16_3_T_8 & out_sign_q[1];
  wire         overflow_to_inf_f16_2 =
    _overflow_to_inf_f16_3_T | _overflow_to_inf_f16_3_T_1 | _overflow_to_inf_f16_3_T_3
    & ~(out_sign_q[2]) | _overflow_to_inf_f16_3_T_8 & out_sign_q[2];
  wire         overflow_to_inf_f16_3 =
    _overflow_to_inf_f16_3_T | _overflow_to_inf_f16_3_T_1 | _overflow_to_inf_f16_3_T_3
    & ~(out_sign_q[3]) | _overflow_to_inf_f16_3_T_8 & out_sign_q[3];
  wire         _out_frac_post_0_f64_0_T = overflow_f64_0 & overflow_to_inf_f64_0;
  wire [4:0]   out_exp_post_0_f16_0 =
    _out_frac_post_0_f64_0_T
      ? 5'h1F
      : overflow_f64_0 & ~overflow_to_inf_f64_0 ? 5'h1E : out_exp_diff_q_f64_0[4:0];
  wire         _out_frac_post_0_f32_1_T = overflow_f32_1 & overflow_to_inf_f32_1;
  wire [4:0]   out_exp_post_0_f16_1 =
    _out_frac_post_0_f32_1_T
      ? 5'h1F
      : overflow_f32_1 & ~overflow_to_inf_f32_1 ? 5'h1E : out_exp_diff_q_f32_1[4:0];
  wire         _out_frac_post_0_f16_2_T = overflow_f16_2 & overflow_to_inf_f16_2;
  wire [4:0]   out_exp_post_0_f16_2 =
    _out_frac_post_0_f16_2_T
      ? 5'h1F
      : overflow_f16_2 & ~overflow_to_inf_f16_2 ? 5'h1E : out_exp_diff_q_f16_2[4:0];
  wire         _out_frac_post_0_f16_3_T = overflow_f16_3 & overflow_to_inf_f16_3;
  wire [4:0]   out_exp_post_0_f16_3 =
    _out_frac_post_0_f16_3_T
      ? 5'h1F
      : overflow_f16_3 & ~overflow_to_inf_f16_3 ? 5'h1E : out_exp_diff_q_f16_3[4:0];
  wire [7:0]   out_exp_post_0_f32_0 =
    _out_frac_post_0_f64_0_T
      ? 8'hFF
      : overflow_f64_0 & ~overflow_to_inf_f64_0 ? 8'hFE : out_exp_diff_q_f64_0[7:0];
  wire [7:0]   out_exp_post_0_f32_1 =
    _out_frac_post_0_f32_1_T
      ? 8'hFF
      : overflow_f32_1 & ~overflow_to_inf_f32_1 ? 8'hFE : out_exp_diff_q_f32_1[7:0];
  wire [10:0]  out_exp_post_0_f64_0 =
    _out_frac_post_0_f64_0_T
      ? 11'h7FF
      : overflow_f64_0 & ~overflow_to_inf_f64_0 ? 11'h7FE : out_exp_diff_q_f64_0[10:0];
  wire [9:0]   out_frac_post_0_f16_0 =
    _out_frac_post_0_f64_0_T
      ? 10'h0
      : overflow_f64_0 & ~overflow_to_inf_f64_0
          ? 10'h3FF
          : frac_rounded_post_0_f64_0[9:0];
  wire [9:0]   out_frac_post_0_f16_1 =
    _out_frac_post_0_f32_1_T
      ? 10'h0
      : overflow_f32_1 & ~overflow_to_inf_f32_1
          ? 10'h3FF
          : frac_rounded_post_0_f32_1[9:0];
  wire [9:0]   out_frac_post_0_f16_2 =
    _out_frac_post_0_f16_2_T
      ? 10'h0
      : overflow_f16_2 & ~overflow_to_inf_f16_2
          ? 10'h3FF
          : select_quo_m1_f16_2
              ? (_overflow_to_inf_f16_3_T
                 & (nxt_quo_m1_iter_f16_2_0[1] | nxt_quo_m1_iter_f16_2_0[2]
                    & nxt_quo_m1_iter_f16_2_0[1]) | _overflow_to_inf_f16_3_T_8
                 & out_sign_q[2] | _overflow_to_inf_f16_3_T_3 & ~(out_sign_q[2])
                 | _overflow_to_inf_f16_3_T_1 & nxt_quo_m1_iter_f16_2_0[1]
                   ? (quo_pre_inc_f16_2[0] == nxt_quo_m1_iter_f16_2_0[2]
                        ? _quo_inc_res_f16_2_T_3[9:0]
                        : quo_pre_inc_f16_2)
                   : nxt_quo_m1_iter_f16_2_0[11:2])
              : quo_rounded_f16_2[9:0];
  wire [9:0]   out_frac_post_0_f16_3 =
    _out_frac_post_0_f16_3_T
      ? 10'h0
      : overflow_f16_3 & ~overflow_to_inf_f16_3
          ? 10'h3FF
          : select_quo_m1_f16_3
              ? (_overflow_to_inf_f16_3_T
                 & (nxt_quo_m1_iter_f16_3_0[1] | nxt_quo_m1_iter_f16_3_0[2]
                    & nxt_quo_m1_iter_f16_3_0[1]) | _overflow_to_inf_f16_3_T_8
                 & out_sign_q[3] | _overflow_to_inf_f16_3_T_3 & ~(out_sign_q[3])
                 | _overflow_to_inf_f16_3_T_1 & nxt_quo_m1_iter_f16_3_0[1]
                   ? (quo_pre_inc_f16_3[0] == nxt_quo_m1_iter_f16_3_0[2]
                        ? _quo_inc_res_f16_3_T_3[9:0]
                        : quo_pre_inc_f16_3)
                   : nxt_quo_m1_iter_f16_3_0[11:2])
              : quo_rounded_f16_3[9:0];
  wire [22:0]  out_frac_post_0_f32_0 =
    _out_frac_post_0_f64_0_T
      ? 23'h0
      : overflow_f64_0 & ~overflow_to_inf_f64_0
          ? 23'h7FFFFF
          : frac_rounded_post_0_f64_0[22:0];
  wire [22:0]  out_frac_post_0_f32_1 =
    _out_frac_post_0_f32_1_T
      ? 23'h0
      : overflow_f32_1 & ~overflow_to_inf_f32_1 ? 23'h7FFFFF : frac_rounded_post_0_f32_1;
  wire [51:0]  out_frac_post_0_f64_0 =
    _out_frac_post_0_f64_0_T
      ? 52'h0
      : overflow_f64_0 & ~overflow_to_inf_f64_0
          ? 52'hFFFFFFFFFFFFF
          : frac_rounded_post_0_f64_0;
  wire [4:0]   out_exp_post_1_f16_0 =
    res_is_denormal_f64_0 | res_is_nan_q[0] | res_is_inf_q[0] | res_is_exact_zero_q[0]
      ? (res_is_nan_q[0] | res_is_inf_q[0]
           ? 5'h1F
           : res_is_exact_zero_q[0] ? 5'h0 : {4'h0, carry_after_round_f64_0})
      : out_exp_post_0_f16_0;
  wire [7:0]   out_exp_post_1_f32_0 =
    res_is_denormal_f64_0 | res_is_nan_q[0] | res_is_inf_q[0] | res_is_exact_zero_q[0]
      ? (res_is_nan_q[0] | res_is_inf_q[0]
           ? 8'hFF
           : res_is_exact_zero_q[0] ? 8'h0 : {7'h0, carry_after_round_f64_0})
      : out_exp_post_0_f32_0;
  wire [10:0]  out_exp_post_1_f64_0 =
    res_is_denormal_f64_0 | res_is_nan_q[0] | res_is_inf_q[0] | res_is_exact_zero_q[0]
      ? (res_is_nan_q[0] | res_is_inf_q[0]
           ? 11'h7FF
           : res_is_exact_zero_q[0] ? 11'h0 : {10'h0, carry_after_round_f64_0})
      : out_exp_post_0_f64_0;
  wire [9:0]   out_frac_post_1_f16_0 =
    res_is_denormal_f64_0 | res_is_nan_q[0] | res_is_inf_q[0] | res_is_exact_zero_q[0]
      ? (res_is_nan_q[0]
           ? 10'h200
           : res_is_inf_q[0] | res_is_exact_zero_q[0] ? 10'h0 : quo_rounded_f64_0[9:0])
      : quo_m1_iter_q_f64_0[9:0];
  wire [22:0]  out_frac_post_1_f32_0 =
    res_is_denormal_f64_0 | res_is_nan_q[0] | res_is_inf_q[0] | res_is_exact_zero_q[0]
      ? (res_is_nan_q[0]
           ? 23'h400000
           : res_is_inf_q[0] | res_is_exact_zero_q[0] ? 23'h0 : quo_rounded_f64_0[22:0])
      : quo_m1_iter_q_f64_0[22:0];
  wire [51:0]  out_frac_post_1_f64_0 =
    res_is_denormal_f64_0 | res_is_nan_q[0] | res_is_inf_q[0] | res_is_exact_zero_q[0]
      ? (res_is_nan_q[0]
           ? 52'h8000000000000
           : res_is_inf_q[0] | res_is_exact_zero_q[0] ? 52'h0 : quo_rounded_f64_0[51:0])
      : quo_m1_iter_q_f64_0[51:0];
  wire         fflags_overflow =
    fsm_q[4] & overflow_f64_0 | fsm_q[5] & ~res_is_denormal_f64_0 & overflow_f64_0
    & ~(res_is_exact_zero_q[0]) & ~(res_is_inf_q[0]) & ~(res_is_nan_q[0]);
  wire         fflags_overflow_1 =
    fsm_q[4] & overflow_f32_1 | fsm_q[5] & ~res_is_denormal_f32_1 & overflow_f32_1
    & ~(res_is_exact_zero_q[1]) & ~(res_is_inf_q[1]) & ~(res_is_nan_q[1]);
  wire         fflags_overflow_2 =
    fsm_q[4] & overflow_f16_2 | fsm_q[5] & ~res_is_denormal_f16_2 & overflow_f16_2
    & ~(res_is_exact_zero_q[2]) & ~(res_is_inf_q[2]) & ~(res_is_nan_q[2]);
  wire         fflags_overflow_3 =
    fsm_q[4] & overflow_f16_3 | fsm_q[5] & ~res_is_denormal_f16_3 & overflow_f16_3
    & ~(res_is_exact_zero_q[3]) & ~(res_is_inf_q[3]) & ~(res_is_nan_q[3]);
  always @(posedge clock or posedge reset) begin
    if (reset)
      fsm_q <= 6'h1;
    else if (io_flush_i)
      fsm_q <= 6'h1;
    else if (fsm_q == 6'h1)
      fsm_q <= io_start_valid_i ? 6'h2 : 6'h1;
    else if (fsm_q == 6'h2)
      fsm_q <= 6'h4;
    else if (fsm_q == 6'h4)
      fsm_q <= 6'h8;
    else if (fsm_q == 6'h8)
      fsm_q <= (|iter_num_q) ? 6'h8 : 6'h10;
    else if (fsm_q == 6'h10 | ~(fsm_q != 6'h20 | io_finish_ready_i))
      fsm_q <= 6'h20;
    else
      fsm_q <= 6'h1;
  end // always @(posedge, posedge)
  wire [10:0]  _opb_exp_is_max_f64_0_T = {11{&io_fp_format_i}};
  wire [10:0]  _opb_exp_is_max_f64_0_T_1 = fp_format_is_fp32 ? 11'hFF : 11'h0;
  wire [10:0]  _opb_exp_is_max_f64_0_T_2 = fp_format_is_fp16 ? 11'h1F : 11'h0;
  wire         opa_exp_is_max_f64_0 =
    opa_exp_f64_0 == (_opb_exp_is_max_f64_0_T | _opb_exp_is_max_f64_0_T_1
                      | _opb_exp_is_max_f64_0_T_2);
  wire [7:0]   _opb_exp_is_max_f32_1_T = fp_format_is_fp32 ? 8'hFF : 8'h1F;
  wire         opa_exp_is_max_f32_1 = opa_exp_f32_1 == _opb_exp_is_max_f32_1_T;
  wire         opb_exp_is_max_f64_0 =
    opb_exp_f64_0 == (_opb_exp_is_max_f64_0_T | _opb_exp_is_max_f64_0_T_1
                      | _opb_exp_is_max_f64_0_T_2);
  wire         opb_exp_is_max_f32_1 = opb_exp_f32_1 == _opb_exp_is_max_f32_1_T;
  wire         opa_is_zero_f64_0 = opa_exp_is_zero_f64_0 & ~(|opa_frac_f64_0);
  wire         opa_is_zero_f32_1 = opa_exp_is_zero_f32_1 & ~(|opa_frac_f32_1);
  wire         opa_is_zero_f16_2 = opa_exp_is_zero_f16_2 & ~(|(io_opa_i[41:32]));
  wire         opa_is_zero_f16_3 = opa_exp_is_zero_f16_3 & ~(|(io_opa_i[57:48]));
  wire         opb_is_zero_f64_0 = opb_exp_is_zero_f64_0 & ~(|opb_frac_f64_0);
  wire         opb_is_zero_f32_1 = opb_exp_is_zero_f32_1 & ~(|opb_frac_f32_1);
  wire         opb_is_zero_f16_2 = opb_exp_is_zero_f16_2 & ~(|(io_opb_i[41:32]));
  wire         opb_is_zero_f16_3 = opb_exp_is_zero_f16_3 & ~(|(io_opb_i[57:48]));
  wire         opa_is_inf_f64_0 = opa_exp_is_max_f64_0 & ~(|opa_frac_f64_0);
  wire         opa_is_inf_f32_1 = opa_exp_is_max_f32_1 & ~(|opa_frac_f32_1);
  wire         opa_is_inf_f16_2 = (&(io_opa_i[46:42])) & ~(|(io_opa_i[41:32]));
  wire         opa_is_inf_f16_3 = (&(io_opa_i[62:58])) & ~(|(io_opa_i[57:48]));
  wire         opb_is_inf_f64_0 = opb_exp_is_max_f64_0 & ~(|opb_frac_f64_0);
  wire         opb_is_inf_f32_1 = opb_exp_is_max_f32_1 & ~(|opb_frac_f32_1);
  wire         opb_is_inf_f16_2 = (&(io_opb_i[46:42])) & ~(|(io_opb_i[41:32]));
  wire         opb_is_inf_f16_3 = (&(io_opb_i[62:58])) & ~(|(io_opb_i[57:48]));
  wire         opa_is_snan_f64_0 =
    opa_exp_is_max_f64_0 & ~(opa_frac_f64_0[51]) & (|opa_frac_f64_0);
  wire         opa_is_snan_f32_1 =
    opa_exp_is_max_f32_1 & ~(opa_frac_f32_1[22]) & (|opa_frac_f32_1);
  wire         opa_is_snan_f16_2 =
    (&(io_opa_i[46:42])) & ~(io_opa_i[41]) & (|(io_opa_i[41:32]));
  wire         opa_is_snan_f16_3 =
    (&(io_opa_i[62:58])) & ~(io_opa_i[57]) & (|(io_opa_i[57:48]));
  wire         opb_is_snan_f64_0 =
    opb_exp_is_max_f64_0 & ~(opb_frac_f64_0[51]) & (|opb_frac_f64_0);
  wire         opb_is_snan_f32_1 =
    opb_exp_is_max_f32_1 & ~(opb_frac_f32_1[22]) & (|opb_frac_f32_1);
  wire         opb_is_snan_f16_2 =
    (&(io_opb_i[46:42])) & ~(io_opb_i[41]) & (|(io_opb_i[41:32]));
  wire         opb_is_snan_f16_3 =
    (&(io_opb_i[62:58])) & ~(io_opb_i[57]) & (|(io_opb_i[57:48]));
  wire         op_invalid_f64_0 =
    opa_is_inf_f64_0 & opb_is_inf_f64_0 | opa_is_zero_f64_0 & opb_is_zero_f64_0
    | opa_is_snan_f64_0 | opb_is_snan_f64_0;
  wire         op_invalid_f32_1 =
    opa_is_inf_f32_1 & opb_is_inf_f32_1 | opa_is_zero_f32_1 & opb_is_zero_f32_1
    | opa_is_snan_f32_1 | opb_is_snan_f32_1;
  wire         op_invalid_f16_2 =
    opa_is_inf_f16_2 & opb_is_inf_f16_2 | opa_is_zero_f16_2 & opb_is_zero_f16_2
    | opa_is_snan_f16_2 | opb_is_snan_f16_2;
  wire         op_invalid_f16_3 =
    opa_is_inf_f16_3 & opb_is_inf_f16_3 | opa_is_zero_f16_3 & opb_is_zero_f16_3
    | opa_is_snan_f16_3 | opb_is_snan_f16_3;
  wire         res_is_nan_f64_0 =
    opa_exp_is_max_f64_0 & opa_frac_f64_0[51] | opa_is_snan_f64_0 | opb_exp_is_max_f64_0
    & opb_frac_f64_0[51] | opb_is_snan_f64_0 | op_invalid_f64_0;
  wire         res_is_nan_f32_1 =
    opa_exp_is_max_f32_1 & opa_frac_f32_1[22] | opa_is_snan_f32_1 | opb_exp_is_max_f32_1
    & opb_frac_f32_1[22] | opb_is_snan_f32_1 | op_invalid_f32_1;
  wire         res_is_nan_f16_2 =
    (&(io_opa_i[46:42])) & io_opa_i[41] | opa_is_snan_f16_2 | (&(io_opb_i[46:42]))
    & io_opb_i[41] | opb_is_snan_f16_2 | op_invalid_f16_2;
  wire         res_is_nan_f16_3 =
    (&(io_opa_i[62:58])) & io_opa_i[57] | opa_is_snan_f16_3 | (&(io_opb_i[62:58]))
    & io_opb_i[57] | opb_is_snan_f16_3 | op_invalid_f16_3;
  wire [51:0]  _opa_frac_l_shifted_f64_0_T_1 =
    opa_exp_is_zero_f64_0
      ? _U_Left_Shift_opa_f64_0_io_lshift_result[51:0]
      : opa_frac_f64_0;
  wire [22:0]  _opa_frac_l_shifted_f32_1_T_1 =
    opa_exp_is_zero_f32_1
      ? _U_Left_Shift_opa_f32_1_io_lshift_result[22:0]
      : opa_frac_f32_1;
  wire         _nxt_quo_iter_pre_0_f32_1_T_9 =
    opa_exp_is_zero_f32_1 | opb_exp_is_zero_f32_1;
  wire [14:0]  _scale_adder_opb_in_f16_2_2_T_13 = {5'h1, quo_m1_iter_q_f16_2[9:0]};
  wire [14:0]  _scale_adder_opb_in_f16_3_2_T_13 = {5'h1, quo_m1_iter_q_f16_3[9:0]};
  wire [27:0]  _scale_adder_opb_in_f32_1_2_T_13 = {5'h1, quo_m1_iter_q_f32_1[22:0]};
  wire         start_handshaked = io_start_valid_i & fsm_q[0];
  wire [51:0]  _prescaled_a_frac_f64_0_T_2 =
    fsm_q[0] ? opa_frac_f64_0 : quo_iter_q_f64_0[51:0];
  wire [51:0]  _prescaled_b_frac_f64_0_T_2 =
    fsm_q[0] ? opb_frac_f64_0 : quo_m1_iter_q_f64_0[51:0];
  wire         _scale_adder_opb_in_f64_0_2_T = _prescaled_b_frac_f64_0_T_2[51:49] == 3'h0;
  wire         _scale_adder_opb_in_f64_0_2_T_1 =
    _prescaled_b_frac_f64_0_T_2[51:49] == 3'h1;
  wire         _scale_adder_opb_in_f64_0_2_T_2 =
    _prescaled_b_frac_f64_0_T_2[51:49] == 3'h2;
  wire         _scale_adder_opb_in_f64_0_2_T_3 =
    _prescaled_b_frac_f64_0_T_2[51:49] == 3'h3;
  wire         _scale_adder_opb_in_f64_0_2_T_4 =
    _prescaled_b_frac_f64_0_T_2[51:49] == 3'h4;
  wire         _scale_adder_opb_in_f64_0_2_T_5 =
    _prescaled_b_frac_f64_0_T_2[51:49] == 3'h5;
  wire         _scale_adder_opb_in_f64_0_2_T_6 =
    _prescaled_b_frac_f64_0_T_2[51:49] == 3'h6;
  wire         _scale_adder_opb_in_f32_1_2_T = quo_m1_iter_q_f32_1[22:20] == 3'h0;
  wire         _scale_adder_opb_in_f32_1_2_T_1 = quo_m1_iter_q_f32_1[22:20] == 3'h1;
  wire         _scale_adder_opb_in_f32_1_2_T_2 = quo_m1_iter_q_f32_1[22:20] == 3'h2;
  wire         _scale_adder_opb_in_f32_1_2_T_3 = quo_m1_iter_q_f32_1[22:20] == 3'h3;
  wire         _scale_adder_opb_in_f32_1_2_T_4 = quo_m1_iter_q_f32_1[22:20] == 3'h4;
  wire         _scale_adder_opb_in_f32_1_2_T_5 = quo_m1_iter_q_f32_1[22:20] == 3'h5;
  wire         _scale_adder_opb_in_f32_1_2_T_6 = quo_m1_iter_q_f32_1[22:20] == 3'h6;
  wire         _scale_adder_opb_in_f16_2_2_T = quo_m1_iter_q_f16_2[9:7] == 3'h0;
  wire         _scale_adder_opb_in_f16_2_2_T_1 = quo_m1_iter_q_f16_2[9:7] == 3'h1;
  wire         _scale_adder_opb_in_f16_2_2_T_2 = quo_m1_iter_q_f16_2[9:7] == 3'h2;
  wire         _scale_adder_opb_in_f16_2_2_T_3 = quo_m1_iter_q_f16_2[9:7] == 3'h3;
  wire         _scale_adder_opb_in_f16_2_2_T_4 = quo_m1_iter_q_f16_2[9:7] == 3'h4;
  wire         _scale_adder_opb_in_f16_2_2_T_5 = quo_m1_iter_q_f16_2[9:7] == 3'h5;
  wire         _scale_adder_opb_in_f16_2_2_T_6 = quo_m1_iter_q_f16_2[9:7] == 3'h6;
  wire         _scale_adder_opb_in_f16_3_2_T = quo_m1_iter_q_f16_3[9:7] == 3'h0;
  wire         _scale_adder_opb_in_f16_3_2_T_1 = quo_m1_iter_q_f16_3[9:7] == 3'h1;
  wire         _scale_adder_opb_in_f16_3_2_T_2 = quo_m1_iter_q_f16_3[9:7] == 3'h2;
  wire         _scale_adder_opb_in_f16_3_2_T_3 = quo_m1_iter_q_f16_3[9:7] == 3'h3;
  wire         _scale_adder_opb_in_f16_3_2_T_4 = quo_m1_iter_q_f16_3[9:7] == 3'h4;
  wire         _scale_adder_opb_in_f16_3_2_T_5 = quo_m1_iter_q_f16_3[9:7] == 3'h5;
  wire         _scale_adder_opb_in_f16_3_2_T_6 = quo_m1_iter_q_f16_3[9:7] == 3'h6;
  wire [56:0]  _scale_adder_opa_in_f64_0_2_T_13 = {5'h1, _prescaled_a_frac_f64_0_T_2};
  wire [27:0]  _scale_adder_opa_in_f32_1_2_T_13 = {5'h1, quo_iter_q_f32_1[22:0]};
  wire [14:0]  _scale_adder_opa_in_f16_2_2_T_13 = {5'h1, quo_iter_q_f16_2[9:0]};
  wire [14:0]  _scale_adder_opa_in_f16_3_2_T_13 = {5'h1, quo_iter_q_f16_3[9:0]};
  wire [56:0]  _scale_adder_opa_f64_0_T_2 =
    57'({2'h1, _prescaled_a_frac_f64_0_T_2, 3'h0}
        + 57'(((_scale_adder_opb_in_f64_0_2_T
                  ? {3'h1, _prescaled_a_frac_f64_0_T_2, 2'h0}
                  : 57'h0)
               | (_scale_adder_opb_in_f64_0_2_T_1
                    ? {4'h1, _prescaled_a_frac_f64_0_T_2, 1'h0}
                    : 57'h0)
               | (_scale_adder_opb_in_f64_0_2_T_2
                    ? {3'h1, _prescaled_a_frac_f64_0_T_2, 2'h0}
                    : 57'h0)
               | (_scale_adder_opb_in_f64_0_2_T_3
                    ? {3'h1, _prescaled_a_frac_f64_0_T_2, 2'h0}
                    : 57'h0)
               | (_scale_adder_opb_in_f64_0_2_T_4
                    ? {4'h1, _prescaled_a_frac_f64_0_T_2, 1'h0}
                    : 57'h0)
               | (_scale_adder_opb_in_f64_0_2_T_5
                    ? {4'h1, _prescaled_a_frac_f64_0_T_2, 1'h0}
                    : 57'h0))
              + ((_scale_adder_opb_in_f64_0_2_T
                    ? {3'h1, _prescaled_a_frac_f64_0_T_2, 2'h0}
                    : 57'h0)
                 | (_scale_adder_opb_in_f64_0_2_T_1
                      ? {3'h1, _prescaled_a_frac_f64_0_T_2, 2'h0}
                      : 57'h0)
                 | (_scale_adder_opb_in_f64_0_2_T_2
                      ? _scale_adder_opa_in_f64_0_2_T_13
                      : 57'h0)
                 | (_scale_adder_opb_in_f64_0_2_T_4
                      ? _scale_adder_opa_in_f64_0_2_T_13
                      : 57'h0)
                 | (_scale_adder_opb_in_f64_0_2_T_6
                      ? _scale_adder_opa_in_f64_0_2_T_13
                      : 57'h0)
                 | ((&(_prescaled_b_frac_f64_0_T_2[51:49]))
                      ? _scale_adder_opa_in_f64_0_2_T_13
                      : 57'h0))));
  wire [27:0]  _scale_adder_opa_f32_1_T_2 =
    28'({2'h1, quo_iter_q_f32_1[22:0], 3'h0}
        + 28'(((_scale_adder_opb_in_f32_1_2_T
                  ? {3'h1, quo_iter_q_f32_1[22:0], 2'h0}
                  : 28'h0)
               | (_scale_adder_opb_in_f32_1_2_T_1
                    ? {4'h1, quo_iter_q_f32_1[22:0], 1'h0}
                    : 28'h0)
               | (_scale_adder_opb_in_f32_1_2_T_2
                    ? {3'h1, quo_iter_q_f32_1[22:0], 2'h0}
                    : 28'h0)
               | (_scale_adder_opb_in_f32_1_2_T_3
                    ? {3'h1, quo_iter_q_f32_1[22:0], 2'h0}
                    : 28'h0)
               | (_scale_adder_opb_in_f32_1_2_T_4
                    ? {4'h1, quo_iter_q_f32_1[22:0], 1'h0}
                    : 28'h0)
               | (_scale_adder_opb_in_f32_1_2_T_5
                    ? {4'h1, quo_iter_q_f32_1[22:0], 1'h0}
                    : 28'h0))
              + ((_scale_adder_opb_in_f32_1_2_T
                    ? {3'h1, quo_iter_q_f32_1[22:0], 2'h0}
                    : 28'h0)
                 | (_scale_adder_opb_in_f32_1_2_T_1
                      ? {3'h1, quo_iter_q_f32_1[22:0], 2'h0}
                      : 28'h0)
                 | (_scale_adder_opb_in_f32_1_2_T_2
                      ? _scale_adder_opa_in_f32_1_2_T_13
                      : 28'h0)
                 | (_scale_adder_opb_in_f32_1_2_T_4
                      ? _scale_adder_opa_in_f32_1_2_T_13
                      : 28'h0)
                 | (_scale_adder_opb_in_f32_1_2_T_6
                      ? _scale_adder_opa_in_f32_1_2_T_13
                      : 28'h0)
                 | ((&(quo_m1_iter_q_f32_1[22:20]))
                      ? _scale_adder_opa_in_f32_1_2_T_13
                      : 28'h0))));
  wire [14:0]  _scale_adder_opa_f16_2_T_2 =
    15'({2'h1, quo_iter_q_f16_2[9:0], 3'h0}
        + 15'(((_scale_adder_opb_in_f16_2_2_T
                  ? {3'h1, quo_iter_q_f16_2[9:0], 2'h0}
                  : 15'h0)
               | (_scale_adder_opb_in_f16_2_2_T_1
                    ? {4'h1, quo_iter_q_f16_2[9:0], 1'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_2_2_T_2
                    ? {3'h1, quo_iter_q_f16_2[9:0], 2'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_2_2_T_3
                    ? {3'h1, quo_iter_q_f16_2[9:0], 2'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_2_2_T_4
                    ? {4'h1, quo_iter_q_f16_2[9:0], 1'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_2_2_T_5
                    ? {4'h1, quo_iter_q_f16_2[9:0], 1'h0}
                    : 15'h0))
              + ((_scale_adder_opb_in_f16_2_2_T
                    ? {3'h1, quo_iter_q_f16_2[9:0], 2'h0}
                    : 15'h0)
                 | (_scale_adder_opb_in_f16_2_2_T_1
                      ? {3'h1, quo_iter_q_f16_2[9:0], 2'h0}
                      : 15'h0)
                 | (_scale_adder_opb_in_f16_2_2_T_2
                      ? _scale_adder_opa_in_f16_2_2_T_13
                      : 15'h0)
                 | (_scale_adder_opb_in_f16_2_2_T_4
                      ? _scale_adder_opa_in_f16_2_2_T_13
                      : 15'h0)
                 | (_scale_adder_opb_in_f16_2_2_T_6
                      ? _scale_adder_opa_in_f16_2_2_T_13
                      : 15'h0)
                 | ((&(quo_m1_iter_q_f16_2[9:7]))
                      ? _scale_adder_opa_in_f16_2_2_T_13
                      : 15'h0))));
  wire [14:0]  _scale_adder_opa_f16_3_T_2 =
    15'({2'h1, quo_iter_q_f16_3[9:0], 3'h0}
        + 15'(((_scale_adder_opb_in_f16_3_2_T
                  ? {3'h1, quo_iter_q_f16_3[9:0], 2'h0}
                  : 15'h0)
               | (_scale_adder_opb_in_f16_3_2_T_1
                    ? {4'h1, quo_iter_q_f16_3[9:0], 1'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_3_2_T_2
                    ? {3'h1, quo_iter_q_f16_3[9:0], 2'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_3_2_T_3
                    ? {3'h1, quo_iter_q_f16_3[9:0], 2'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_3_2_T_4
                    ? {4'h1, quo_iter_q_f16_3[9:0], 1'h0}
                    : 15'h0)
               | (_scale_adder_opb_in_f16_3_2_T_5
                    ? {4'h1, quo_iter_q_f16_3[9:0], 1'h0}
                    : 15'h0))
              + ((_scale_adder_opb_in_f16_3_2_T
                    ? {3'h1, quo_iter_q_f16_3[9:0], 2'h0}
                    : 15'h0)
                 | (_scale_adder_opb_in_f16_3_2_T_1
                      ? {3'h1, quo_iter_q_f16_3[9:0], 2'h0}
                      : 15'h0)
                 | (_scale_adder_opb_in_f16_3_2_T_2
                      ? _scale_adder_opa_in_f16_3_2_T_13
                      : 15'h0)
                 | (_scale_adder_opb_in_f16_3_2_T_4
                      ? _scale_adder_opa_in_f16_3_2_T_13
                      : 15'h0)
                 | (_scale_adder_opb_in_f16_3_2_T_6
                      ? _scale_adder_opa_in_f16_3_2_T_13
                      : 15'h0)
                 | ((&(quo_m1_iter_q_f16_3[9:7]))
                      ? _scale_adder_opa_in_f16_3_2_T_13
                      : 15'h0))));
  wire [57:0]  _f_r_s_iter_init_pre_f64_0_T_2 =
    iter_num_q[0]
      ? {quo_m1_iter_q_f64_0[2:0], quo_iter_q_f64_0, 1'h0}
      : {1'h0, quo_m1_iter_q_f64_0[2:0], quo_iter_q_f64_0};
  wire [28:0]  _f_r_s_iter_init_pre_f32_1_T_2 =
    iter_num_q[1]
      ? {quo_m1_iter_q_f32_1[2:0], quo_iter_q_f32_1, 1'h0}
      : {1'h0, quo_m1_iter_q_f32_1[2:0], quo_iter_q_f32_1};
  wire [15:0]  _f_r_s_iter_init_pre_f16_2_T_2 =
    iter_num_q[2]
      ? {quo_m1_iter_q_f16_2[2:0], quo_iter_q_f16_2, 1'h0}
      : {1'h0, quo_m1_iter_q_f16_2[2:0], quo_iter_q_f16_2};
  wire [15:0]  _f_r_s_iter_init_pre_f16_3_T_2 =
    iter_num_q[3]
      ? {quo_m1_iter_q_f16_3[2:0], quo_iter_q_f16_3, 1'h0}
      : {1'h0, quo_m1_iter_q_f16_3[2:0], quo_iter_q_f16_3};
  wire         integer_quo_is_pos_2_f64_0 =
    _f_r_s_iter_init_pre_f64_0_T_2[57] | (&(_f_r_s_iter_init_pre_f64_0_T_2[56:55]));
  wire         integer_quo_is_pos_2_f32_1 =
    _f_r_s_iter_init_pre_f32_1_T_2[28] | (&(_f_r_s_iter_init_pre_f32_1_T_2[27:26]));
  wire         integer_quo_is_pos_2_f16_2 =
    _f_r_s_iter_init_pre_f16_2_T_2[15] | (&(_f_r_s_iter_init_pre_f16_2_T_2[14:13]));
  wire         integer_quo_is_pos_2_f16_3 =
    _f_r_s_iter_init_pre_f16_3_T_2[15] | (&(_f_r_s_iter_init_pre_f16_3_T_2[14:13]));
  wire [59:0]  f_r_c_iter_init_f64_0 =
    integer_quo_is_pos_2_f64_0
      ? {1'h1, ~frac_divisor_q_f64_0, 2'h3}
      : {2'h3, ~frac_divisor_q_f64_0, 1'h1};
  wire [30:0]  f_r_c_iter_init_f32_1 =
    integer_quo_is_pos_2_f32_1
      ? {1'h1, ~frac_divisor_q_f32_1, 2'h3}
      : {2'h3, ~frac_divisor_q_f32_1, 1'h1};
  wire [17:0]  f_r_c_iter_init_f16_2 =
    integer_quo_is_pos_2_f16_2
      ? {1'h1, ~(frac_divisor_q_60bit[44:30]), 2'h3}
      : {2'h3, ~(frac_divisor_q_60bit[44:30]), 1'h1};
  wire [17:0]  f_r_c_iter_init_f16_3 =
    integer_quo_is_pos_2_f16_3
      ? {1'h1, ~(frac_divisor_q_60bit[59:45]), 2'h3}
      : {2'h3, ~(frac_divisor_q_60bit[59:45]), 1'h1};
  wire [51:0]  _GEN_15 = {52{_u_r64_block_vector_io_nxt_quo_dig_o_0_0[0]}};
  wire [51:0]  _GEN_16 = {52{_u_r64_block_vector_io_nxt_quo_dig_o_0_0[1]}};
  wire [51:0]  _GEN_17 = {nxt_quo_iter_f64_0_0[49:0], 2'h1};
  wire [51:0]  _GEN_18 = {52{_u_r64_block_vector_io_nxt_quo_dig_o_0_0[2]}};
  wire [51:0]  _GEN_19 = {nxt_quo_iter_f64_0_0[49:0], 2'h0};
  wire [51:0]  _GEN_20 = {52{_u_r64_block_vector_io_nxt_quo_dig_o_0_0[3]}};
  wire [51:0]  _GEN_21 = {nxt_quo_m1_iter_f64_0_0[49:0], 2'h3};
  wire [51:0]  _GEN_22 = {52{_u_r64_block_vector_io_nxt_quo_dig_o_0_0[4]}};
  wire [51:0]  _GEN_23 = {nxt_quo_m1_iter_f64_0_0[49:0], 2'h2};
  wire [51:0]  nxt_quo_iter_f64_0_1 =
    _GEN_15 & {nxt_quo_iter_f64_0_0[49:0], 2'h2} | _GEN_16 & _GEN_17 | _GEN_18 & _GEN_19
    | _GEN_20 & _GEN_21 | _GEN_22 & _GEN_23;
  wire [22:0]  _GEN_24 = {23{_u_r64_block_vector_io_nxt_quo_dig_o_1_0[0]}};
  wire [22:0]  _GEN_25 = {23{_u_r64_block_vector_io_nxt_quo_dig_o_1_0[1]}};
  wire [22:0]  _GEN_26 = {nxt_quo_iter_f32_1_0[20:0], 2'h1};
  wire [22:0]  _GEN_27 = {23{_u_r64_block_vector_io_nxt_quo_dig_o_1_0[2]}};
  wire [22:0]  _GEN_28 = {nxt_quo_iter_f32_1_0[20:0], 2'h0};
  wire [22:0]  _GEN_29 = {23{_u_r64_block_vector_io_nxt_quo_dig_o_1_0[3]}};
  wire [22:0]  _GEN_30 = {nxt_quo_m1_iter_f32_1_0[20:0], 2'h3};
  wire [22:0]  _GEN_31 = {23{_u_r64_block_vector_io_nxt_quo_dig_o_1_0[4]}};
  wire [22:0]  _GEN_32 = {nxt_quo_m1_iter_f32_1_0[20:0], 2'h2};
  wire [22:0]  nxt_quo_iter_f32_1_1 =
    _GEN_24 & {nxt_quo_iter_f32_1_0[20:0], 2'h2} | _GEN_25 & _GEN_26 | _GEN_27 & _GEN_28
    | _GEN_29 & _GEN_30 | _GEN_31 & _GEN_32;
  wire [9:0]   _GEN_33 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_2_0[0]}};
  wire [9:0]   _GEN_34 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_2_0[1]}};
  wire [9:0]   _GEN_35 = {nxt_quo_iter_f16_2_0[7:0], 2'h1};
  wire [9:0]   _GEN_36 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_2_0[2]}};
  wire [9:0]   _GEN_37 = {nxt_quo_iter_f16_2_0[7:0], 2'h0};
  wire [9:0]   _GEN_38 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_2_0[3]}};
  wire [9:0]   _GEN_39 = {nxt_quo_m1_iter_f16_2_0[7:0], 2'h3};
  wire [9:0]   _GEN_40 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_2_0[4]}};
  wire [9:0]   _GEN_41 = {nxt_quo_m1_iter_f16_2_0[7:0], 2'h2};
  wire [9:0]   nxt_quo_iter_f16_2_1 =
    _GEN_33 & {nxt_quo_iter_f16_2_0[7:0], 2'h2} | _GEN_34 & _GEN_35 | _GEN_36 & _GEN_37
    | _GEN_38 & _GEN_39 | _GEN_40 & _GEN_41;
  wire [9:0]   _GEN_42 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_3_0[0]}};
  wire [9:0]   _GEN_43 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_3_0[1]}};
  wire [9:0]   _GEN_44 = {nxt_quo_iter_f16_3_0[7:0], 2'h1};
  wire [9:0]   _GEN_45 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_3_0[2]}};
  wire [9:0]   _GEN_46 = {nxt_quo_iter_f16_3_0[7:0], 2'h0};
  wire [9:0]   _GEN_47 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_3_0[3]}};
  wire [9:0]   _GEN_48 = {nxt_quo_m1_iter_f16_3_0[7:0], 2'h3};
  wire [9:0]   _GEN_49 = {10{_u_r64_block_vector_io_nxt_quo_dig_o_3_0[4]}};
  wire [9:0]   _GEN_50 = {nxt_quo_m1_iter_f16_3_0[7:0], 2'h2};
  wire [9:0]   nxt_quo_iter_f16_3_1 =
    _GEN_42 & {nxt_quo_iter_f16_3_0[7:0], 2'h2} | _GEN_43 & _GEN_44 | _GEN_45 & _GEN_46
    | _GEN_47 & _GEN_48 | _GEN_49 & _GEN_50;
  wire [51:0]  nxt_quo_m1_iter_f64_0_1 =
    _GEN_15 & _GEN_17 | _GEN_16 & _GEN_19 | _GEN_18 & _GEN_21 | _GEN_20 & _GEN_23
    | _GEN_22 & {nxt_quo_m1_iter_f64_0_0[49:0], 2'h1};
  wire [22:0]  nxt_quo_m1_iter_f32_1_1 =
    _GEN_24 & _GEN_26 | _GEN_25 & _GEN_28 | _GEN_27 & _GEN_30 | _GEN_29 & _GEN_32
    | _GEN_31 & {nxt_quo_m1_iter_f32_1_0[20:0], 2'h1};
  wire [9:0]   nxt_quo_m1_iter_f16_2_1 =
    _GEN_33 & _GEN_35 | _GEN_34 & _GEN_37 | _GEN_36 & _GEN_39 | _GEN_38 & _GEN_41
    | _GEN_40 & {nxt_quo_m1_iter_f16_2_0[7:0], 2'h1};
  wire [9:0]   nxt_quo_m1_iter_f16_3_1 =
    _GEN_42 & _GEN_44 | _GEN_43 & _GEN_46 | _GEN_45 & _GEN_48 | _GEN_47 & _GEN_50
    | _GEN_49 & {nxt_quo_m1_iter_f16_3_0[7:0], 2'h1};
  wire [53:0]  _GEN_51 = {54{_u_r64_block_vector_io_nxt_quo_dig_o_0_1[0]}};
  wire [53:0]  _GEN_52 = {54{_u_r64_block_vector_io_nxt_quo_dig_o_0_1[1]}};
  wire [53:0]  _GEN_53 = {nxt_quo_iter_f64_0_1, 2'h1};
  wire [53:0]  _GEN_54 = {54{_u_r64_block_vector_io_nxt_quo_dig_o_0_1[2]}};
  wire [53:0]  _GEN_55 = {nxt_quo_iter_f64_0_1, 2'h0};
  wire [53:0]  _GEN_56 = {54{_u_r64_block_vector_io_nxt_quo_dig_o_0_1[3]}};
  wire [53:0]  _GEN_57 = {nxt_quo_m1_iter_f64_0_1, 2'h3};
  wire [53:0]  _GEN_58 = {54{_u_r64_block_vector_io_nxt_quo_dig_o_0_1[4]}};
  wire [53:0]  _GEN_59 = {nxt_quo_m1_iter_f64_0_1, 2'h2};
  wire [24:0]  _GEN_60 = {25{_u_r64_block_vector_io_nxt_quo_dig_o_1_1[0]}};
  wire [24:0]  _GEN_61 = {25{_u_r64_block_vector_io_nxt_quo_dig_o_1_1[1]}};
  wire [24:0]  _GEN_62 = {nxt_quo_iter_f32_1_1, 2'h1};
  wire [24:0]  _GEN_63 = {25{_u_r64_block_vector_io_nxt_quo_dig_o_1_1[2]}};
  wire [24:0]  _GEN_64 = {nxt_quo_iter_f32_1_1, 2'h0};
  wire [24:0]  _GEN_65 = {25{_u_r64_block_vector_io_nxt_quo_dig_o_1_1[3]}};
  wire [24:0]  _GEN_66 = {nxt_quo_m1_iter_f32_1_1, 2'h3};
  wire [24:0]  _GEN_67 = {25{_u_r64_block_vector_io_nxt_quo_dig_o_1_1[4]}};
  wire [24:0]  _GEN_68 = {nxt_quo_m1_iter_f32_1_1, 2'h2};
  wire [11:0]  _GEN_69 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_2_1[0]}};
  wire [11:0]  _GEN_70 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_2_1[1]}};
  wire [11:0]  _GEN_71 = {nxt_quo_iter_f16_2_1, 2'h1};
  wire [11:0]  _GEN_72 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_2_1[2]}};
  wire [11:0]  _GEN_73 = {nxt_quo_iter_f16_2_1, 2'h0};
  wire [11:0]  _GEN_74 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_2_1[3]}};
  wire [11:0]  _GEN_75 = {nxt_quo_m1_iter_f16_2_1, 2'h3};
  wire [11:0]  _GEN_76 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_2_1[4]}};
  wire [11:0]  _GEN_77 = {nxt_quo_m1_iter_f16_2_1, 2'h2};
  wire [11:0]  _GEN_78 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_3_1[0]}};
  wire [11:0]  _GEN_79 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_3_1[1]}};
  wire [11:0]  _GEN_80 = {nxt_quo_iter_f16_3_1, 2'h1};
  wire [11:0]  _GEN_81 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_3_1[2]}};
  wire [11:0]  _GEN_82 = {nxt_quo_iter_f16_3_1, 2'h0};
  wire [11:0]  _GEN_83 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_3_1[3]}};
  wire [11:0]  _GEN_84 = {nxt_quo_m1_iter_f16_3_1, 2'h3};
  wire [11:0]  _GEN_85 = {12{_u_r64_block_vector_io_nxt_quo_dig_o_3_1[4]}};
  wire [11:0]  _GEN_86 = {nxt_quo_m1_iter_f16_3_1, 2'h2};
  wire         quo_iter_en = start_handshaked | fsm_q[1] | fsm_q[2] | fsm_q[3];
  wire [56:0]  _scale_adder_opb_in_f64_0_2_T_13 = {5'h1, _prescaled_b_frac_f64_0_T_2};
  wire [56:0]  frac_divisor_q_f64_0_temp =
    fsm_q[4] & ~res_is_denormal_f64_0
      ? frac_divisor_q_f64_0
      : {57{fsm_q[0]}} & frac_divisor_q_f64_0 | {57{fsm_q[1]}}
        & 57'({2'h1, _prescaled_b_frac_f64_0_T_2, 3'h0}
              + 57'(((_scale_adder_opb_in_f64_0_2_T
                        ? {3'h1, _prescaled_b_frac_f64_0_T_2, 2'h0}
                        : 57'h0)
                     | (_scale_adder_opb_in_f64_0_2_T_1
                          ? {4'h1, _prescaled_b_frac_f64_0_T_2, 1'h0}
                          : 57'h0)
                     | (_scale_adder_opb_in_f64_0_2_T_2
                          ? {3'h1, _prescaled_b_frac_f64_0_T_2, 2'h0}
                          : 57'h0)
                     | (_scale_adder_opb_in_f64_0_2_T_3
                          ? {3'h1, _prescaled_b_frac_f64_0_T_2, 2'h0}
                          : 57'h0)
                     | (_scale_adder_opb_in_f64_0_2_T_4
                          ? {4'h1, _prescaled_b_frac_f64_0_T_2, 1'h0}
                          : 57'h0)
                     | (_scale_adder_opb_in_f64_0_2_T_5
                          ? {4'h1, _prescaled_b_frac_f64_0_T_2, 1'h0}
                          : 57'h0))
                    + ((_scale_adder_opb_in_f64_0_2_T
                          ? {3'h1, _prescaled_b_frac_f64_0_T_2, 2'h0}
                          : 57'h0)
                       | (_scale_adder_opb_in_f64_0_2_T_1
                            ? {3'h1, _prescaled_b_frac_f64_0_T_2, 2'h0}
                            : 57'h0)
                       | (_scale_adder_opb_in_f64_0_2_T_2
                            ? _scale_adder_opb_in_f64_0_2_T_13
                            : 57'h0)
                       | (_scale_adder_opb_in_f64_0_2_T_4
                            ? _scale_adder_opb_in_f64_0_2_T_13
                            : 57'h0)
                       | (_scale_adder_opb_in_f64_0_2_T_6
                            ? _scale_adder_opb_in_f64_0_2_T_13
                            : 57'h0)
                       | ((&(_prescaled_b_frac_f64_0_T_2[51:49]))
                            ? _scale_adder_opb_in_f64_0_2_T_13
                            : 57'h0)))) | {57{fsm_q[2]}} & frac_divisor_q_f64_0
        | {57{fsm_q[4]}} & {3'h0, sticky_without_rem_f64_0};
  wire [27:0]  frac_divisor_q_f32_1_temp =
    fsm_q[4] & ~res_is_denormal_f32_1
      ? frac_divisor_q_f32_1
      : {28{fsm_q[0]}} & frac_divisor_q_f32_1 | {28{fsm_q[1]}}
        & 28'({2'h1, quo_m1_iter_q_f32_1[22:0], 3'h0}
              + 28'(((_scale_adder_opb_in_f32_1_2_T
                        ? {3'h1, quo_m1_iter_q_f32_1[22:0], 2'h0}
                        : 28'h0)
                     | (_scale_adder_opb_in_f32_1_2_T_1
                          ? {4'h1, quo_m1_iter_q_f32_1[22:0], 1'h0}
                          : 28'h0)
                     | (_scale_adder_opb_in_f32_1_2_T_2
                          ? {3'h1, quo_m1_iter_q_f32_1[22:0], 2'h0}
                          : 28'h0)
                     | (_scale_adder_opb_in_f32_1_2_T_3
                          ? {3'h1, quo_m1_iter_q_f32_1[22:0], 2'h0}
                          : 28'h0)
                     | (_scale_adder_opb_in_f32_1_2_T_4
                          ? {4'h1, quo_m1_iter_q_f32_1[22:0], 1'h0}
                          : 28'h0)
                     | (_scale_adder_opb_in_f32_1_2_T_5
                          ? {4'h1, quo_m1_iter_q_f32_1[22:0], 1'h0}
                          : 28'h0))
                    + ((_scale_adder_opb_in_f32_1_2_T
                          ? {3'h1, quo_m1_iter_q_f32_1[22:0], 2'h0}
                          : 28'h0)
                       | (_scale_adder_opb_in_f32_1_2_T_1
                            ? {3'h1, quo_m1_iter_q_f32_1[22:0], 2'h0}
                            : 28'h0)
                       | (_scale_adder_opb_in_f32_1_2_T_2
                            ? _scale_adder_opb_in_f32_1_2_T_13
                            : 28'h0)
                       | (_scale_adder_opb_in_f32_1_2_T_4
                            ? _scale_adder_opb_in_f32_1_2_T_13
                            : 28'h0)
                       | (_scale_adder_opb_in_f32_1_2_T_6
                            ? _scale_adder_opb_in_f32_1_2_T_13
                            : 28'h0)
                       | ((&(quo_m1_iter_q_f32_1[22:20]))
                            ? _scale_adder_opb_in_f32_1_2_T_13
                            : 28'h0)))) | {28{fsm_q[2]}} & frac_divisor_q_f32_1
        | {28{fsm_q[4]}} & {3'h0, sticky_without_rem_f32_1};
  wire         _GEN_87 = _f_r_s_iter_init_pre_f64_0_T_2[41] | fp_format_onehot_q[0];
  wire         _GEN_88 = _f_r_s_iter_init_pre_f64_0_T_2[28] | fp_format_onehot_q[1];
  wire         _GEN_89 = _f_r_s_iter_init_pre_f32_1_T_2[12] | fp_format_onehot_q[0];
  always @(posedge clock) begin
    if (start_handshaked) begin
      opb_is_power_of_2_q <=
        {~(|(io_opb_i[57:48])),
         ~(|(io_opb_i[41:32])),
         ~(|opb_frac_f32_1),
         ~(|opb_frac_f64_0)};
      fp_format_onehot_q <= {&io_fp_format_i, fp_format_is_fp32, fp_format_is_fp16};
      rm_q <= io_rm_i;
      out_sign_q <=
        {~res_is_nan_f16_3 & (io_opa_i[63] ^ io_opb_i[63]),
         ~res_is_nan_f16_2 & (io_opa_i[47] ^ io_opb_i[47]),
         ~res_is_nan_f32_1
           & ((fp_format_is_fp32 ? io_opa_i[63] : io_opa_i[31])
              ^ (fp_format_is_fp32 ? io_opb_i[63] : io_opb_i[31])),
         ~res_is_nan_f64_0
           & (((&io_fp_format_i) & io_opa_i[63] | fp_format_is_fp32 & io_opa_i[31]
               | fp_format_is_fp16 & io_opa_i[15])
              ^ ((&io_fp_format_i) & io_opb_i[63] | fp_format_is_fp32 & io_opb_i[31]
                 | fp_format_is_fp16 & io_opb_i[15]))};
      res_is_nan_q <=
        {res_is_nan_f16_3, res_is_nan_f16_2, res_is_nan_f32_1, res_is_nan_f64_0};
      res_is_inf_q <=
        {opa_is_inf_f16_3 | opb_is_zero_f16_3,
         opa_is_inf_f16_2 | opb_is_zero_f16_2,
         opa_is_inf_f32_1 | opb_is_zero_f32_1,
         opa_is_inf_f64_0 | opb_is_zero_f64_0};
      res_is_exact_zero_q <=
        {opa_is_zero_f16_3 | opb_is_inf_f16_3,
         opa_is_zero_f16_2 | opb_is_inf_f16_2,
         opa_is_zero_f32_1 | opb_is_inf_f32_1,
         opa_is_zero_f64_0 | opb_is_inf_f64_0};
      op_invalid_div_q <=
        {op_invalid_f16_3, op_invalid_f16_2, op_invalid_f32_1, op_invalid_f64_0};
      divided_by_zero_q <=
        {~res_is_nan_f16_3 & ~opa_is_inf_f16_3 & opb_is_zero_f16_3,
         ~res_is_nan_f16_2 & ~opa_is_inf_f16_2 & opb_is_zero_f16_2,
         ~res_is_nan_f32_1 & ~opa_is_inf_f32_1 & opb_is_zero_f32_1,
         ~res_is_nan_f64_0 & ~opa_is_inf_f64_0 & opb_is_zero_f64_0};
    end
    if (start_handshaked | fsm_q[2]) begin
      if (fsm_q[0]) begin
        out_exp_diff_q_f64_0 <=
          13'(13'(13'({1'h0,
                       12'({1'h0,
                            opa_exp_f64_0[10:1],
                            opa_exp_f64_0[0] | opa_exp_is_zero_f64_0}
                           + (fp_format_is_fp16
                                ? 12'hF
                                : fp_format_is_fp32 ? 12'h7F : 12'h3FF))}
                      - {7'h0,
                         {6{opa_exp_is_zero_f64_0}}
                           & _U_Left_Shift_opa_f64_0_io_lzd_result})
                  - {2'h0, opb_exp_f64_0[10:1], opb_exp_f64_0[0] | opb_exp_is_zero_f64_0})
              + {7'h0,
                 {6{opb_exp_is_zero_f64_0}} & _U_Left_Shift_opb_f64_0_io_lzd_result});
        out_exp_diff_q_f32_1 <=
          10'(10'(10'({1'h0,
                       9'({1'h0,
                           opa_exp_f32_1[7:1],
                           opa_exp_f32_1[0] | opa_exp_is_zero_f32_1}
                          + {2'h0, fp_format_is_fp16 ? 7'hF : 7'h7F})}
                      - {5'h0,
                         {5{opa_exp_is_zero_f32_1}}
                           & _U_Left_Shift_opa_f32_1_io_lzd_result})
                  - {2'h0, opb_exp_f32_1[7:1], opb_exp_f32_1[0] | opb_exp_is_zero_f32_1})
              + {5'h0,
                 {5{opb_exp_is_zero_f32_1}} & _U_Left_Shift_opb_f32_1_io_lzd_result});
        out_exp_diff_q_f16_2 <=
          7'(7'(7'({1'h0,
                    6'({1'h0, io_opa_i[46:43], io_opa_i[42] | opa_exp_is_zero_f16_2}
                       + 6'hF)}
                   - {3'h0,
                      {4{opa_exp_is_zero_f16_2}} & _U_Left_Shift_opa_f16_2_io_lzd_result})
                - {2'h0, io_opb_i[46:43], io_opb_i[42] | opb_exp_is_zero_f16_2})
             + {3'h0,
                {4{opb_exp_is_zero_f16_2}} & _U_Left_Shift_opb_f16_2_io_lzd_result});
        out_exp_diff_q_f16_3 <=
          7'(7'(7'({1'h0,
                    6'({1'h0, io_opa_i[62:59], io_opa_i[58] | opa_exp_is_zero_f16_3}
                       + 6'hF)}
                   - {3'h0,
                      {4{opa_exp_is_zero_f16_3}} & _U_Left_Shift_opa_f16_3_io_lzd_result})
                - {2'h0, io_opb_i[62:59], io_opb_i[58] | opb_exp_is_zero_f16_3})
             + {3'h0,
                {4{opb_exp_is_zero_f16_3}} & _U_Left_Shift_opb_f16_3_io_lzd_result});
      end
      else begin
        out_exp_diff_q_f64_0 <= 13'(out_exp_diff_q_f64_0 - {12'h0, iter_num_q[0]});
        out_exp_diff_q_f32_1 <= 10'(out_exp_diff_q_f32_1 - {9'h0, iter_num_q[1]});
        out_exp_diff_q_f16_2 <= 7'(out_exp_diff_q_f16_2 - {6'h0, iter_num_q[2]});
        out_exp_diff_q_f16_3 <= 7'(out_exp_diff_q_f16_3 - {6'h0, iter_num_q[3]});
      end
    end
    if (start_handshaked | fsm_q[1] | fsm_q[2] | fsm_q[3]) begin
      if (fsm_q[1])
        iter_num_q <=
          {quo_iter_q_f16_3[9:0] < quo_m1_iter_q_f16_3[9:0],
           quo_iter_q_f16_2[9:0] < quo_m1_iter_q_f16_2[9:0],
           quo_iter_q_f32_1[22:0] < quo_m1_iter_q_f32_1[22:0],
           quo_iter_q_f64_0[51:0] < quo_m1_iter_q_f64_0[51:0]};
      else if (fsm_q[2])
        iter_num_q <= fp_format_onehot_q[0] ? 4'h1 : fp_format_onehot_q[1] ? 4'h3 : 4'h8;
      else
        iter_num_q <= 4'(iter_num_q - 4'h1);
    end
    if (quo_iter_en & (start_handshaked | ~(opb_is_power_of_2_q[0])))
      quo_iter_q_f64_0 <=
        {54{fsm_q[0]}}
        & ((|opb_frac_f64_0)
             ? {2'h1, _opa_frac_l_shifted_f64_0_T_1}
             : (&io_fp_format_i)
                 ? {2'h1, _opa_frac_l_shifted_f64_0_T_1}
                 : fp_format_is_fp32
                     ? {31'h1, _opa_frac_l_shifted_f64_0_T_1[51:29]}
                     : {44'h1, _opa_frac_l_shifted_f64_0_T_1[51:42]}) | {54{fsm_q[1]}}
        & _scale_adder_opa_f64_0_T_2[53:0] | {54{fsm_q[3]}}
        & (_GEN_51 & {nxt_quo_iter_f64_0_1, 2'h2} | _GEN_52 & _GEN_53 | _GEN_54 & _GEN_55
           | _GEN_56 & _GEN_57 | _GEN_58 & _GEN_59);
    if (quo_iter_en & (start_handshaked | ~(opb_is_power_of_2_q[1])))
      quo_iter_q_f32_1 <=
        {25{fsm_q[0]}}
        & ((|opb_frac_f32_1) | _nxt_quo_iter_pre_0_f32_1_T_9
             ? (~(|opb_frac_f32_1) & _nxt_quo_iter_pre_0_f32_1_T_9 & fp_format_is_fp16
                  ? {15'h1, _opa_frac_l_shifted_f32_1_T_1[22:13]}
                  : {2'h1, _opa_frac_l_shifted_f32_1_T_1})
             : fp_format_is_fp32 ? {2'h1, io_opa_i[54:32]} : {15'h1, io_opa_i[25:16]})
        | {25{fsm_q[1]}} & _scale_adder_opa_f32_1_T_2[24:0] | {25{fsm_q[3]}}
        & (_GEN_60 & {nxt_quo_iter_f32_1_1, 2'h2} | _GEN_61 & _GEN_62 | _GEN_63 & _GEN_64
           | _GEN_65 & _GEN_66 | _GEN_67 & _GEN_68);
    if (quo_iter_en & (start_handshaked | ~(opb_is_power_of_2_q[2])))
      quo_iter_q_f16_2 <=
        {12{fsm_q[0]}}
        & {2'h1,
           ((|(io_opb_i[41:32])) | opa_exp_is_zero_f16_2 | opb_exp_is_zero_f16_2)
           & opa_exp_is_zero_f16_2
             ? _U_Left_Shift_opa_f16_2_io_lshift_result[9:0]
             : io_opa_i[41:32]} | {12{fsm_q[1]}} & _scale_adder_opa_f16_2_T_2[11:0]
        | {12{fsm_q[3]}}
        & (_GEN_69 & {nxt_quo_iter_f16_2_1, 2'h2} | _GEN_70 & _GEN_71 | _GEN_72 & _GEN_73
           | _GEN_74 & _GEN_75 | _GEN_76 & _GEN_77);
    if (quo_iter_en & (start_handshaked | ~(opb_is_power_of_2_q[3])))
      quo_iter_q_f16_3 <=
        {12{fsm_q[0]}}
        & {2'h1,
           ((|(io_opb_i[57:48])) | opa_exp_is_zero_f16_3 | opb_exp_is_zero_f16_3)
           & opa_exp_is_zero_f16_3
             ? _U_Left_Shift_opa_f16_3_io_lshift_result[9:0]
             : io_opa_i[57:48]} | {12{fsm_q[1]}} & _scale_adder_opa_f16_3_T_2[11:0]
        | {12{fsm_q[3]}}
        & (_GEN_78 & {nxt_quo_iter_f16_3_1, 2'h2} | _GEN_79 & _GEN_80 | _GEN_81 & _GEN_82
           | _GEN_83 & _GEN_84 | _GEN_85 & _GEN_86);
    if (start_handshaked | fsm_q[1] | fsm_q[3] | fsm_q[4]) begin
      quo_m1_iter_q_f64_0 <=
        {54{fsm_q[0]}}
        & {2'h1,
           opb_exp_is_zero_f64_0
             ? _U_Left_Shift_opb_f64_0_io_lshift_result[51:0]
             : opb_frac_f64_0} | {54{fsm_q[1]}}
        & {51'h0, _scale_adder_opa_f64_0_T_2[56:54]} | {54{fsm_q[3]}}
        & (_GEN_51 & _GEN_53 | _GEN_52 & _GEN_55 | _GEN_54 & _GEN_57 | _GEN_56 & _GEN_59
           | _GEN_58 & {nxt_quo_m1_iter_f64_0_1, 2'h1}) | {54{fsm_q[4]}}
        & (res_is_denormal_f64_0
             ? {rem_is_not_zero_f64_0, correct_quo_r_shifted_f64_0}
             : {2'h0,
                fp_format_onehot_q[2]
                  ? out_frac_post_0_f64_0
                  : fp_format_onehot_q[1]
                      ? {29'h0, out_frac_post_0_f32_0}
                      : {42'h0, out_frac_post_0_f16_0}});
      quo_m1_iter_q_f32_1 <=
        {25{fsm_q[0]}}
        & {2'h1,
           opb_exp_is_zero_f32_1
             ? _U_Left_Shift_opb_f32_1_io_lshift_result[22:0]
             : opb_frac_f32_1} | {25{fsm_q[1]}}
        & {22'h0, _scale_adder_opa_f32_1_T_2[27:25]} | {25{fsm_q[3]}}
        & (_GEN_60 & _GEN_62 | _GEN_61 & _GEN_64 | _GEN_63 & _GEN_66 | _GEN_65 & _GEN_68
           | _GEN_67 & {nxt_quo_m1_iter_f32_1_1, 2'h1}) | {25{fsm_q[4]}}
        & (res_is_denormal_f32_1
             ? {rem_is_not_zero_f32_1, correct_quo_r_shifted_f32_1}
             : {2'h0,
                fp_format_onehot_q[1]
                  ? out_frac_post_0_f32_1
                  : {13'h0, out_frac_post_0_f16_1}});
      quo_m1_iter_q_f16_2 <=
        {12{fsm_q[0]}}
        & {2'h1,
           opb_exp_is_zero_f16_2
             ? _U_Left_Shift_opb_f16_2_io_lshift_result[9:0]
             : io_opb_i[41:32]} | {12{fsm_q[1]}}
        & {9'h0, _scale_adder_opa_f16_2_T_2[14:12]} | {12{fsm_q[3]}}
        & (_GEN_69 & _GEN_71 | _GEN_70 & _GEN_73 | _GEN_72 & _GEN_75 | _GEN_74 & _GEN_77
           | _GEN_76 & {nxt_quo_m1_iter_f16_2_1, 2'h1}) | {12{fsm_q[4]}}
        & (res_is_denormal_f16_2
             ? {rem_is_not_zero_f16_2, _correct_quo_r_shifted_f16_2_T_2}
             : {2'h0, out_frac_post_0_f16_2});
      quo_m1_iter_q_f16_3 <=
        {12{fsm_q[0]}}
        & {2'h1,
           opb_exp_is_zero_f16_3
             ? _U_Left_Shift_opb_f16_3_io_lshift_result[9:0]
             : io_opb_i[57:48]} | {12{fsm_q[1]}}
        & {9'h0, _scale_adder_opa_f16_3_T_2[14:12]} | {12{fsm_q[3]}}
        & (_GEN_78 & _GEN_80 | _GEN_79 & _GEN_82 | _GEN_81 & _GEN_84 | _GEN_83 & _GEN_86
           | _GEN_85 & {nxt_quo_m1_iter_f16_3_1, 2'h1}) | {12{fsm_q[4]}}
        & (res_is_denormal_f16_3
             ? {rem_is_not_zero_f16_3, _correct_quo_r_shifted_f16_3_T_2}
             : {2'h0, out_frac_post_0_f16_3});
    end
    if (start_handshaked | fsm_q[1] | fsm_q[2] | fsm_q[4]) begin
      if (start_handshaked & (&io_fp_format_i) | ~start_handshaked
          & fp_format_onehot_q[2])
        frac_divisor_q_60bit <= {frac_divisor_q_f64_0_temp, 3'h0};
      else if (start_handshaked & fp_format_is_fp32 | ~start_handshaked
               & fp_format_onehot_q[1])
        frac_divisor_q_60bit <=
          {frac_divisor_q_f32_1_temp, 2'h0, frac_divisor_q_f64_0_temp[56:29], 2'h0};
      else
        frac_divisor_q_60bit <=
          {fsm_q[4] & ~res_is_denormal_f16_3
             ? frac_divisor_q_60bit[59:45]
             : {15{fsm_q[0]}} & frac_divisor_q_60bit[59:45] | {15{fsm_q[1]}}
               & 15'({2'h1, quo_m1_iter_q_f16_3[9:0], 3'h0}
                     + 15'(((_scale_adder_opb_in_f16_3_2_T
                               ? {3'h1, quo_m1_iter_q_f16_3[9:0], 2'h0}
                               : 15'h0)
                            | (_scale_adder_opb_in_f16_3_2_T_1
                                 ? {4'h1, quo_m1_iter_q_f16_3[9:0], 1'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_3_2_T_2
                                 ? {3'h1, quo_m1_iter_q_f16_3[9:0], 2'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_3_2_T_3
                                 ? {3'h1, quo_m1_iter_q_f16_3[9:0], 2'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_3_2_T_4
                                 ? {4'h1, quo_m1_iter_q_f16_3[9:0], 1'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_3_2_T_5
                                 ? {4'h1, quo_m1_iter_q_f16_3[9:0], 1'h0}
                                 : 15'h0))
                           + ((_scale_adder_opb_in_f16_3_2_T
                                 ? {3'h1, quo_m1_iter_q_f16_3[9:0], 2'h0}
                                 : 15'h0)
                              | (_scale_adder_opb_in_f16_3_2_T_1
                                   ? {3'h1, quo_m1_iter_q_f16_3[9:0], 2'h0}
                                   : 15'h0)
                              | (_scale_adder_opb_in_f16_3_2_T_2
                                   ? _scale_adder_opb_in_f16_3_2_T_13
                                   : 15'h0)
                              | (_scale_adder_opb_in_f16_3_2_T_4
                                   ? _scale_adder_opb_in_f16_3_2_T_13
                                   : 15'h0)
                              | (_scale_adder_opb_in_f16_3_2_T_6
                                   ? _scale_adder_opb_in_f16_3_2_T_13
                                   : 15'h0)
                              | ((&(quo_m1_iter_q_f16_3[9:7]))
                                   ? _scale_adder_opb_in_f16_3_2_T_13
                                   : 15'h0)))) | {15{fsm_q[2]}}
               & frac_divisor_q_60bit[59:45] | {15{fsm_q[4]}}
               & {2'h0, sticky_without_rem_f16_3},
           fsm_q[4] & ~res_is_denormal_f16_2
             ? frac_divisor_q_60bit[44:30]
             : {15{fsm_q[0]}} & frac_divisor_q_60bit[44:30] | {15{fsm_q[1]}}
               & 15'({2'h1, quo_m1_iter_q_f16_2[9:0], 3'h0}
                     + 15'(((_scale_adder_opb_in_f16_2_2_T
                               ? {3'h1, quo_m1_iter_q_f16_2[9:0], 2'h0}
                               : 15'h0)
                            | (_scale_adder_opb_in_f16_2_2_T_1
                                 ? {4'h1, quo_m1_iter_q_f16_2[9:0], 1'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_2_2_T_2
                                 ? {3'h1, quo_m1_iter_q_f16_2[9:0], 2'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_2_2_T_3
                                 ? {3'h1, quo_m1_iter_q_f16_2[9:0], 2'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_2_2_T_4
                                 ? {4'h1, quo_m1_iter_q_f16_2[9:0], 1'h0}
                                 : 15'h0)
                            | (_scale_adder_opb_in_f16_2_2_T_5
                                 ? {4'h1, quo_m1_iter_q_f16_2[9:0], 1'h0}
                                 : 15'h0))
                           + ((_scale_adder_opb_in_f16_2_2_T
                                 ? {3'h1, quo_m1_iter_q_f16_2[9:0], 2'h0}
                                 : 15'h0)
                              | (_scale_adder_opb_in_f16_2_2_T_1
                                   ? {3'h1, quo_m1_iter_q_f16_2[9:0], 2'h0}
                                   : 15'h0)
                              | (_scale_adder_opb_in_f16_2_2_T_2
                                   ? _scale_adder_opb_in_f16_2_2_T_13
                                   : 15'h0)
                              | (_scale_adder_opb_in_f16_2_2_T_4
                                   ? _scale_adder_opb_in_f16_2_2_T_13
                                   : 15'h0)
                              | (_scale_adder_opb_in_f16_2_2_T_6
                                   ? _scale_adder_opb_in_f16_2_2_T_13
                                   : 15'h0)
                              | ((&(quo_m1_iter_q_f16_2[9:7]))
                                   ? _scale_adder_opb_in_f16_2_2_T_13
                                   : 15'h0)))) | {15{fsm_q[2]}}
               & frac_divisor_q_60bit[44:30] | {15{fsm_q[4]}}
               & {2'h0, sticky_without_rem_f16_2},
           frac_divisor_q_f32_1_temp[27:13],
           frac_divisor_q_f64_0_temp[56:42]};
    end
    if (start_handshaked | fsm_q[2] | fsm_q[3]) begin
      nr_f_r_6b_for_nxt_cycle_s0_qds_q_f64_0 <=
        fsm_q[2]
          ? 6'(_f_r_s_iter_init_pre_f64_0_T_2[56:51] + f_r_c_iter_init_f64_0[57:52])
          : _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_0;
      nr_f_r_6b_for_nxt_cycle_s0_qds_q_f32_1 <=
        fsm_q[2]
          ? 6'(_f_r_s_iter_init_pre_f32_1_T_2[27:22] + f_r_c_iter_init_f32_1[28:23])
          : _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_1;
      nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_2 <=
        fsm_q[2]
          ? 6'(_f_r_s_iter_init_pre_f16_2_T_2[14:9] + f_r_c_iter_init_f16_2[15:10])
          : _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_2;
      nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_3 <=
        fsm_q[2]
          ? 6'(_f_r_s_iter_init_pre_f16_3_T_2[14:9] + f_r_c_iter_init_f16_3[15:10])
          : _u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_3;
    end
    if (start_handshaked | fsm_q[2] | fsm_q[3]) begin
      nr_f_r_7b_for_nxt_cycle_s1_qds_q_f64_0 <=
        fsm_q[2]
          ? 7'(_f_r_s_iter_init_pre_f64_0_T_2[54:48] + f_r_c_iter_init_f64_0[55:49])
          : _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_0;
      nr_f_r_7b_for_nxt_cycle_s1_qds_q_f32_1 <=
        fsm_q[2]
          ? 7'(_f_r_s_iter_init_pre_f32_1_T_2[25:19] + f_r_c_iter_init_f32_1[26:20])
          : _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_1;
      nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_2 <=
        fsm_q[2]
          ? 7'(_f_r_s_iter_init_pre_f16_2_T_2[12:6] + f_r_c_iter_init_f16_2[13:7])
          : _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_2;
      nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_3 <=
        fsm_q[2]
          ? 7'(_f_r_s_iter_init_pre_f16_3_T_2[12:6] + f_r_c_iter_init_f16_3[13:7])
          : _u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_3;
    end
    if (start_handshaked | fsm_q[2] | fsm_q[3])
      f_r_s_q_72bit <=
        fsm_q[2]
          ? (fp_format_onehot_q[2]
               ? {1'h0,
                  _f_r_s_iter_init_pre_f64_0_T_2[57:42],
                  _GEN_87,
                  _f_r_s_iter_init_pre_f64_0_T_2[40:29],
                  _GEN_88,
                  _f_r_s_iter_init_pre_f64_0_T_2[27:0],
                  fp_format_onehot_q[2],
                  12'h0}
               : 72'h0)
            | (fp_format_onehot_q[1]
                 ? {1'h0,
                    _f_r_s_iter_init_pre_f32_1_T_2[28:13],
                    _GEN_89,
                    _f_r_s_iter_init_pre_f32_1_T_2[11:0],
                    fp_format_onehot_q[1],
                    6'h0,
                    _f_r_s_iter_init_pre_f64_0_T_2[57:42],
                    _GEN_87,
                    _f_r_s_iter_init_pre_f64_0_T_2[40:29],
                    _GEN_88,
                    5'h0}
                 : 72'h0)
            | (fp_format_onehot_q[0]
                 ? {1'h0,
                    _f_r_s_iter_init_pre_f16_3_T_2,
                    2'h2,
                    _f_r_s_iter_init_pre_f16_2_T_2,
                    2'h2,
                    _f_r_s_iter_init_pre_f32_1_T_2[28:13],
                    _GEN_89,
                    1'h0,
                    _f_r_s_iter_init_pre_f64_0_T_2[57:42],
                    _GEN_87}
                 : 72'h0)
          : _u_r64_block_vector_io_nxt_f_r_s_o_2;
    if (start_handshaked | fsm_q[2] | fsm_q[3])
      f_r_c_q_72bit <=
        fsm_q[2]
          ? (fp_format_onehot_q[2] ? {f_r_c_iter_init_f64_0, 12'h0} : 72'h0)
            | (fp_format_onehot_q[1]
                 ? {f_r_c_iter_init_f32_1, 5'h0, f_r_c_iter_init_f64_0[59:29], 5'h0}
                 : 72'h0)
            | (fp_format_onehot_q[0]
                 ? {f_r_c_iter_init_f16_3,
                    f_r_c_iter_init_f16_2,
                    f_r_c_iter_init_f32_1[30:13],
                    f_r_c_iter_init_f64_0[59:42]}
                 : 72'h0)
          : _u_r64_block_vector_io_nxt_f_r_c_o_2;
    if (start_handshaked | fsm_q[2] | fsm_q[3]) begin
      prev_quo_dig_q_f64_0 <=
        fsm_q[2]
          ? {3'h0, ~integer_quo_is_pos_2_f64_0, integer_quo_is_pos_2_f64_0}
          : _u_r64_block_vector_io_nxt_quo_dig_o_0_2;
      prev_quo_dig_q_f32_1 <=
        fsm_q[2]
          ? {3'h0, ~integer_quo_is_pos_2_f32_1, integer_quo_is_pos_2_f32_1}
          : _u_r64_block_vector_io_nxt_quo_dig_o_1_2;
      prev_quo_dig_q_f16_2 <=
        fsm_q[2]
          ? {3'h0, ~integer_quo_is_pos_2_f16_2, integer_quo_is_pos_2_f16_2}
          : _u_r64_block_vector_io_nxt_quo_dig_o_2_2;
      prev_quo_dig_q_f16_3 <=
        fsm_q[2]
          ? {3'h0, ~integer_quo_is_pos_2_f16_3, integer_quo_is_pos_2_f16_3}
          : _u_r64_block_vector_io_nxt_quo_dig_o_3_2;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        fsm_q = _RANDOM[5'h0][5:0];
        opb_is_power_of_2_q = _RANDOM[5'h0][9:6];
        fp_format_onehot_q = _RANDOM[5'h0][13:11];
        rm_q = _RANDOM[5'h0][16:14];
        out_sign_q = _RANDOM[5'h0][20:17];
        res_is_nan_q = _RANDOM[5'h0][24:21];
        res_is_inf_q = _RANDOM[5'h0][28:25];
        res_is_exact_zero_q = {_RANDOM[5'h0][31:29], _RANDOM[5'h1][0]};
        op_invalid_div_q = _RANDOM[5'h1][4:1];
        divided_by_zero_q = _RANDOM[5'h1][8:5];
        out_exp_diff_q_f64_0 = _RANDOM[5'h1][25:13];
        out_exp_diff_q_f32_1 = {_RANDOM[5'h1][31:26], _RANDOM[5'h2][3:0]};
        out_exp_diff_q_f16_2 = _RANDOM[5'h2][10:4];
        out_exp_diff_q_f16_3 = _RANDOM[5'h2][17:11];
        iter_num_q = _RANDOM[5'h2][21:18];
        quo_iter_q_f64_0 = {_RANDOM[5'h2][31:22], _RANDOM[5'h3], _RANDOM[5'h4][11:0]};
        quo_iter_q_f32_1 = {_RANDOM[5'h4][31:12], _RANDOM[5'h5][4:0]};
        quo_iter_q_f16_2 = _RANDOM[5'h5][16:5];
        quo_iter_q_f16_3 = _RANDOM[5'h5][28:17];
        quo_m1_iter_q_f64_0 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6], _RANDOM[5'h7][18:0]};
        quo_m1_iter_q_f32_1 = {_RANDOM[5'h7][31:19], _RANDOM[5'h8][11:0]};
        quo_m1_iter_q_f16_2 = _RANDOM[5'h8][23:12];
        quo_m1_iter_q_f16_3 = {_RANDOM[5'h8][31:24], _RANDOM[5'h9][3:0]};
        frac_divisor_q_60bit = {_RANDOM[5'h9][31:4], _RANDOM[5'hA]};
        nr_f_r_6b_for_nxt_cycle_s0_qds_q_f64_0 = _RANDOM[5'hB][5:0];
        nr_f_r_6b_for_nxt_cycle_s0_qds_q_f32_1 = _RANDOM[5'hB][11:6];
        nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_2 = _RANDOM[5'hB][17:12];
        nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_3 = _RANDOM[5'hB][23:18];
        nr_f_r_7b_for_nxt_cycle_s1_qds_q_f64_0 = _RANDOM[5'hB][30:24];
        nr_f_r_7b_for_nxt_cycle_s1_qds_q_f32_1 = {_RANDOM[5'hB][31], _RANDOM[5'hC][5:0]};
        nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_2 = _RANDOM[5'hC][12:6];
        nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_3 = _RANDOM[5'hC][19:13];
        f_r_s_q_72bit = {_RANDOM[5'hC][31:20], _RANDOM[5'hD], _RANDOM[5'hE][27:0]};
        f_r_c_q_72bit =
          {_RANDOM[5'hE][31:28], _RANDOM[5'hF], _RANDOM[5'h10], _RANDOM[5'h11][3:0]};
        prev_quo_dig_q_f64_0 = _RANDOM[5'h19][6:2];
        prev_quo_dig_q_f32_1 = _RANDOM[5'h19][11:7];
        prev_quo_dig_q_f16_2 = _RANDOM[5'h19][16:12];
        prev_quo_dig_q_f16_3 = _RANDOM[5'h19][21:17];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        fsm_q = 6'h1;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ShiftLeftPriorityWithLZDResult U_Left_Shift_opa_f64_0 (
    .io_src                 (opa_frac_pre_shifted_f64_0),
    .io_priority_shiftValue (opa_frac_pre_shifted_f64_0),
    .io_lshift_result       (_U_Left_Shift_opa_f64_0_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opa_f64_0_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult U_Left_Shift_opb_f64_0 (
    .io_src                 (opb_frac_pre_shifted_f64_0),
    .io_priority_shiftValue (opb_frac_pre_shifted_f64_0),
    .io_lshift_result       (_U_Left_Shift_opb_f64_0_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opb_f64_0_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult_6 U_Left_Shift_opa_f32_1 (
    .io_src                 (opa_frac_pre_shifted_f32_1),
    .io_priority_shiftValue (opa_frac_pre_shifted_f32_1),
    .io_lshift_result       (_U_Left_Shift_opa_f32_1_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opa_f32_1_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult_6 U_Left_Shift_opb_f32_1 (
    .io_src                 (opb_frac_pre_shifted_f32_1),
    .io_priority_shiftValue (opb_frac_pre_shifted_f32_1),
    .io_lshift_result       (_U_Left_Shift_opb_f32_1_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opb_f32_1_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult_8 U_Left_Shift_opa_f16_2 (
    .io_src                 (opa_frac_pre_shifted_f16_2),
    .io_priority_shiftValue (opa_frac_pre_shifted_f16_2),
    .io_lshift_result       (_U_Left_Shift_opa_f16_2_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opa_f16_2_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult_8 U_Left_Shift_opb_f16_2 (
    .io_src                 (opb_frac_pre_shifted_f16_2),
    .io_priority_shiftValue (opb_frac_pre_shifted_f16_2),
    .io_lshift_result       (_U_Left_Shift_opb_f16_2_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opb_f16_2_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult_8 U_Left_Shift_opa_f16_3 (
    .io_src                 (opa_frac_pre_shifted_f16_3),
    .io_priority_shiftValue (opa_frac_pre_shifted_f16_3),
    .io_lshift_result       (_U_Left_Shift_opa_f16_3_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opa_f16_3_io_lzd_result)
  );
  ShiftLeftPriorityWithLZDResult_8 U_Left_Shift_opb_f16_3 (
    .io_src                 (opb_frac_pre_shifted_f16_3),
    .io_priority_shiftValue (opb_frac_pre_shifted_f16_3),
    .io_lshift_result       (_U_Left_Shift_opb_f16_3_io_lshift_result),
    .io_lzd_result          (_U_Left_Shift_opb_f16_3_io_lzd_result)
  );
  fpdiv_r64_block_vector u_r64_block_vector (
    .io_fp_format_onehot                      (fp_format_onehot_q),
    .io_f_r_s_i                               (f_r_s_q_72bit),
    .io_f_r_c_i                               (f_r_c_q_72bit),
    .io_divisor_i                             (frac_divisor_q_60bit),
    .io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_0    (nr_f_r_6b_for_nxt_cycle_s0_qds_q_f64_0),
    .io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_1    (nr_f_r_6b_for_nxt_cycle_s0_qds_q_f32_1),
    .io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_2    (nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_2),
    .io_nr_f_r_6b_for_nxt_cycle_s0_qds_i_3    (nr_f_r_6b_for_nxt_cycle_s0_qds_q_f16_3),
    .io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_0    (nr_f_r_7b_for_nxt_cycle_s1_qds_q_f64_0),
    .io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_1    (nr_f_r_7b_for_nxt_cycle_s1_qds_q_f32_1),
    .io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_2    (nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_2),
    .io_nr_f_r_7b_for_nxt_cycle_s1_qds_i_3    (nr_f_r_7b_for_nxt_cycle_s1_qds_q_f16_3),
    .io_nxt_quo_dig_o_0_0                     (_u_r64_block_vector_io_nxt_quo_dig_o_0_0),
    .io_nxt_quo_dig_o_0_1                     (_u_r64_block_vector_io_nxt_quo_dig_o_0_1),
    .io_nxt_quo_dig_o_0_2                     (_u_r64_block_vector_io_nxt_quo_dig_o_0_2),
    .io_nxt_quo_dig_o_1_0                     (_u_r64_block_vector_io_nxt_quo_dig_o_1_0),
    .io_nxt_quo_dig_o_1_1                     (_u_r64_block_vector_io_nxt_quo_dig_o_1_1),
    .io_nxt_quo_dig_o_1_2                     (_u_r64_block_vector_io_nxt_quo_dig_o_1_2),
    .io_nxt_quo_dig_o_2_0                     (_u_r64_block_vector_io_nxt_quo_dig_o_2_0),
    .io_nxt_quo_dig_o_2_1                     (_u_r64_block_vector_io_nxt_quo_dig_o_2_1),
    .io_nxt_quo_dig_o_2_2                     (_u_r64_block_vector_io_nxt_quo_dig_o_2_2),
    .io_nxt_quo_dig_o_3_0                     (_u_r64_block_vector_io_nxt_quo_dig_o_3_0),
    .io_nxt_quo_dig_o_3_1                     (_u_r64_block_vector_io_nxt_quo_dig_o_3_1),
    .io_nxt_quo_dig_o_3_2                     (_u_r64_block_vector_io_nxt_quo_dig_o_3_2),
    .io_nxt_f_r_s_o_2                         (_u_r64_block_vector_io_nxt_f_r_s_o_2),
    .io_nxt_f_r_c_o_2                         (_u_r64_block_vector_io_nxt_f_r_c_o_2),
    .io_adder_6b_res_for_nxt_cycle_s0_qds_o_0
      (_u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_0),
    .io_adder_6b_res_for_nxt_cycle_s0_qds_o_1
      (_u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_1),
    .io_adder_6b_res_for_nxt_cycle_s0_qds_o_2
      (_u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_2),
    .io_adder_6b_res_for_nxt_cycle_s0_qds_o_3
      (_u_r64_block_vector_io_adder_6b_res_for_nxt_cycle_s0_qds_o_3),
    .io_adder_7b_res_for_nxt_cycle_s1_qds_o_0
      (_u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_0),
    .io_adder_7b_res_for_nxt_cycle_s1_qds_o_1
      (_u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_1),
    .io_adder_7b_res_for_nxt_cycle_s1_qds_o_2
      (_u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_2),
    .io_adder_7b_res_for_nxt_cycle_s1_qds_o_3
      (_u_r64_block_vector_io_adder_7b_res_for_nxt_cycle_s1_qds_o_3)
  );
  assign io_start_ready_o = fsm_q[0];
  assign io_finish_valid_o = fsm_q[5];
  assign io_fpdiv_res_o =
    fsm_q[4]
      ? (fp_format_onehot_q[2]
           ? {out_sign_q[0],
              out_exp_post_0_f64_0,
              out_frac_post_0_f64_0[51:32],
              fp_format_onehot_q[1]
                ? {out_sign_q[0], out_exp_post_0_f32_0, out_frac_post_0_f32_0[22:16]}
                : out_frac_post_0_f64_0[31:16],
              fp_format_onehot_q[0]
                ? {out_sign_q[0], out_exp_post_0_f16_0, out_frac_post_0_f16_0}
                : fp_format_onehot_q[1]
                    ? out_frac_post_0_f32_0[15:0]
                    : out_frac_post_0_f64_0[15:0]}
           : (fp_format_onehot_q[2]
                ? {out_sign_q[0], out_exp_post_0_f64_0, out_frac_post_0_f64_0}
                : 64'h0)
             | (fp_format_onehot_q[1]
                  ? {out_sign_q[1],
                     out_exp_post_0_f32_1,
                     out_frac_post_0_f32_1,
                     out_sign_q[0],
                     out_exp_post_0_f32_0,
                     out_frac_post_0_f32_0}
                  : 64'h0)
             | (fp_format_onehot_q[0]
                  ? {out_sign_q[3],
                     out_exp_post_0_f16_3,
                     out_frac_post_0_f16_3,
                     out_sign_q[2],
                     out_exp_post_0_f16_2,
                     out_frac_post_0_f16_2,
                     out_sign_q[1],
                     out_exp_post_0_f16_1,
                     out_frac_post_0_f16_1,
                     out_sign_q[0],
                     out_exp_post_0_f16_0,
                     out_frac_post_0_f16_0}
                  : 64'h0))
      : fp_format_onehot_q[2]
          ? {out_sign_q[0],
             out_exp_post_1_f64_0,
             out_frac_post_1_f64_0[51:32],
             fp_format_onehot_q[1]
               ? {out_sign_q[0], out_exp_post_1_f32_0, out_frac_post_1_f32_0[22:16]}
               : out_frac_post_1_f64_0[31:16],
             fp_format_onehot_q[0]
               ? {out_sign_q[0], out_exp_post_1_f16_0, out_frac_post_1_f16_0}
               : fp_format_onehot_q[1]
                   ? out_frac_post_1_f32_0[15:0]
                   : out_frac_post_1_f64_0[15:0]}
          : (fp_format_onehot_q[2]
               ? {out_sign_q[0], out_exp_post_1_f64_0, out_frac_post_1_f64_0}
               : 64'h0)
            | (fp_format_onehot_q[1]
                 ? {out_sign_q[1],
                    res_is_denormal_f32_1 | res_is_nan_q[1] | res_is_inf_q[1]
                    | res_is_exact_zero_q[1]
                      ? (res_is_nan_q[1] | res_is_inf_q[1]
                           ? 8'hFF
                           : res_is_exact_zero_q[1]
                               ? 8'h0
                               : {7'h0, carry_after_round_f32_1})
                      : out_exp_post_0_f32_1,
                    res_is_denormal_f32_1 | res_is_nan_q[1] | res_is_inf_q[1]
                    | res_is_exact_zero_q[1]
                      ? (res_is_nan_q[1]
                           ? 23'h400000
                           : res_is_inf_q[1] | res_is_exact_zero_q[1]
                               ? 23'h0
                               : quo_rounded_f32_1[22:0])
                      : quo_m1_iter_q_f32_1[22:0],
                    out_sign_q[0],
                    out_exp_post_1_f32_0,
                    out_frac_post_1_f32_0}
                 : 64'h0)
            | (fp_format_onehot_q[0]
                 ? {out_sign_q[3],
                    res_is_denormal_f16_3 | res_is_nan_q[3] | res_is_inf_q[3]
                    | res_is_exact_zero_q[3]
                      ? (res_is_nan_q[3] | res_is_inf_q[3]
                           ? 5'h1F
                           : res_is_exact_zero_q[3]
                               ? 5'h0
                               : {4'h0, quo_rounded_f16_3[10]})
                      : out_exp_post_0_f16_3,
                    res_is_denormal_f16_3 | res_is_nan_q[3] | res_is_inf_q[3]
                    | res_is_exact_zero_q[3]
                      ? (res_is_nan_q[3]
                           ? 10'h200
                           : res_is_inf_q[3] | res_is_exact_zero_q[3]
                               ? 10'h0
                               : quo_rounded_f16_3[9:0])
                      : quo_m1_iter_q_f16_3[9:0],
                    out_sign_q[2],
                    res_is_denormal_f16_2 | res_is_nan_q[2] | res_is_inf_q[2]
                    | res_is_exact_zero_q[2]
                      ? (res_is_nan_q[2] | res_is_inf_q[2]
                           ? 5'h1F
                           : res_is_exact_zero_q[2]
                               ? 5'h0
                               : {4'h0, quo_rounded_f16_2[10]})
                      : out_exp_post_0_f16_2,
                    res_is_denormal_f16_2 | res_is_nan_q[2] | res_is_inf_q[2]
                    | res_is_exact_zero_q[2]
                      ? (res_is_nan_q[2]
                           ? 10'h200
                           : res_is_inf_q[2] | res_is_exact_zero_q[2]
                               ? 10'h0
                               : quo_rounded_f16_2[9:0])
                      : quo_m1_iter_q_f16_2[9:0],
                    out_sign_q[1],
                    res_is_denormal_f32_1 | res_is_nan_q[1] | res_is_inf_q[1]
                    | res_is_exact_zero_q[1]
                      ? (res_is_nan_q[1] | res_is_inf_q[1]
                           ? 5'h1F
                           : res_is_exact_zero_q[1]
                               ? 5'h0
                               : {4'h0, carry_after_round_f32_1})
                      : out_exp_post_0_f16_1,
                    res_is_denormal_f32_1 | res_is_nan_q[1] | res_is_inf_q[1]
                    | res_is_exact_zero_q[1]
                      ? (res_is_nan_q[1]
                           ? 10'h200
                           : res_is_inf_q[1] | res_is_exact_zero_q[1]
                               ? 10'h0
                               : quo_rounded_f32_1[9:0])
                      : quo_m1_iter_q_f32_1[9:0],
                    out_sign_q[0],
                    out_exp_post_1_f16_0,
                    out_frac_post_1_f16_0}
                 : 64'h0);
  assign io_fflags_o =
    {fp_format_onehot_q[0]
       ? {op_invalid_div_q[3],
          divided_by_zero_q[3],
          fflags_overflow_3,
          res_is_denormal_f16_3 & fsm_q[5]
            & (~(quo_rounded_f16_3[10])
               | ~(_correct_quo_r_shifted_f16_3_T_2[0]
                   & (_overflow_to_inf_f16_3_T
                      & (sticky_without_rem_f16_3[12] & sticky_correct_f16_3
                         | _correct_quo_r_shifted_f16_3_T_2[0]
                         & sticky_without_rem_f16_3[12]) | _overflow_to_inf_f16_3_T_8
                      & _test_uf_need_rup_correct_f16_3_T_12 & out_sign_q[3]
                      | _overflow_to_inf_f16_3_T_3 & _test_uf_need_rup_correct_f16_3_T_12
                      & ~(out_sign_q[3]) | _overflow_to_inf_f16_3_T_1
                      & sticky_without_rem_f16_3[12]))) & inexact_f16_3
            & ~(res_is_exact_zero_q[3]) & ~(res_is_inf_q[3]) & ~(res_is_nan_q[3]),
          (fflags_overflow_3 | inexact_f16_3) & ~(res_is_inf_q[3]) & ~(res_is_nan_q[3])
            & ~(res_is_exact_zero_q[3])}
       : 5'h0,
     fp_format_onehot_q[0]
       ? {op_invalid_div_q[2],
          divided_by_zero_q[2],
          fflags_overflow_2,
          res_is_denormal_f16_2 & fsm_q[5]
            & (~(quo_rounded_f16_2[10])
               | ~(_correct_quo_r_shifted_f16_2_T_2[0]
                   & (_overflow_to_inf_f16_3_T
                      & (sticky_without_rem_f16_2[12] & sticky_correct_f16_2
                         | _correct_quo_r_shifted_f16_2_T_2[0]
                         & sticky_without_rem_f16_2[12]) | _overflow_to_inf_f16_3_T_8
                      & _test_uf_need_rup_correct_f16_2_T_12 & out_sign_q[2]
                      | _overflow_to_inf_f16_3_T_3 & _test_uf_need_rup_correct_f16_2_T_12
                      & ~(out_sign_q[2]) | _overflow_to_inf_f16_3_T_1
                      & sticky_without_rem_f16_2[12]))) & inexact_f16_2
            & ~(res_is_exact_zero_q[2]) & ~(res_is_inf_q[2]) & ~(res_is_nan_q[2]),
          (fflags_overflow_2 | inexact_f16_2) & ~(res_is_inf_q[2]) & ~(res_is_nan_q[2])
            & ~(res_is_exact_zero_q[2])}
       : 5'h0,
     fp_format_onehot_q[1] | fp_format_onehot_q[0]
       ? {op_invalid_div_q[1],
          divided_by_zero_q[1],
          fflags_overflow_1,
          res_is_denormal_f32_1 & fsm_q[5]
            & (~carry_after_round_f32_1
               | ~(correct_quo_r_shifted_f32_1[0]
                   & (_overflow_to_inf_f16_3_T
                      & (sticky_without_rem_f32_1[24] & sticky_correct_f32_1
                         | correct_quo_r_shifted_f32_1[0] & sticky_without_rem_f32_1[24])
                      | _overflow_to_inf_f16_3_T_8 & _test_uf_need_rup_correct_f32_1_T_12
                      & out_sign_q[1] | _overflow_to_inf_f16_3_T_3
                      & _test_uf_need_rup_correct_f32_1_T_12 & ~(out_sign_q[1])
                      | _overflow_to_inf_f16_3_T_1 & sticky_without_rem_f32_1[24])))
            & inexact_f32_1 & ~(res_is_exact_zero_q[1]) & ~(res_is_inf_q[1])
            & ~(res_is_nan_q[1]),
          (fflags_overflow_1 | inexact_f32_1) & ~(res_is_inf_q[1]) & ~(res_is_nan_q[1])
            & ~(res_is_exact_zero_q[1])}
       : 5'h0,
     op_invalid_div_q[0],
     divided_by_zero_q[0],
     fflags_overflow,
     res_is_denormal_f64_0 & fsm_q[5]
       & (~carry_after_round_f64_0
          | ~(correct_quo_r_shifted_f64_0[0]
              & (_overflow_to_inf_f16_3_T
                 & (sticky_without_rem_f64_0[53] & sticky_correct_f64_0
                    | correct_quo_r_shifted_f64_0[0] & sticky_without_rem_f64_0[53])
                 | _overflow_to_inf_f16_3_T_8 & _test_uf_need_rup_correct_f64_0_T_12
                 & out_sign_q[0] | _overflow_to_inf_f16_3_T_3
                 & _test_uf_need_rup_correct_f64_0_T_12 & ~(out_sign_q[0])
                 | _overflow_to_inf_f16_3_T_1 & sticky_without_rem_f64_0[53])))
       & inexact_f64_0 & ~(res_is_exact_zero_q[0]) & ~(res_is_inf_q[0])
       & ~(res_is_nan_q[0]),
     (fflags_overflow | inexact_f64_0) & ~(res_is_inf_q[0]) & ~(res_is_nan_q[0])
       & ~(res_is_exact_zero_q[0])};
endmodule

