REG_INTERRUPT_TRIG,VAR_0
WL18XX_INTR_TRIG_EVENT_ACK,VAR_1
wlcore_write_reg,FUNC_0
wl18xx_ack_event,FUNC_1
wl,VAR_2
