[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ArrayInst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 90
LIB: work
FILE: ${SURELOG_DIR}/tests/ArrayInst/dut.sv
n<> u<89> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<89> s<88> l<1:1>
  n<> u<88> t<Source_text> p<89> c<8> l<1:1> el<10:10>
    n<> u<8> t<Description> p<88> c<7> s<35> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:13>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<qq> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:10>
          n<> u<4> t<List_of_ports> p<5> l<1:10> el<1:12>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
    n<> u<35> t<Description> p<88> c<34> s<87> l<4:1> el<6:10>
      n<> u<34> t<Module_declaration> p<35> c<12> l<4:1> el<6:10>
        n<> u<12> t<Module_nonansi_header> p<34> c<9> s<32> l<4:1> el<4:16>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<4:1> el<4:7>
          n<flop> u<10> t<STRING_CONST> p<12> s<11> l<4:8> el<4:12>
          n<> u<11> t<List_of_ports> p<12> l<4:13> el<4:15>
        n<> u<32> t<Module_item> p<34> c<31> s<33> l<5:3> el<5:15>
          n<> u<31> t<Non_port_module_item> p<32> c<30> l<5:3> el<5:15>
            n<> u<30> t<Module_or_generate_item> p<31> c<29> l<5:3> el<5:15>
              n<> u<29> t<Module_instantiation> p<30> c<13> l<5:3> el<5:15>
                n<qq> u<13> t<STRING_CONST> p<29> s<28> l<5:3> el<5:5>
                n<> u<28> t<Hierarchical_instance> p<29> c<25> l<5:6> el<5:14>
                  n<> u<25> t<Name_of_instance> p<28> c<14> s<27> l<5:6> el<5:12>
                    n<q> u<14> t<STRING_CONST> p<25> s<24> l<5:6> el<5:7>
                    n<> u<24> t<Unpacked_dimension> p<25> c<23> l<5:7> el<5:12>
                      n<> u<23> t<Constant_range> p<24> c<18> l<5:8> el<5:11>
                        n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<5:8> el<5:9>
                          n<> u<17> t<Constant_primary> p<18> c<16> l<5:8> el<5:9>
                            n<> u<16> t<Primary_literal> p<17> c<15> l<5:8> el<5:9>
                              n<1> u<15> t<INT_CONST> p<16> l<5:8> el<5:9>
                        n<> u<22> t<Constant_expression> p<23> c<21> l<5:10> el<5:11>
                          n<> u<21> t<Constant_primary> p<22> c<20> l<5:10> el<5:11>
                            n<> u<20> t<Primary_literal> p<21> c<19> l<5:10> el<5:11>
                              n<0> u<19> t<INT_CONST> p<20> l<5:10> el<5:11>
                  n<> u<27> t<List_of_port_connections> p<28> c<26> l<5:13> el<5:13>
                    n<> u<26> t<Ordered_port_connection> p<27> l<5:13> el<5:13>
        n<> u<33> t<ENDMODULE> p<34> l<6:1> el<6:10>
    n<> u<87> t<Description> p<88> c<86> l<8:1> el<10:10>
      n<> u<86> t<Module_declaration> p<87> c<39> l<8:1> el<10:10>
        n<> u<39> t<Module_nonansi_header> p<86> c<36> s<84> l<8:1> el<8:14>
          n<module> u<36> t<Module_keyword> p<39> s<37> l<8:1> el<8:7>
          n<top> u<37> t<STRING_CONST> p<39> s<38> l<8:8> el<8:11>
          n<> u<38> t<List_of_ports> p<39> l<8:11> el<8:13>
        n<> u<84> t<Module_item> p<86> c<83> s<85> l<9:3> el<9:60>
          n<> u<83> t<Non_port_module_item> p<84> c<82> l<9:3> el<9:60>
            n<> u<82> t<Module_or_generate_item> p<83> c<81> l<9:3> el<9:60>
              n<> u<81> t<Module_instantiation> p<82> c<40> l<9:3> el<9:60>
                n<flop> u<40> t<STRING_CONST> p<81> s<55> l<9:3> el<9:7>
                n<> u<55> t<Hierarchical_instance> p<81> c<52> s<80> l<9:8> el<9:30>
                  n<> u<52> t<Name_of_instance> p<55> c<41> s<54> l<9:8> el<9:28>
                    n<flop_instances1> u<41> t<STRING_CONST> p<52> s<51> l<9:8> el<9:23>
                    n<> u<51> t<Unpacked_dimension> p<52> c<50> l<9:23> el<9:28>
                      n<> u<50> t<Constant_range> p<51> c<45> l<9:24> el<9:27>
                        n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<9:24> el<9:25>
                          n<> u<44> t<Constant_primary> p<45> c<43> l<9:24> el<9:25>
                            n<> u<43> t<Primary_literal> p<44> c<42> l<9:24> el<9:25>
                              n<1> u<42> t<INT_CONST> p<43> l<9:24> el<9:25>
                        n<> u<49> t<Constant_expression> p<50> c<48> l<9:26> el<9:27>
                          n<> u<48> t<Constant_primary> p<49> c<47> l<9:26> el<9:27>
                            n<> u<47> t<Primary_literal> p<48> c<46> l<9:26> el<9:27>
                              n<0> u<46> t<INT_CONST> p<47> l<9:26> el<9:27>
                  n<> u<54> t<List_of_port_connections> p<55> c<53> l<9:29> el<9:29>
                    n<> u<53> t<Ordered_port_connection> p<54> l<9:29> el<9:29>
                n<> u<80> t<Hierarchical_instance> p<81> c<77> l<9:32> el<9:59>
                  n<> u<77> t<Name_of_instance> p<80> c<56> s<79> l<9:32> el<9:57>
                    n<flop_instances2> u<56> t<STRING_CONST> p<77> s<66> l<9:32> el<9:47>
                    n<> u<66> t<Unpacked_dimension> p<77> c<65> s<76> l<9:47> el<9:52>
                      n<> u<65> t<Constant_range> p<66> c<60> l<9:48> el<9:51>
                        n<> u<60> t<Constant_expression> p<65> c<59> s<64> l<9:48> el<9:49>
                          n<> u<59> t<Constant_primary> p<60> c<58> l<9:48> el<9:49>
                            n<> u<58> t<Primary_literal> p<59> c<57> l<9:48> el<9:49>
                              n<2> u<57> t<INT_CONST> p<58> l<9:48> el<9:49>
                        n<> u<64> t<Constant_expression> p<65> c<63> l<9:50> el<9:51>
                          n<> u<63> t<Constant_primary> p<64> c<62> l<9:50> el<9:51>
                            n<> u<62> t<Primary_literal> p<63> c<61> l<9:50> el<9:51>
                              n<0> u<61> t<INT_CONST> p<62> l<9:50> el<9:51>
                    n<> u<76> t<Unpacked_dimension> p<77> c<75> l<9:52> el<9:57>
                      n<> u<75> t<Constant_range> p<76> c<70> l<9:53> el<9:56>
                        n<> u<70> t<Constant_expression> p<75> c<69> s<74> l<9:53> el<9:54>
                          n<> u<69> t<Constant_primary> p<70> c<68> l<9:53> el<9:54>
                            n<> u<68> t<Primary_literal> p<69> c<67> l<9:53> el<9:54>
                              n<1> u<67> t<INT_CONST> p<68> l<9:53> el<9:54>
                        n<> u<74> t<Constant_expression> p<75> c<73> l<9:55> el<9:56>
                          n<> u<73> t<Constant_primary> p<74> c<72> l<9:55> el<9:56>
                            n<> u<72> t<Primary_literal> p<73> c<71> l<9:55> el<9:56>
                              n<0> u<71> t<INT_CONST> p<72> l<9:55> el<9:56>
                  n<> u<79> t<List_of_port_connections> p<80> c<78> l<9:58> el<9:58>
                    n<> u<78> t<Ordered_port_connection> p<79> l<9:58> el<9:58>
        n<> u<85> t<ENDMODULE> p<86> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:1:1: No timescale set for "qq".
[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:4:1: No timescale set for "flop".
[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:8:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:4:1: Compile module "work@flop".
[INF:CP0303] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:1:1: Compile module "work@qq".
[INF:CP0303] ${SURELOG_DIR}/tests/ArrayInst/dut.sv:8:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
Design                                                 1
Module                                                 3
ModuleArray                                            3
ModuleTypespec                                         2
Range                                                  4
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ArrayInst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@flop (work@flop), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:4:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@flop
  |vpiTypedef:
  \_ModuleTypespec: (qq), line:5:3, endln:5:5
    |vpiParent:
    \_Module: work@flop (work@flop), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:4:1, endln:6:10
    |vpiName:qq
  |vpiImportTypespec:
  \_ModuleTypespec: (qq), line:5:3, endln:5:5
  |vpiDefName:work@flop
  |vpiModuleArrays:
  \_ModuleArray: (work@qq), line:5:6, endln:5:7
    |vpiParent:
    \_Module: work@flop (work@flop), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:4:1, endln:6:10
    |vpiName:q
    |vpiFullName:work@qq
    |vpiRange:
    \_Range: , line:5:7, endln:5:12
      |vpiParent:
      \_ModuleArray: (work@qq), line:5:6, endln:5:7
      |vpiLeftRange:
      \_Constant: , line:5:8, endln:5:9
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:10, endln:5:11
        |vpiParent:
        \_Range: , line:5:7, endln:5:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@flop.q.qq), line:5:3, endln:5:5
      |vpiParent:
      \_ModuleArray: (work@qq), line:5:6, endln:5:7
      |vpiName:qq
      |vpiFullName:work@flop.q.qq
      |vpiActual:
      \_ModuleTypespec: (qq), line:5:3, endln:5:5
|vpiAllModules:
\_Module: work@qq (work@qq), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@qq
  |vpiDefName:work@qq
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (flop), line:9:3, endln:9:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop
  |vpiImportTypespec:
  \_ModuleTypespec: (flop), line:9:3, endln:9:7
  |vpiDefName:work@top
  |vpiModuleArrays:
  \_ModuleArray: (work@flop), line:9:8, endln:9:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances1
    |vpiFullName:work@flop
    |vpiRange:
    \_Range: , line:9:23, endln:9:28
      |vpiParent:
      \_ModuleArray: (work@flop), line:9:8, endln:9:23
      |vpiLeftRange:
      \_Constant: , line:9:24, endln:9:25
        |vpiParent:
        \_Range: , line:9:23, endln:9:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:26, endln:9:27
        |vpiParent:
        \_Range: , line:9:23, endln:9:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.flop_instances1.flop), line:9:3, endln:9:7
      |vpiParent:
      \_ModuleArray: (work@flop), line:9:8, endln:9:23
      |vpiName:flop
      |vpiFullName:work@top.flop_instances1.flop
      |vpiActual:
      \_ModuleTypespec: (flop), line:9:3, endln:9:7
  |vpiModuleArrays:
  \_ModuleArray: (work@flop), line:9:32, endln:9:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayInst/dut.sv, line:8:1, endln:10:10
    |vpiName:flop_instances2
    |vpiFullName:work@flop
    |vpiRange:
    \_Range: , line:9:47, endln:9:52
      |vpiParent:
      \_ModuleArray: (work@flop), line:9:32, endln:9:47
      |vpiLeftRange:
      \_Constant: , line:9:48, endln:9:49
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:50, endln:9:51
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:9:52, endln:9:57
      |vpiParent:
      \_ModuleArray: (work@flop), line:9:32, endln:9:47
      |vpiLeftRange:
      \_Constant: , line:9:53, endln:9:54
        |vpiParent:
        \_Range: , line:9:52, endln:9:57
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:55, endln:9:56
        |vpiParent:
        \_Range: , line:9:52, endln:9:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.flop_instances2.flop), line:9:3, endln:9:7
      |vpiParent:
      \_ModuleArray: (work@flop), line:9:32, endln:9:47
      |vpiName:flop
      |vpiFullName:work@top.flop_instances2.flop
      |vpiActual:
      \_ModuleTypespec: (flop), line:9:3, endln:9:7
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
