
GOD_PLEASE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003884  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003a5c  08003a5c  00004a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ae4  08003ae4  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003ae4  08003ae4  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003ae4  08003ae4  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ae4  08003ae4  00004ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ae8  08003ae8  00004ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003aec  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  20000068  08003b54  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08003b54  000052c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b1ba  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e38  00000000  00000000  00010252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  00012090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ad  00000000  00000000  00012c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001efb2  00000000  00000000  000134dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c624  00000000  00000000  0003248f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0baf  00000000  00000000  0003eab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff662  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003518  00000000  00000000  000ff6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00102bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003a44 	.word	0x08003a44

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	08003a44 	.word	0x08003a44

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021e:	f000 fc1e 	bl	8000a5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000222:	f000 f8b5 	bl	8000390 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_FDCAN1_Init();
 8000226:	f000 f8ff 	bl	8000428 <MX_FDCAN1_Init>
  HAL_FDCAN_Start(&hfdcan1);
 800022a:	4850      	ldr	r0, [pc, #320]	@ (800036c <main+0x154>)
 800022c:	f000 fef2 	bl	8001014 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000230:	2200      	movs	r2, #0
 8000232:	2101      	movs	r1, #1
 8000234:	484d      	ldr	r0, [pc, #308]	@ (800036c <main+0x154>)
 8000236:	f000 ff15 	bl	8001064 <HAL_FDCAN_ActivateNotification>
  lastCANMessageTick = HAL_GetTick();
 800023a:	f000 fc75 	bl	8000b28 <HAL_GetTick>
 800023e:	4603      	mov	r3, r0
 8000240:	4a4b      	ldr	r2, [pc, #300]	@ (8000370 <main+0x158>)
 8000242:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000244:	f000 f996 	bl	8000574 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000248:	f000 f8ee 	bl	8000428 <MX_FDCAN1_Init>
  MX_WWDG_Init();
 800024c:	f000 f972 	bl	8000534 <MX_WWDG_Init>
  MX_SPI1_Init();
 8000250:	f000 f932 	bl	80004b8 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t currentTick = HAL_GetTick();
 8000254:	f000 fc68 	bl	8000b28 <HAL_GetTick>
 8000258:	60f8      	str	r0, [r7, #12]
	  uint32_t psr = hfdcan1.Instance->PSR;
 800025a:	4b44      	ldr	r3, [pc, #272]	@ (800036c <main+0x154>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000260:	60bb      	str	r3, [r7, #8]
	  uint8_t lec = psr & 0x7;
 8000262:	68bb      	ldr	r3, [r7, #8]
 8000264:	b2db      	uxtb	r3, r3
 8000266:	f003 0307 	and.w	r3, r3, #7
 800026a:	71fb      	strb	r3, [r7, #7]
	  if ((currentTick - lastCANMessageTick) > CAN_TIMEOUT_MS){
 800026c:	4b40      	ldr	r3, [pc, #256]	@ (8000370 <main+0x158>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	68fa      	ldr	r2, [r7, #12]
 8000272:	1ad3      	subs	r3, r2, r3
 8000274:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000278:	4293      	cmp	r3, r2
 800027a:	d90c      	bls.n	8000296 <main+0x7e>
	          printf("CAN timeout occurred!\n");
 800027c:	483d      	ldr	r0, [pc, #244]	@ (8000374 <main+0x15c>)
 800027e:	f003 f84d 	bl	800331c <puts>
	          HAL_GPIO_WritePin(GPIOA,PIN3_Pin,GPIO_PIN_RESET);
 8000282:	2200      	movs	r2, #0
 8000284:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000288:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800028c:	f001 fb5c 	bl	8001948 <HAL_GPIO_WritePin>
	          sendSPIMessage(FAULT_CAN_TIMEOUT);
 8000290:	20a4      	movs	r0, #164	@ 0xa4
 8000292:	f000 f9a9 	bl	80005e8 <sendSPIMessage>
	          // Optional: Reset system
	          ///NVIC_SystemReset();
	  }
	  if ((hfdcan1.Instance->PSR & FDCAN_PSR_BO) != 0){
 8000296:	4b35      	ldr	r3, [pc, #212]	@ (800036c <main+0x154>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800029c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d009      	beq.n	80002b8 <main+0xa0>
	  	    // Bus Off = severe fault (e.g., shorted lines)
	  	    HAL_GPIO_WritePin(GPIOA, PIN3_Pin, GPIO_PIN_RESET); // Indicate fault
 80002a4:	2200      	movs	r2, #0
 80002a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002ae:	f001 fb4b 	bl	8001948 <HAL_GPIO_WritePin>
	  	    sendSPIMessage(FAULT_BUS_OFF);
 80002b2:	20a5      	movs	r0, #165	@ 0xa5
 80002b4:	f000 f998 	bl	80005e8 <sendSPIMessage>
	  }
	  if ((currentTick - lastRateCheckTick) > RATE_CHECK_WINDOW_MS) {
 80002b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000378 <main+0x160>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	1ad3      	subs	r3, r2, r3
 80002c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80002c4:	4293      	cmp	r3, r2
 80002c6:	d918      	bls.n	80002fa <main+0xe2>
	      if (canMessageCount > MAX_EXPECTED_MSGS) {
 80002c8:	4b2c      	ldr	r3, [pc, #176]	@ (800037c <main+0x164>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80002d0:	4293      	cmp	r3, r2
 80002d2:	d90c      	bls.n	80002ee <main+0xd6>
	          printf("Blabbering idiot fault detected!\n");
 80002d4:	482a      	ldr	r0, [pc, #168]	@ (8000380 <main+0x168>)
 80002d6:	f003 f821 	bl	800331c <puts>
	          HAL_GPIO_WritePin(GPIOA, PIN7_Pin, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002e4:	f001 fb30 	bl	8001948 <HAL_GPIO_WritePin>
	          sendSPIMessage(FAULT_ACK_ERROR);
 80002e8:	20a1      	movs	r0, #161	@ 0xa1
 80002ea:	f000 f97d 	bl	80005e8 <sendSPIMessage>
	      }
	      canMessageCount = 0;
 80002ee:	4b23      	ldr	r3, [pc, #140]	@ (800037c <main+0x164>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
	      lastRateCheckTick = currentTick;
 80002f4:	4a20      	ldr	r2, [pc, #128]	@ (8000378 <main+0x160>)
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	6013      	str	r3, [r2, #0]
	  }
	  switch(lec){
 80002fa:	79fb      	ldrb	r3, [r7, #7]
 80002fc:	2b03      	cmp	r3, #3
 80002fe:	d022      	beq.n	8000346 <main+0x12e>
 8000300:	2b03      	cmp	r3, #3
 8000302:	dc2e      	bgt.n	8000362 <main+0x14a>
 8000304:	2b01      	cmp	r3, #1
 8000306:	d002      	beq.n	800030e <main+0xf6>
 8000308:	2b02      	cmp	r3, #2
 800030a:	d00e      	beq.n	800032a <main+0x112>
 800030c:	e029      	b.n	8000362 <main+0x14a>
	  	  case 0x1:
	  		  printf("Stuff error\n");
 800030e:	481d      	ldr	r0, [pc, #116]	@ (8000384 <main+0x16c>)
 8000310:	f003 f804 	bl	800331c <puts>
	  		  HAL_GPIO_WritePin(GPIOA, PIN7_Pin, GPIO_PIN_RESET);
 8000314:	2200      	movs	r2, #0
 8000316:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800031a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800031e:	f001 fb13 	bl	8001948 <HAL_GPIO_WritePin>
	  		  sendSPIMessage(FAULT_STUFF_ERROR);
 8000322:	20a2      	movs	r0, #162	@ 0xa2
 8000324:	f000 f960 	bl	80005e8 <sendSPIMessage>
	  		  break;
 8000328:	e01b      	b.n	8000362 <main+0x14a>
	  	  case 0x2:
	  		  printf("Form error\n");
 800032a:	4817      	ldr	r0, [pc, #92]	@ (8000388 <main+0x170>)
 800032c:	f002 fff6 	bl	800331c <puts>
	  		  HAL_GPIO_WritePin(GPIOA, PIN7_Pin, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800033a:	f001 fb05 	bl	8001948 <HAL_GPIO_WritePin>
	  		  sendSPIMessage(FAULT_FORM_ERROR);
 800033e:	20a3      	movs	r0, #163	@ 0xa3
 8000340:	f000 f952 	bl	80005e8 <sendSPIMessage>
	  		  break;
 8000344:	e00d      	b.n	8000362 <main+0x14a>
	  	  case 0x3:
	  		  printf("ACK error (likely no other node)\n");
 8000346:	4811      	ldr	r0, [pc, #68]	@ (800038c <main+0x174>)
 8000348:	f002 ffe8 	bl	800331c <puts>
	  		  HAL_GPIO_WritePin(GPIOA, PIN8_Pin, GPIO_PIN_RESET);
 800034c:	2200      	movs	r2, #0
 800034e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000352:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000356:	f001 faf7 	bl	8001948 <HAL_GPIO_WritePin>
	  		  sendSPIMessage(FAULT_ACK_ERROR);
 800035a:	20a1      	movs	r0, #161	@ 0xa1
 800035c:	f000 f944 	bl	80005e8 <sendSPIMessage>
	  		  break;
 8000360:	bf00      	nop
	  }
	  lastCANMessageTick = currentTick;
 8000362:	4a03      	ldr	r2, [pc, #12]	@ (8000370 <main+0x158>)
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	6013      	str	r3, [r2, #0]
  {
 8000368:	e774      	b.n	8000254 <main+0x3c>
 800036a:	bf00      	nop
 800036c:	20000084 	.word	0x20000084
 8000370:	20000160 	.word	0x20000160
 8000374:	08003a5c 	.word	0x08003a5c
 8000378:	20000168 	.word	0x20000168
 800037c:	20000164 	.word	0x20000164
 8000380:	08003a74 	.word	0x08003a74
 8000384:	08003a98 	.word	0x08003a98
 8000388:	08003aa4 	.word	0x08003aa4
 800038c:	08003ab0 	.word	0x08003ab0

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b094      	sub	sp, #80	@ 0x50
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0318 	add.w	r3, r7, #24
 800039a:	2238      	movs	r2, #56	@ 0x38
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f003 f89c 	bl	80034dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003b6:	f001 fadf 	bl	8001978 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003ba:	2302      	movs	r3, #2
 80003bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003c2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003c4:	2340      	movs	r3, #64	@ 0x40
 80003c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c8:	2302      	movs	r3, #2
 80003ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003cc:	2302      	movs	r3, #2
 80003ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80003d0:	2301      	movs	r3, #1
 80003d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80003d4:	230a      	movs	r3, #10
 80003d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003d8:	2302      	movs	r3, #2
 80003da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80003dc:	2304      	movs	r3, #4
 80003de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003e0:	2302      	movs	r3, #2
 80003e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e4:	f107 0318 	add.w	r3, r7, #24
 80003e8:	4618      	mov	r0, r3
 80003ea:	f001 fb79 	bl	8001ae0 <HAL_RCC_OscConfig>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80003f4:	f000 f90a 	bl	800060c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f8:	230f      	movs	r3, #15
 80003fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003fc:	2301      	movs	r3, #1
 80003fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000400:	2300      	movs	r3, #0
 8000402:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000404:	2300      	movs	r3, #0
 8000406:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2100      	movs	r1, #0
 8000410:	4618      	mov	r0, r3
 8000412:	f001 fe77 	bl	8002104 <HAL_RCC_ClockConfig>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800041c:	f000 f8f6 	bl	800060c <Error_Handler>
  }
}
 8000420:	bf00      	nop
 8000422:	3750      	adds	r7, #80	@ 0x50
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}

08000428 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800042c:	4b20      	ldr	r3, [pc, #128]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800042e:	4a21      	ldr	r2, [pc, #132]	@ (80004b4 <MX_FDCAN1_Init+0x8c>)
 8000430:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000432:	4b1f      	ldr	r3, [pc, #124]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000434:	2200      	movs	r2, #0
 8000436:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000438:	4b1d      	ldr	r3, [pc, #116]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800043a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800043e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000440:	4b1b      	ldr	r3, [pc, #108]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000442:	2200      	movs	r2, #0
 8000444:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000446:	4b1a      	ldr	r3, [pc, #104]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000448:	2200      	movs	r2, #0
 800044a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800044c:	4b18      	ldr	r3, [pc, #96]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800044e:	2200      	movs	r2, #0
 8000450:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000452:	4b17      	ldr	r3, [pc, #92]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000454:	2200      	movs	r2, #0
 8000456:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8000458:	4b15      	ldr	r3, [pc, #84]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800045a:	2205      	movs	r2, #5
 800045c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800045e:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000460:	2201      	movs	r2, #1
 8000462:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000464:	4b12      	ldr	r3, [pc, #72]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000466:	220d      	movs	r2, #13
 8000468:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800046a:	4b11      	ldr	r3, [pc, #68]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800046c:	2202      	movs	r2, #2
 800046e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000470:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000472:	2201      	movs	r2, #1
 8000474:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000476:	4b0e      	ldr	r3, [pc, #56]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000478:	2201      	movs	r2, #1
 800047a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800047c:	4b0c      	ldr	r3, [pc, #48]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800047e:	2201      	movs	r2, #1
 8000480:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000482:	4b0b      	ldr	r3, [pc, #44]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000484:	2201      	movs	r2, #1
 8000486:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0x000;
 8000488:	4b09      	ldr	r3, [pc, #36]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800048a:	2200      	movs	r2, #0
 800048c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800048e:	4b08      	ldr	r3, [pc, #32]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000490:	2200      	movs	r2, #0
 8000492:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000494:	4b06      	ldr	r3, [pc, #24]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 8000496:	2200      	movs	r2, #0
 8000498:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800049a:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <MX_FDCAN1_Init+0x88>)
 800049c:	f000 fc60 	bl	8000d60 <HAL_FDCAN_Init>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80004a6:	f000 f8b1 	bl	800060c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20000084 	.word	0x20000084
 80004b4:	40006400 	.word	0x40006400

080004b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004bc:	4b1b      	ldr	r3, [pc, #108]	@ (800052c <MX_SPI1_Init+0x74>)
 80004be:	4a1c      	ldr	r2, [pc, #112]	@ (8000530 <MX_SPI1_Init+0x78>)
 80004c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004c2:	4b1a      	ldr	r3, [pc, #104]	@ (800052c <MX_SPI1_Init+0x74>)
 80004c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80004c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004ca:	4b18      	ldr	r3, [pc, #96]	@ (800052c <MX_SPI1_Init+0x74>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80004d0:	4b16      	ldr	r3, [pc, #88]	@ (800052c <MX_SPI1_Init+0x74>)
 80004d2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80004d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004d8:	4b14      	ldr	r3, [pc, #80]	@ (800052c <MX_SPI1_Init+0x74>)
 80004da:	2200      	movs	r2, #0
 80004dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004de:	4b13      	ldr	r3, [pc, #76]	@ (800052c <MX_SPI1_Init+0x74>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004e4:	4b11      	ldr	r3, [pc, #68]	@ (800052c <MX_SPI1_Init+0x74>)
 80004e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80004ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004ec:	4b0f      	ldr	r3, [pc, #60]	@ (800052c <MX_SPI1_Init+0x74>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004f2:	4b0e      	ldr	r3, [pc, #56]	@ (800052c <MX_SPI1_Init+0x74>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004f8:	4b0c      	ldr	r3, [pc, #48]	@ (800052c <MX_SPI1_Init+0x74>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004fe:	4b0b      	ldr	r3, [pc, #44]	@ (800052c <MX_SPI1_Init+0x74>)
 8000500:	2200      	movs	r2, #0
 8000502:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <MX_SPI1_Init+0x74>)
 8000506:	2207      	movs	r2, #7
 8000508:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800050a:	4b08      	ldr	r3, [pc, #32]	@ (800052c <MX_SPI1_Init+0x74>)
 800050c:	2200      	movs	r2, #0
 800050e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <MX_SPI1_Init+0x74>)
 8000512:	2208      	movs	r2, #8
 8000514:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000516:	4805      	ldr	r0, [pc, #20]	@ (800052c <MX_SPI1_Init+0x74>)
 8000518:	f002 fa14 	bl	8002944 <HAL_SPI_Init>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000522:	f000 f873 	bl	800060c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	200000e8 	.word	0x200000e8
 8000530:	40013000 	.word	0x40013000

08000534 <MX_WWDG_Init>:
  * @brief WWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_WWDG_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE END WWDG_Init 0 */

  /* USER CODE BEGIN WWDG_Init 1 */

  /* USER CODE END WWDG_Init 1 */
  hwwdg.Instance = WWDG;
 8000538:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <MX_WWDG_Init+0x38>)
 800053a:	4a0d      	ldr	r2, [pc, #52]	@ (8000570 <MX_WWDG_Init+0x3c>)
 800053c:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_1;
 800053e:	4b0b      	ldr	r3, [pc, #44]	@ (800056c <MX_WWDG_Init+0x38>)
 8000540:	2200      	movs	r2, #0
 8000542:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 64;
 8000544:	4b09      	ldr	r3, [pc, #36]	@ (800056c <MX_WWDG_Init+0x38>)
 8000546:	2240      	movs	r2, #64	@ 0x40
 8000548:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 64;
 800054a:	4b08      	ldr	r3, [pc, #32]	@ (800056c <MX_WWDG_Init+0x38>)
 800054c:	2240      	movs	r2, #64	@ 0x40
 800054e:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_DISABLE;
 8000550:	4b06      	ldr	r3, [pc, #24]	@ (800056c <MX_WWDG_Init+0x38>)
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8000556:	4805      	ldr	r0, [pc, #20]	@ (800056c <MX_WWDG_Init+0x38>)
 8000558:	f002 fd7a 	bl	8003050 <HAL_WWDG_Init>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <MX_WWDG_Init+0x32>
  {
    Error_Handler();
 8000562:	f000 f853 	bl	800060c <Error_Handler>
  }
  /* USER CODE BEGIN WWDG_Init 2 */

  /* USER CODE END WWDG_Init 2 */

}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	2000014c 	.word	0x2000014c
 8000570:	40002c00 	.word	0x40002c00

08000574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b086      	sub	sp, #24
 8000578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
 8000586:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000588:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <MX_GPIO_Init+0x70>)
 800058a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800058c:	4a15      	ldr	r2, [pc, #84]	@ (80005e4 <MX_GPIO_Init+0x70>)
 800058e:	f043 0301 	orr.w	r3, r3, #1
 8000592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000594:	4b13      	ldr	r3, [pc, #76]	@ (80005e4 <MX_GPIO_Init+0x70>)
 8000596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000598:	f003 0301 	and.w	r3, r3, #1
 800059c:	603b      	str	r3, [r7, #0]
 800059e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN7_GPIO_Port, PIN7_Pin, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005aa:	f001 f9cd 	bl	8001948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN8_Pin|PIN3_Pin, GPIO_PIN_SET);
 80005ae:	2201      	movs	r2, #1
 80005b0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80005b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005b8:	f001 f9c6 	bl	8001948 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIN7_Pin PIN8_Pin PIN3_Pin */
  GPIO_InitStruct.Pin = PIN7_Pin|PIN8_Pin|PIN3_Pin;
 80005bc:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80005c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005c6:	2301      	movs	r3, #1
 80005c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005ca:	2303      	movs	r3, #3
 80005cc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	4619      	mov	r1, r3
 80005d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d6:	f001 f835 	bl	8001644 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000

080005e8 <sendSPIMessage>:

/* USER CODE BEGIN 4 */
void sendSPIMessage(uint8_t code) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &code, 1, HAL_MAX_DELAY);
 80005f2:	1df9      	adds	r1, r7, #7
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	2201      	movs	r2, #1
 80005fa:	4803      	ldr	r0, [pc, #12]	@ (8000608 <sendSPIMessage+0x20>)
 80005fc:	f002 fa4d 	bl	8002a9a <HAL_SPI_Transmit>
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	200000e8 	.word	0x200000e8

0800060c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000610:	b672      	cpsid	i
}
 8000612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <Error_Handler+0x8>

08000618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800061e:	4b0f      	ldr	r3, [pc, #60]	@ (800065c <HAL_MspInit+0x44>)
 8000620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000622:	4a0e      	ldr	r2, [pc, #56]	@ (800065c <HAL_MspInit+0x44>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6613      	str	r3, [r2, #96]	@ 0x60
 800062a:	4b0c      	ldr	r3, [pc, #48]	@ (800065c <HAL_MspInit+0x44>)
 800062c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000636:	4b09      	ldr	r3, [pc, #36]	@ (800065c <HAL_MspInit+0x44>)
 8000638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800063a:	4a08      	ldr	r2, [pc, #32]	@ (800065c <HAL_MspInit+0x44>)
 800063c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000640:	6593      	str	r3, [r2, #88]	@ 0x58
 8000642:	4b06      	ldr	r3, [pc, #24]	@ (800065c <HAL_MspInit+0x44>)
 8000644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064a:	603b      	str	r3, [r7, #0]
 800064c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800064e:	f001 fa37 	bl	8001ac0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000652:	bf00      	nop
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	40021000 	.word	0x40021000

08000660 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b09e      	sub	sp, #120	@ 0x78
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000668:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	2250      	movs	r2, #80	@ 0x50
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f002 ff2b 	bl	80034dc <memset>
  if(hfdcan->Instance==FDCAN1)
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a28      	ldr	r2, [pc, #160]	@ (800072c <HAL_FDCAN_MspInit+0xcc>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d149      	bne.n	8000724 <HAL_FDCAN_MspInit+0xc4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000696:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800069a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	4618      	mov	r0, r3
 80006a2:	f001 ff13 	bl	80024cc <HAL_RCCEx_PeriphCLKConfig>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80006ac:	f7ff ffae 	bl	800060c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80006b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <HAL_FDCAN_MspInit+0xd0>)
 80006b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000730 <HAL_FDCAN_MspInit+0xd0>)
 80006b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80006bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <HAL_FDCAN_MspInit+0xd0>)
 80006be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006c4:	613b      	str	r3, [r7, #16]
 80006c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c8:	4b19      	ldr	r3, [pc, #100]	@ (8000730 <HAL_FDCAN_MspInit+0xd0>)
 80006ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006cc:	4a18      	ldr	r2, [pc, #96]	@ (8000730 <HAL_FDCAN_MspInit+0xd0>)
 80006ce:	f043 0301 	orr.w	r3, r3, #1
 80006d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d4:	4b16      	ldr	r3, [pc, #88]	@ (8000730 <HAL_FDCAN_MspInit+0xd0>)
 80006d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d8:	f003 0301 	and.w	r3, r3, #1
 80006dc:	60fb      	str	r3, [r7, #12]
 80006de:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80006e0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006e4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e6:	2302      	movs	r3, #2
 80006e8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ee:	2300      	movs	r3, #0
 80006f0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80006f2:	2309      	movs	r3, #9
 80006f4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80006fa:	4619      	mov	r1, r3
 80006fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000700:	f000 ffa0 	bl	8001644 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2100      	movs	r1, #0
 8000708:	2015      	movs	r0, #21
 800070a:	f000 faf4 	bl	8000cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800070e:	2015      	movs	r0, #21
 8000710:	f000 fb0b 	bl	8000d2a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000714:	2200      	movs	r2, #0
 8000716:	2100      	movs	r1, #0
 8000718:	2016      	movs	r0, #22
 800071a:	f000 faec 	bl	8000cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800071e:	2016      	movs	r0, #22
 8000720:	f000 fb03 	bl	8000d2a <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000724:	bf00      	nop
 8000726:	3778      	adds	r7, #120	@ 0x78
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40006400 	.word	0x40006400
 8000730:	40021000 	.word	0x40021000

08000734 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08a      	sub	sp, #40	@ 0x28
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
 800074a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a17      	ldr	r2, [pc, #92]	@ (80007b0 <HAL_SPI_MspInit+0x7c>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d128      	bne.n	80007a8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000756:	4b17      	ldr	r3, [pc, #92]	@ (80007b4 <HAL_SPI_MspInit+0x80>)
 8000758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800075a:	4a16      	ldr	r2, [pc, #88]	@ (80007b4 <HAL_SPI_MspInit+0x80>)
 800075c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000760:	6613      	str	r3, [r2, #96]	@ 0x60
 8000762:	4b14      	ldr	r3, [pc, #80]	@ (80007b4 <HAL_SPI_MspInit+0x80>)
 8000764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000766:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4b11      	ldr	r3, [pc, #68]	@ (80007b4 <HAL_SPI_MspInit+0x80>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000772:	4a10      	ldr	r2, [pc, #64]	@ (80007b4 <HAL_SPI_MspInit+0x80>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <HAL_SPI_MspInit+0x80>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000786:	23a0      	movs	r3, #160	@ 0xa0
 8000788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800078a:	2302      	movs	r3, #2
 800078c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	2300      	movs	r3, #0
 8000790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000792:	2300      	movs	r3, #0
 8000794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000796:	2305      	movs	r3, #5
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	4619      	mov	r1, r3
 80007a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007a4:	f000 ff4e 	bl	8001644 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80007a8:	bf00      	nop
 80007aa:	3728      	adds	r7, #40	@ 0x28
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40013000 	.word	0x40013000
 80007b4:	40021000 	.word	0x40021000

080007b8 <HAL_WWDG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hwwdg: WWDG handle pointer
  * @retval None
  */
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  if(hwwdg->Instance==WWDG)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a0d      	ldr	r2, [pc, #52]	@ (80007fc <HAL_WWDG_MspInit+0x44>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d113      	bne.n	80007f2 <HAL_WWDG_MspInit+0x3a>
  {
    /* USER CODE BEGIN WWDG_MspInit 0 */

    /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 80007ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000800 <HAL_WWDG_MspInit+0x48>)
 80007cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ce:	4a0c      	ldr	r2, [pc, #48]	@ (8000800 <HAL_WWDG_MspInit+0x48>)
 80007d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80007d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80007d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000800 <HAL_WWDG_MspInit+0x48>)
 80007d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
    /* WWDG interrupt Init */
    HAL_NVIC_SetPriority(WWDG_IRQn, 0, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	2000      	movs	r0, #0
 80007e8:	f000 fa85 	bl	8000cf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WWDG_IRQn);
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 fa9c 	bl	8000d2a <HAL_NVIC_EnableIRQ>

    /* USER CODE END WWDG_MspInit 1 */

  }

}
 80007f2:	bf00      	nop
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40002c00 	.word	0x40002c00
 8000800:	40021000 	.word	0x40021000

08000804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <NMI_Handler+0x4>

0800080c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <HardFault_Handler+0x4>

08000814 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <MemManage_Handler+0x4>

0800081c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <BusFault_Handler+0x4>

08000824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <UsageFault_Handler+0x4>

0800082c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr

0800083a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr

08000848 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr

08000856 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800085a:	f000 f953 	bl	8000b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <WWDG_IRQHandler>:

/**
  * @brief This function handles Window watchdog interrupt.
  */
void WWDG_IRQHandler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WWDG_IRQn 0 */

  /* USER CODE END WWDG_IRQn 0 */
  HAL_WWDG_IRQHandler(&hwwdg);
 8000868:	4802      	ldr	r0, [pc, #8]	@ (8000874 <WWDG_IRQHandler+0x10>)
 800086a:	f002 fc15 	bl	8003098 <HAL_WWDG_IRQHandler>
  /* USER CODE BEGIN WWDG_IRQn 1 */

  /* USER CODE END WWDG_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	2000014c 	.word	0x2000014c

08000878 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800087c:	4802      	ldr	r0, [pc, #8]	@ (8000888 <FDCAN1_IT0_IRQHandler+0x10>)
 800087e:	f000 fcd7 	bl	8001230 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000084 	.word	0x20000084

0800088c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000890:	4802      	ldr	r0, [pc, #8]	@ (800089c <FDCAN1_IT1_IRQHandler+0x10>)
 8000892:	f000 fccd 	bl	8001230 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000084 	.word	0x20000084

080008a0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	60f8      	str	r0, [r7, #12]
 80008a8:	60b9      	str	r1, [r7, #8]
 80008aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
 80008b0:	e00a      	b.n	80008c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008b2:	f3af 8000 	nop.w
 80008b6:	4601      	mov	r1, r0
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	1c5a      	adds	r2, r3, #1
 80008bc:	60ba      	str	r2, [r7, #8]
 80008be:	b2ca      	uxtb	r2, r1
 80008c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	3301      	adds	r3, #1
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	697a      	ldr	r2, [r7, #20]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	dbf0      	blt.n	80008b2 <_read+0x12>
  }

  return len;
 80008d0:	687b      	ldr	r3, [r7, #4]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b086      	sub	sp, #24
 80008de:	af00      	add	r7, sp, #0
 80008e0:	60f8      	str	r0, [r7, #12]
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e6:	2300      	movs	r3, #0
 80008e8:	617b      	str	r3, [r7, #20]
 80008ea:	e009      	b.n	8000900 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	1c5a      	adds	r2, r3, #1
 80008f0:	60ba      	str	r2, [r7, #8]
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	3301      	adds	r3, #1
 80008fe:	617b      	str	r3, [r7, #20]
 8000900:	697a      	ldr	r2, [r7, #20]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	429a      	cmp	r2, r3
 8000906:	dbf1      	blt.n	80008ec <_write+0x12>
  }
  return len;
 8000908:	687b      	ldr	r3, [r7, #4]
}
 800090a:	4618      	mov	r0, r3
 800090c:	3718      	adds	r7, #24
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <_close>:

int _close(int file)
{
 8000912:	b480      	push	{r7}
 8000914:	b083      	sub	sp, #12
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800091a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800091e:	4618      	mov	r0, r3
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr

0800092a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800092a:	b480      	push	{r7}
 800092c:	b083      	sub	sp, #12
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
 8000932:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800093a:	605a      	str	r2, [r3, #4]
  return 0;
 800093c:	2300      	movs	r3, #0
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <_isatty>:

int _isatty(int file)
{
 800094a:	b480      	push	{r7}
 800094c:	b083      	sub	sp, #12
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000952:	2301      	movs	r3, #1
}
 8000954:	4618      	mov	r0, r3
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
	...

0800097c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000984:	4a14      	ldr	r2, [pc, #80]	@ (80009d8 <_sbrk+0x5c>)
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <_sbrk+0x60>)
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000990:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d102      	bne.n	800099e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000998:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <_sbrk+0x64>)
 800099a:	4a12      	ldr	r2, [pc, #72]	@ (80009e4 <_sbrk+0x68>)
 800099c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <_sbrk+0x64>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d207      	bcs.n	80009bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009ac:	f002 fde4 	bl	8003578 <__errno>
 80009b0:	4603      	mov	r3, r0
 80009b2:	220c      	movs	r2, #12
 80009b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ba:	e009      	b.n	80009d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009bc:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <_sbrk+0x64>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009c2:	4b07      	ldr	r3, [pc, #28]	@ (80009e0 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	4a05      	ldr	r2, [pc, #20]	@ (80009e0 <_sbrk+0x64>)
 80009cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ce:	68fb      	ldr	r3, [r7, #12]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	2001c000 	.word	0x2001c000
 80009dc:	00000400 	.word	0x00000400
 80009e0:	2000016c 	.word	0x2000016c
 80009e4:	200002c0 	.word	0x200002c0

080009e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009ec:	4b06      	ldr	r3, [pc, #24]	@ (8000a08 <SystemInit+0x20>)
 80009ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009f2:	4a05      	ldr	r2, [pc, #20]	@ (8000a08 <SystemInit+0x20>)
 80009f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a0c:	480d      	ldr	r0, [pc, #52]	@ (8000a44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a0e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a10:	f7ff ffea 	bl	80009e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a14:	480c      	ldr	r0, [pc, #48]	@ (8000a48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a16:	490d      	ldr	r1, [pc, #52]	@ (8000a4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a18:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <LoopForever+0xe>)
  movs r3, #0
 8000a1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000a1c:	e002      	b.n	8000a24 <LoopCopyDataInit>

08000a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a22:	3304      	adds	r3, #4

08000a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a28:	d3f9      	bcc.n	8000a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a58 <LoopForever+0x16>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a30:	e001      	b.n	8000a36 <LoopFillZerobss>

08000a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a34:	3204      	adds	r2, #4

08000a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a38:	d3fb      	bcc.n	8000a32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a3a:	f002 fda3 	bl	8003584 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a3e:	f7ff fbeb 	bl	8000218 <main>

08000a42 <LoopForever>:

LoopForever:
    b LoopForever
 8000a42:	e7fe      	b.n	8000a42 <LoopForever>
  ldr   r0, =_estack
 8000a44:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8000a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a4c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a50:	08003aec 	.word	0x08003aec
  ldr r2, =_sbss
 8000a54:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a58:	200002c0 	.word	0x200002c0

08000a5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a5c:	e7fe      	b.n	8000a5c <ADC1_2_IRQHandler>

08000a5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a5e:	b580      	push	{r7, lr}
 8000a60:	b082      	sub	sp, #8
 8000a62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a64:	2300      	movs	r3, #0
 8000a66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 f939 	bl	8000ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a6e:	200f      	movs	r0, #15
 8000a70:	f000 f80e 	bl	8000a90 <HAL_InitTick>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d002      	beq.n	8000a80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	71fb      	strb	r3, [r7, #7]
 8000a7e:	e001      	b.n	8000a84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a80:	f7ff fdca 	bl	8000618 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a84:	79fb      	ldrb	r3, [r7, #7]

}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a9c:	4b16      	ldr	r3, [pc, #88]	@ (8000af8 <HAL_InitTick+0x68>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d022      	beq.n	8000aea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000aa4:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <HAL_InitTick+0x6c>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <HAL_InitTick+0x68>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ab0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 f944 	bl	8000d46 <HAL_SYSTICK_Config>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d10f      	bne.n	8000ae4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b0f      	cmp	r3, #15
 8000ac8:	d809      	bhi.n	8000ade <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aca:	2200      	movs	r2, #0
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad2:	f000 f910 	bl	8000cf6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8000b00 <HAL_InitTick+0x70>)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6013      	str	r3, [r2, #0]
 8000adc:	e007      	b.n	8000aee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	73fb      	strb	r3, [r7, #15]
 8000ae2:	e004      	b.n	8000aee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	73fb      	strb	r3, [r7, #15]
 8000ae8:	e001      	b.n	8000aee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
 8000aec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000000 	.word	0x20000000
 8000b00:	20000004 	.word	0x20000004

08000b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b08:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <HAL_IncTick+0x1c>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <HAL_IncTick+0x20>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a03      	ldr	r2, [pc, #12]	@ (8000b20 <HAL_IncTick+0x1c>)
 8000b14:	6013      	str	r3, [r2, #0]
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	20000170 	.word	0x20000170
 8000b24:	20000008 	.word	0x20000008

08000b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b2c:	4b03      	ldr	r3, [pc, #12]	@ (8000b3c <HAL_GetTick+0x14>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	20000170 	.word	0x20000170

08000b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b72:	4a04      	ldr	r2, [pc, #16]	@ (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	60d3      	str	r3, [r2, #12]
}
 8000b78:	bf00      	nop
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	0a1b      	lsrs	r3, r3, #8
 8000b92:	f003 0307 	and.w	r3, r3, #7
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	db0b      	blt.n	8000bce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	f003 021f 	and.w	r2, r3, #31
 8000bbc:	4907      	ldr	r1, [pc, #28]	@ (8000bdc <__NVIC_EnableIRQ+0x38>)
 8000bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc2:	095b      	lsrs	r3, r3, #5
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000e100 	.word	0xe000e100

08000be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	6039      	str	r1, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db0a      	blt.n	8000c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	490c      	ldr	r1, [pc, #48]	@ (8000c2c <__NVIC_SetPriority+0x4c>)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	0112      	lsls	r2, r2, #4
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	440b      	add	r3, r1
 8000c04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c08:	e00a      	b.n	8000c20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	4908      	ldr	r1, [pc, #32]	@ (8000c30 <__NVIC_SetPriority+0x50>)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	f003 030f 	and.w	r3, r3, #15
 8000c16:	3b04      	subs	r3, #4
 8000c18:	0112      	lsls	r2, r2, #4
 8000c1a:	b2d2      	uxtb	r2, r2
 8000c1c:	440b      	add	r3, r1
 8000c1e:	761a      	strb	r2, [r3, #24]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000e100 	.word	0xe000e100
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b089      	sub	sp, #36	@ 0x24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f003 0307 	and.w	r3, r3, #7
 8000c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	f1c3 0307 	rsb	r3, r3, #7
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	bf28      	it	cs
 8000c52:	2304      	movcs	r3, #4
 8000c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	2b06      	cmp	r3, #6
 8000c5c:	d902      	bls.n	8000c64 <NVIC_EncodePriority+0x30>
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	3b03      	subs	r3, #3
 8000c62:	e000      	b.n	8000c66 <NVIC_EncodePriority+0x32>
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	f04f 32ff 	mov.w	r2, #4294967295
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	43da      	mvns	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	401a      	ands	r2, r3
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	fa01 f303 	lsl.w	r3, r1, r3
 8000c86:	43d9      	mvns	r1, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	4313      	orrs	r3, r2
         );
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3724      	adds	r7, #36	@ 0x24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
	...

08000c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cac:	d301      	bcc.n	8000cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e00f      	b.n	8000cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cdc <SysTick_Config+0x40>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cba:	210f      	movs	r1, #15
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	f7ff ff8e 	bl	8000be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc4:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <SysTick_Config+0x40>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cca:	4b04      	ldr	r3, [pc, #16]	@ (8000cdc <SysTick_Config+0x40>)
 8000ccc:	2207      	movs	r2, #7
 8000cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	e000e010 	.word	0xe000e010

08000ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f7ff ff29 	bl	8000b40 <__NVIC_SetPriorityGrouping>
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b086      	sub	sp, #24
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	60b9      	str	r1, [r7, #8]
 8000d00:	607a      	str	r2, [r7, #4]
 8000d02:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d04:	f7ff ff40 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 8000d08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff ff90 	bl	8000c34 <NVIC_EncodePriority>
 8000d14:	4602      	mov	r2, r0
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5f 	bl	8000be0 <__NVIC_SetPriority>
}
 8000d22:	bf00      	nop
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ff33 	bl	8000ba4 <__NVIC_EnableIRQ>
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}

08000d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ffa4 	bl	8000c9c <SysTick_Config>
 8000d54:	4603      	mov	r3, r0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e147      	b.n	8001002 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d106      	bne.n	8000d8c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2200      	movs	r2, #0
 8000d82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff fc6a 	bl	8000660 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	699a      	ldr	r2, [r3, #24]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f022 0210 	bic.w	r2, r2, #16
 8000d9a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d9c:	f7ff fec4 	bl	8000b28 <HAL_GetTick>
 8000da0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000da2:	e012      	b.n	8000dca <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000da4:	f7ff fec0 	bl	8000b28 <HAL_GetTick>
 8000da8:	4602      	mov	r2, r0
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	2b0a      	cmp	r3, #10
 8000db0:	d90b      	bls.n	8000dca <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000db6:	f043 0201 	orr.w	r2, r3, #1
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e11b      	b.n	8001002 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	f003 0308 	and.w	r3, r3, #8
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d0e5      	beq.n	8000da4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	699a      	ldr	r2, [r3, #24]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f042 0201 	orr.w	r2, r2, #1
 8000de6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000de8:	f7ff fe9e 	bl	8000b28 <HAL_GetTick>
 8000dec:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000dee:	e012      	b.n	8000e16 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000df0:	f7ff fe9a 	bl	8000b28 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b0a      	cmp	r3, #10
 8000dfc:	d90b      	bls.n	8000e16 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e02:	f043 0201 	orr.w	r2, r3, #1
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e0f5      	b.n	8001002 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d0e5      	beq.n	8000df0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	699a      	ldr	r2, [r3, #24]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f042 0202 	orr.w	r2, r2, #2
 8000e32:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a74      	ldr	r2, [pc, #464]	@ (800100c <HAL_FDCAN_Init+0x2ac>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d103      	bne.n	8000e46 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000e3e:	4a74      	ldr	r2, [pc, #464]	@ (8001010 <HAL_FDCAN_Init+0x2b0>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	7c1b      	ldrb	r3, [r3, #16]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d108      	bne.n	8000e60 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	699a      	ldr	r2, [r3, #24]
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e5c:	619a      	str	r2, [r3, #24]
 8000e5e:	e007      	b.n	8000e70 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	699a      	ldr	r2, [r3, #24]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000e6e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	7c5b      	ldrb	r3, [r3, #17]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d108      	bne.n	8000e8a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	699a      	ldr	r2, [r3, #24]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000e86:	619a      	str	r2, [r3, #24]
 8000e88:	e007      	b.n	8000e9a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	699a      	ldr	r2, [r3, #24]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000e98:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	7c9b      	ldrb	r3, [r3, #18]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d108      	bne.n	8000eb4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	699a      	ldr	r2, [r3, #24]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000eb0:	619a      	str	r2, [r3, #24]
 8000eb2:	e007      	b.n	8000ec4 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	699a      	ldr	r2, [r3, #24]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000ec2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	689a      	ldr	r2, [r3, #8]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	430a      	orrs	r2, r1
 8000ed8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	699a      	ldr	r2, [r3, #24]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000ee8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	691a      	ldr	r2, [r3, #16]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f022 0210 	bic.w	r2, r2, #16
 8000ef8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	2b01      	cmp	r3, #1
 8000f00:	d108      	bne.n	8000f14 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	699a      	ldr	r2, [r3, #24]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f042 0204 	orr.w	r2, r2, #4
 8000f10:	619a      	str	r2, [r3, #24]
 8000f12:	e02c      	b.n	8000f6e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d028      	beq.n	8000f6e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d01c      	beq.n	8000f5e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	699a      	ldr	r2, [r3, #24]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000f32:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	691a      	ldr	r2, [r3, #16]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f042 0210 	orr.w	r2, r2, #16
 8000f42:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d110      	bne.n	8000f6e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	699a      	ldr	r2, [r3, #24]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f042 0220 	orr.w	r2, r2, #32
 8000f5a:	619a      	str	r2, [r3, #24]
 8000f5c:	e007      	b.n	8000f6e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	699a      	ldr	r2, [r3, #24]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f042 0220 	orr.w	r2, r2, #32
 8000f6c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	3b01      	subs	r3, #1
 8000f7c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f7e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000f86:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000f96:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000f98:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000fa2:	d115      	bne.n	8000fd0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fa8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fb2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000fbc:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000fcc:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000fce:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 faca 	bl	8001580 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40006400 	.word	0x40006400
 8001010:	40006500 	.word	0x40006500

08001014 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b01      	cmp	r3, #1
 8001026:	d110      	bne.n	800104a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2202      	movs	r2, #2
 800102c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	699a      	ldr	r2, [r3, #24]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f022 0201 	bic.w	r2, r2, #1
 800103e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2200      	movs	r2, #0
 8001044:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	e006      	b.n	8001058 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104e:	f043 0204 	orr.w	r2, r3, #4
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
  }
}
 8001058:	4618      	mov	r0, r3
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001064:	b480      	push	{r7}
 8001066:	b087      	sub	sp, #28
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001076:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001078:	7dfb      	ldrb	r3, [r7, #23]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d003      	beq.n	8001086 <HAL_FDCAN_ActivateNotification+0x22>
 800107e:	7dfb      	ldrb	r3, [r7, #23]
 8001080:	2b02      	cmp	r3, #2
 8001082:	f040 80c8 	bne.w	8001216 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800108c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	f003 0307 	and.w	r3, r3, #7
 8001094:	2b00      	cmp	r3, #0
 8001096:	d004      	beq.n	80010a2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d03b      	beq.n	800111a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d004      	beq.n	80010b6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d031      	beq.n	800111a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d004      	beq.n	80010ca <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	f003 0304 	and.w	r3, r3, #4
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d027      	beq.n	800111a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d01d      	beq.n	800111a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d004      	beq.n	80010f2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	f003 0310 	and.w	r3, r3, #16
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d013      	beq.n	800111a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d004      	beq.n	8001106 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	f003 0320 	and.w	r3, r3, #32
 8001102:	2b00      	cmp	r3, #0
 8001104:	d009      	beq.n	800111a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800110c:	2b00      	cmp	r3, #0
 800110e:	d00c      	beq.n	800112a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001116:	2b00      	cmp	r3, #0
 8001118:	d107      	bne.n	800112a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f042 0201 	orr.w	r2, r2, #1
 8001128:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	2b00      	cmp	r3, #0
 8001132:	d004      	beq.n	800113e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b00      	cmp	r3, #0
 800113c:	d13b      	bne.n	80011b6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001144:	2b00      	cmp	r3, #0
 8001146:	d004      	beq.n	8001152 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d131      	bne.n	80011b6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001158:	2b00      	cmp	r3, #0
 800115a:	d004      	beq.n	8001166 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	f003 0304 	and.w	r3, r3, #4
 8001162:	2b00      	cmp	r3, #0
 8001164:	d127      	bne.n	80011b6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800116c:	2b00      	cmp	r3, #0
 800116e:	d004      	beq.n	800117a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	f003 0308 	and.w	r3, r3, #8
 8001176:	2b00      	cmp	r3, #0
 8001178:	d11d      	bne.n	80011b6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001180:	2b00      	cmp	r3, #0
 8001182:	d004      	beq.n	800118e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	f003 0310 	and.w	r3, r3, #16
 800118a:	2b00      	cmp	r3, #0
 800118c:	d113      	bne.n	80011b6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	f003 0320 	and.w	r3, r3, #32
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d109      	bne.n	80011b6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d00c      	beq.n	80011c6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d007      	beq.n	80011c6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f042 0202 	orr.w	r2, r2, #2
 80011c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d009      	beq.n	80011e4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	430a      	orrs	r2, r1
 80011e0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d009      	beq.n	8001202 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	430a      	orrs	r2, r1
 80011fe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	430a      	orrs	r2, r1
 8001210:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	e006      	b.n	8001224 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800121a:	f043 0202 	orr.w	r2, r3, #2
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
  }
}
 8001224:	4618      	mov	r0, r3
 8001226:	371c      	adds	r7, #28
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800123e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800124a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800124c:	4013      	ands	r3, r2
 800124e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001262:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001264:	4013      	ands	r3, r2
 8001266:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800126e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001272:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800127a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800127c:	4013      	ands	r3, r2
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001286:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800128a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001292:	6a3a      	ldr	r2, [r7, #32]
 8001294:	4013      	ands	r3, r2
 8001296:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800129e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80012a2:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012aa:	69fa      	ldr	r2, [r7, #28]
 80012ac:	4013      	ands	r3, r2
 80012ae:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012b6:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012be:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	099b      	lsrs	r3, r3, #6
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00c      	beq.n	80012e6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	099b      	lsrs	r3, r3, #6
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d006      	beq.n	80012e6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2240      	movs	r2, #64	@ 0x40
 80012de:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f000 f92d 	bl	8001540 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	0a1b      	lsrs	r3, r3, #8
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d01a      	beq.n	8001328 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	0a1b      	lsrs	r3, r3, #8
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d014      	beq.n	8001328 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001306:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800131e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001320:	6939      	ldr	r1, [r7, #16]
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f000 f8ed 	bl	8001502 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800132a:	2b00      	cmp	r3, #0
 800132c:	d007      	beq.n	800133e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001334:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001336:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 f8ac 	bl	8001496 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800133e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001340:	2b00      	cmp	r3, #0
 8001342:	d007      	beq.n	8001354 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800134a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800134c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f000 f8ac 	bl	80014ac <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001356:	2b00      	cmp	r3, #0
 8001358:	d007      	beq.n	800136a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001360:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001362:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f000 f8ac 	bl	80014c2 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	0a5b      	lsrs	r3, r3, #9
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00d      	beq.n	8001392 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	0a5b      	lsrs	r3, r3, #9
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	2b00      	cmp	r3, #0
 8001380:	d007      	beq.n	8001392 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800138a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 f8a3 	bl	80014d8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	09db      	lsrs	r3, r3, #7
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d019      	beq.n	80013d2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	09db      	lsrs	r3, r3, #7
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d013      	beq.n	80013d2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80013b2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4013      	ands	r3, r2
 80013c0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2280      	movs	r2, #128	@ 0x80
 80013c8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80013ca:	68f9      	ldr	r1, [r7, #12]
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f000 f88d 	bl	80014ec <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	0b5b      	lsrs	r3, r3, #13
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00d      	beq.n	80013fa <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	0b5b      	lsrs	r3, r3, #13
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d007      	beq.n	80013fa <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013f2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f000 f88f 	bl	8001518 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	0bdb      	lsrs	r3, r3, #15
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	d00d      	beq.n	8001422 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	0bdb      	lsrs	r3, r3, #15
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b00      	cmp	r3, #0
 8001410:	d007      	beq.n	8001422 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800141a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f000 f885 	bl	800152c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	0b9b      	lsrs	r3, r3, #14
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	2b00      	cmp	r3, #0
 800142c:	d010      	beq.n	8001450 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	0b9b      	lsrs	r3, r3, #14
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00a      	beq.n	8001450 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001442:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001448:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d007      	beq.n	8001466 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	69fa      	ldr	r2, [r7, #28]
 800145c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800145e:	69f9      	ldr	r1, [r7, #28]
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f000 f881 	bl	8001568 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001466:	6a3b      	ldr	r3, [r7, #32]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d009      	beq.n	8001480 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6a3a      	ldr	r2, [r7, #32]
 8001472:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001478:	6a3b      	ldr	r3, [r7, #32]
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001484:	2b00      	cmp	r3, #0
 8001486:	d002      	beq.n	800148e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 f863 	bl	8001554 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800148e:	bf00      	nop
 8001490:	3730      	adds	r7, #48	@ 0x30
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80014e0:	bf00      	nop
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001502:	b480      	push	{r7}
 8001504:	b083      	sub	sp, #12
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
	...

08001580 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001588:	4b2c      	ldr	r3, [pc, #176]	@ (800163c <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 800158a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a2b      	ldr	r2, [pc, #172]	@ (8001640 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d103      	bne.n	800159e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800159c:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015ac:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015b4:	041a      	lsls	r2, r3, #16
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015d2:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015da:	061a      	lsls	r2, r3, #24
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	e005      	b.n	8001620 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	3304      	adds	r3, #4
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	429a      	cmp	r2, r3
 800162a:	d3f3      	bcc.n	8001614 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 800162c:	bf00      	nop
 800162e:	bf00      	nop
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	4000a400 	.word	0x4000a400
 8001640:	40006800 	.word	0x40006800

08001644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001652:	e15a      	b.n	800190a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	2101      	movs	r1, #1
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	fa01 f303 	lsl.w	r3, r1, r3
 8001660:	4013      	ands	r3, r2
 8001662:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 814c 	beq.w	8001904 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0303 	and.w	r3, r3, #3
 8001674:	2b01      	cmp	r3, #1
 8001676:	d005      	beq.n	8001684 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001680:	2b02      	cmp	r3, #2
 8001682:	d130      	bne.n	80016e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	2203      	movs	r2, #3
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	43db      	mvns	r3, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4013      	ands	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	68da      	ldr	r2, [r3, #12]
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016ba:	2201      	movs	r2, #1
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4013      	ands	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	091b      	lsrs	r3, r3, #4
 80016d0:	f003 0201 	and.w	r2, r3, #1
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	4313      	orrs	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f003 0303 	and.w	r3, r3, #3
 80016ee:	2b03      	cmp	r3, #3
 80016f0:	d017      	beq.n	8001722 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	005b      	lsls	r3, r3, #1
 80016fc:	2203      	movs	r2, #3
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	4013      	ands	r3, r2
 8001708:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	4313      	orrs	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0303 	and.w	r3, r3, #3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d123      	bne.n	8001776 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	08da      	lsrs	r2, r3, #3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	3208      	adds	r2, #8
 8001736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800173a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	220f      	movs	r2, #15
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43db      	mvns	r3, r3
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	4013      	ands	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	691a      	ldr	r2, [r3, #16]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	4313      	orrs	r3, r2
 8001766:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	08da      	lsrs	r2, r3, #3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3208      	adds	r2, #8
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	2203      	movs	r2, #3
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4013      	ands	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 0203 	and.w	r2, r3, #3
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 80a6 	beq.w	8001904 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b8:	4b5b      	ldr	r3, [pc, #364]	@ (8001928 <HAL_GPIO_Init+0x2e4>)
 80017ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017bc:	4a5a      	ldr	r2, [pc, #360]	@ (8001928 <HAL_GPIO_Init+0x2e4>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80017c4:	4b58      	ldr	r3, [pc, #352]	@ (8001928 <HAL_GPIO_Init+0x2e4>)
 80017c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017d0:	4a56      	ldr	r2, [pc, #344]	@ (800192c <HAL_GPIO_Init+0x2e8>)
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	089b      	lsrs	r3, r3, #2
 80017d6:	3302      	adds	r3, #2
 80017d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f003 0303 	and.w	r3, r3, #3
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	220f      	movs	r2, #15
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4013      	ands	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017fa:	d01f      	beq.n	800183c <HAL_GPIO_Init+0x1f8>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a4c      	ldr	r2, [pc, #304]	@ (8001930 <HAL_GPIO_Init+0x2ec>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d019      	beq.n	8001838 <HAL_GPIO_Init+0x1f4>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4a4b      	ldr	r2, [pc, #300]	@ (8001934 <HAL_GPIO_Init+0x2f0>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d013      	beq.n	8001834 <HAL_GPIO_Init+0x1f0>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a4a      	ldr	r2, [pc, #296]	@ (8001938 <HAL_GPIO_Init+0x2f4>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d00d      	beq.n	8001830 <HAL_GPIO_Init+0x1ec>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a49      	ldr	r2, [pc, #292]	@ (800193c <HAL_GPIO_Init+0x2f8>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d007      	beq.n	800182c <HAL_GPIO_Init+0x1e8>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a48      	ldr	r2, [pc, #288]	@ (8001940 <HAL_GPIO_Init+0x2fc>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d101      	bne.n	8001828 <HAL_GPIO_Init+0x1e4>
 8001824:	2305      	movs	r3, #5
 8001826:	e00a      	b.n	800183e <HAL_GPIO_Init+0x1fa>
 8001828:	2306      	movs	r3, #6
 800182a:	e008      	b.n	800183e <HAL_GPIO_Init+0x1fa>
 800182c:	2304      	movs	r3, #4
 800182e:	e006      	b.n	800183e <HAL_GPIO_Init+0x1fa>
 8001830:	2303      	movs	r3, #3
 8001832:	e004      	b.n	800183e <HAL_GPIO_Init+0x1fa>
 8001834:	2302      	movs	r3, #2
 8001836:	e002      	b.n	800183e <HAL_GPIO_Init+0x1fa>
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <HAL_GPIO_Init+0x1fa>
 800183c:	2300      	movs	r3, #0
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	f002 0203 	and.w	r2, r2, #3
 8001844:	0092      	lsls	r2, r2, #2
 8001846:	4093      	lsls	r3, r2
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4313      	orrs	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800184e:	4937      	ldr	r1, [pc, #220]	@ (800192c <HAL_GPIO_Init+0x2e8>)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	089b      	lsrs	r3, r3, #2
 8001854:	3302      	adds	r3, #2
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800185c:	4b39      	ldr	r3, [pc, #228]	@ (8001944 <HAL_GPIO_Init+0x300>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	43db      	mvns	r3, r3
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	4013      	ands	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001878:	693a      	ldr	r2, [r7, #16]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001880:	4a30      	ldr	r2, [pc, #192]	@ (8001944 <HAL_GPIO_Init+0x300>)
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001886:	4b2f      	ldr	r3, [pc, #188]	@ (8001944 <HAL_GPIO_Init+0x300>)
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	43db      	mvns	r3, r3
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018aa:	4a26      	ldr	r2, [pc, #152]	@ (8001944 <HAL_GPIO_Init+0x300>)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80018b0:	4b24      	ldr	r3, [pc, #144]	@ (8001944 <HAL_GPIO_Init+0x300>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4013      	ands	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d003      	beq.n	80018d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001944 <HAL_GPIO_Init+0x300>)
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018da:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <HAL_GPIO_Init+0x300>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	43db      	mvns	r3, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d003      	beq.n	80018fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018fe:	4a11      	ldr	r2, [pc, #68]	@ (8001944 <HAL_GPIO_Init+0x300>)
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3301      	adds	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	fa22 f303 	lsr.w	r3, r2, r3
 8001914:	2b00      	cmp	r3, #0
 8001916:	f47f ae9d 	bne.w	8001654 <HAL_GPIO_Init+0x10>
  }
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	371c      	adds	r7, #28
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	40021000 	.word	0x40021000
 800192c:	40010000 	.word	0x40010000
 8001930:	48000400 	.word	0x48000400
 8001934:	48000800 	.word	0x48000800
 8001938:	48000c00 	.word	0x48000c00
 800193c:	48001000 	.word	0x48001000
 8001940:	48001400 	.word	0x48001400
 8001944:	40010400 	.word	0x40010400

08001948 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	807b      	strh	r3, [r7, #2]
 8001954:	4613      	mov	r3, r2
 8001956:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001958:	787b      	ldrb	r3, [r7, #1]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d003      	beq.n	8001966 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800195e:	887a      	ldrh	r2, [r7, #2]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001964:	e002      	b.n	800196c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001966:	887a      	ldrh	r2, [r7, #2]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d141      	bne.n	8001a0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001986:	4b4b      	ldr	r3, [pc, #300]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800198e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001992:	d131      	bne.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001994:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001996:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800199a:	4a46      	ldr	r2, [pc, #280]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800199c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019a4:	4b43      	ldr	r3, [pc, #268]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019ac:	4a41      	ldr	r2, [pc, #260]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019b4:	4b40      	ldr	r3, [pc, #256]	@ (8001ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2232      	movs	r2, #50	@ 0x32
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	4a3f      	ldr	r2, [pc, #252]	@ (8001abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019c0:	fba2 2303 	umull	r2, r3, r2, r3
 80019c4:	0c9b      	lsrs	r3, r3, #18
 80019c6:	3301      	adds	r3, #1
 80019c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019ca:	e002      	b.n	80019d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019d2:	4b38      	ldr	r3, [pc, #224]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019de:	d102      	bne.n	80019e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f2      	bne.n	80019cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019e6:	4b33      	ldr	r3, [pc, #204]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019f2:	d158      	bne.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e057      	b.n	8001aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019f8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019fe:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001a08:	e04d      	b.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a10:	d141      	bne.n	8001a96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a12:	4b28      	ldr	r3, [pc, #160]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a1e:	d131      	bne.n	8001a84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a20:	4b24      	ldr	r3, [pc, #144]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a26:	4a23      	ldr	r2, [pc, #140]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a30:	4b20      	ldr	r3, [pc, #128]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a38:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2232      	movs	r2, #50	@ 0x32
 8001a46:	fb02 f303 	mul.w	r3, r2, r3
 8001a4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a50:	0c9b      	lsrs	r3, r3, #18
 8001a52:	3301      	adds	r3, #1
 8001a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a56:	e002      	b.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a6a:	d102      	bne.n	8001a72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f2      	bne.n	8001a58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a7e:	d112      	bne.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e011      	b.n	8001aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a84:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001a94:	e007      	b.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a9e:	4a05      	ldr	r2, [pc, #20]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aa4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	431bde83 	.word	0x431bde83

08001ac0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001ac4:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	4a04      	ldr	r2, [pc, #16]	@ (8001adc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001aca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ace:	6093      	str	r3, [r2, #8]
}
 8001ad0:	bf00      	nop
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	40007000 	.word	0x40007000

08001ae0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e2fe      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0301 	and.w	r3, r3, #1
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d075      	beq.n	8001bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001afe:	4b97      	ldr	r3, [pc, #604]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
 8001b06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b08:	4b94      	ldr	r3, [pc, #592]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	2b0c      	cmp	r3, #12
 8001b16:	d102      	bne.n	8001b1e <HAL_RCC_OscConfig+0x3e>
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	2b03      	cmp	r3, #3
 8001b1c:	d002      	beq.n	8001b24 <HAL_RCC_OscConfig+0x44>
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d10b      	bne.n	8001b3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b24:	4b8d      	ldr	r3, [pc, #564]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d05b      	beq.n	8001be8 <HAL_RCC_OscConfig+0x108>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d157      	bne.n	8001be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e2d9      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b44:	d106      	bne.n	8001b54 <HAL_RCC_OscConfig+0x74>
 8001b46:	4b85      	ldr	r3, [pc, #532]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a84      	ldr	r2, [pc, #528]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	e01d      	b.n	8001b90 <HAL_RCC_OscConfig+0xb0>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b5c:	d10c      	bne.n	8001b78 <HAL_RCC_OscConfig+0x98>
 8001b5e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a7e      	ldr	r2, [pc, #504]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a7b      	ldr	r2, [pc, #492]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	e00b      	b.n	8001b90 <HAL_RCC_OscConfig+0xb0>
 8001b78:	4b78      	ldr	r3, [pc, #480]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a77      	ldr	r2, [pc, #476]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	4b75      	ldr	r3, [pc, #468]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a74      	ldr	r2, [pc, #464]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d013      	beq.n	8001bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7fe ffc6 	bl	8000b28 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba0:	f7fe ffc2 	bl	8000b28 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b64      	cmp	r3, #100	@ 0x64
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e29e      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bb2:	4b6a      	ldr	r3, [pc, #424]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0xc0>
 8001bbe:	e014      	b.n	8001bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc0:	f7fe ffb2 	bl	8000b28 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc8:	f7fe ffae 	bl	8000b28 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b64      	cmp	r3, #100	@ 0x64
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e28a      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bda:	4b60      	ldr	r3, [pc, #384]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0xe8>
 8001be6:	e000      	b.n	8001bea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d075      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bf6:	4b59      	ldr	r3, [pc, #356]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f003 030c 	and.w	r3, r3, #12
 8001bfe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c00:	4b56      	ldr	r3, [pc, #344]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	f003 0303 	and.w	r3, r3, #3
 8001c08:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	2b0c      	cmp	r3, #12
 8001c0e:	d102      	bne.n	8001c16 <HAL_RCC_OscConfig+0x136>
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d002      	beq.n	8001c1c <HAL_RCC_OscConfig+0x13c>
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d11f      	bne.n	8001c5c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c1c:	4b4f      	ldr	r3, [pc, #316]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d005      	beq.n	8001c34 <HAL_RCC_OscConfig+0x154>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e25d      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c34:	4b49      	ldr	r3, [pc, #292]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	061b      	lsls	r3, r3, #24
 8001c42:	4946      	ldr	r1, [pc, #280]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c48:	4b45      	ldr	r3, [pc, #276]	@ (8001d60 <HAL_RCC_OscConfig+0x280>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe ff1f 	bl	8000a90 <HAL_InitTick>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d043      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e249      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d023      	beq.n	8001cac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c64:	4b3d      	ldr	r3, [pc, #244]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a3c      	ldr	r2, [pc, #240]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c70:	f7fe ff5a 	bl	8000b28 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c78:	f7fe ff56 	bl	8000b28 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e232      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c8a:	4b34      	ldr	r3, [pc, #208]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c96:	4b31      	ldr	r3, [pc, #196]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	061b      	lsls	r3, r3, #24
 8001ca4:	492d      	ldr	r1, [pc, #180]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	604b      	str	r3, [r1, #4]
 8001caa:	e01a      	b.n	8001ce2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cac:	4b2b      	ldr	r3, [pc, #172]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a2a      	ldr	r2, [pc, #168]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001cb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb8:	f7fe ff36 	bl	8000b28 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cc0:	f7fe ff32 	bl	8000b28 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e20e      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cd2:	4b22      	ldr	r3, [pc, #136]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f0      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x1e0>
 8001cde:	e000      	b.n	8001ce2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ce0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0308 	and.w	r3, r3, #8
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d041      	beq.n	8001d72 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d01c      	beq.n	8001d30 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cf6:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cfc:	4a17      	ldr	r2, [pc, #92]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d06:	f7fe ff0f 	bl	8000b28 <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d0e:	f7fe ff0b 	bl	8000b28 <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e1e7      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d20:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0ef      	beq.n	8001d0e <HAL_RCC_OscConfig+0x22e>
 8001d2e:	e020      	b.n	8001d72 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d30:	4b0a      	ldr	r3, [pc, #40]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d36:	4a09      	ldr	r2, [pc, #36]	@ (8001d5c <HAL_RCC_OscConfig+0x27c>)
 8001d38:	f023 0301 	bic.w	r3, r3, #1
 8001d3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d40:	f7fe fef2 	bl	8000b28 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d46:	e00d      	b.n	8001d64 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d48:	f7fe feee 	bl	8000b28 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d906      	bls.n	8001d64 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e1ca      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d64:	4b8c      	ldr	r3, [pc, #560]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1ea      	bne.n	8001d48 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 80a6 	beq.w	8001ecc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d80:	2300      	movs	r3, #0
 8001d82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d84:	4b84      	ldr	r3, [pc, #528]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_RCC_OscConfig+0x2b4>
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <HAL_RCC_OscConfig+0x2b6>
 8001d94:	2300      	movs	r3, #0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00d      	beq.n	8001db6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	4b7f      	ldr	r3, [pc, #508]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9e:	4a7e      	ldr	r2, [pc, #504]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001da0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001da4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001da6:	4b7c      	ldr	r3, [pc, #496]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001db2:	2301      	movs	r3, #1
 8001db4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001db6:	4b79      	ldr	r3, [pc, #484]	@ (8001f9c <HAL_RCC_OscConfig+0x4bc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d118      	bne.n	8001df4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dc2:	4b76      	ldr	r3, [pc, #472]	@ (8001f9c <HAL_RCC_OscConfig+0x4bc>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a75      	ldr	r2, [pc, #468]	@ (8001f9c <HAL_RCC_OscConfig+0x4bc>)
 8001dc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dce:	f7fe feab 	bl	8000b28 <HAL_GetTick>
 8001dd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dd4:	e008      	b.n	8001de8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd6:	f7fe fea7 	bl	8000b28 <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e183      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001de8:	4b6c      	ldr	r3, [pc, #432]	@ (8001f9c <HAL_RCC_OscConfig+0x4bc>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d108      	bne.n	8001e0e <HAL_RCC_OscConfig+0x32e>
 8001dfc:	4b66      	ldr	r3, [pc, #408]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e02:	4a65      	ldr	r2, [pc, #404]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e0c:	e024      	b.n	8001e58 <HAL_RCC_OscConfig+0x378>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	2b05      	cmp	r3, #5
 8001e14:	d110      	bne.n	8001e38 <HAL_RCC_OscConfig+0x358>
 8001e16:	4b60      	ldr	r3, [pc, #384]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e1c:	4a5e      	ldr	r2, [pc, #376]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e1e:	f043 0304 	orr.w	r3, r3, #4
 8001e22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e26:	4b5c      	ldr	r3, [pc, #368]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e2c:	4a5a      	ldr	r2, [pc, #360]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e36:	e00f      	b.n	8001e58 <HAL_RCC_OscConfig+0x378>
 8001e38:	4b57      	ldr	r3, [pc, #348]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e3e:	4a56      	ldr	r2, [pc, #344]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e40:	f023 0301 	bic.w	r3, r3, #1
 8001e44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e48:	4b53      	ldr	r3, [pc, #332]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e4e:	4a52      	ldr	r2, [pc, #328]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e50:	f023 0304 	bic.w	r3, r3, #4
 8001e54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d016      	beq.n	8001e8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e60:	f7fe fe62 	bl	8000b28 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e66:	e00a      	b.n	8001e7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e68:	f7fe fe5e 	bl	8000b28 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e138      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e7e:	4b46      	ldr	r3, [pc, #280]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0ed      	beq.n	8001e68 <HAL_RCC_OscConfig+0x388>
 8001e8c:	e015      	b.n	8001eba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e8e:	f7fe fe4b 	bl	8000b28 <HAL_GetTick>
 8001e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e94:	e00a      	b.n	8001eac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e96:	f7fe fe47 	bl	8000b28 <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e121      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eac:	4b3a      	ldr	r3, [pc, #232]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1ed      	bne.n	8001e96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001eba:	7ffb      	ldrb	r3, [r7, #31]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d105      	bne.n	8001ecc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec0:	4b35      	ldr	r3, [pc, #212]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec4:	4a34      	ldr	r2, [pc, #208]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0320 	and.w	r3, r3, #32
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d03c      	beq.n	8001f52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01c      	beq.n	8001f1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001ee2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ee6:	4a2c      	ldr	r2, [pc, #176]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef0:	f7fe fe1a 	bl	8000b28 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ef8:	f7fe fe16 	bl	8000b28 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e0f2      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f0a:	4b23      	ldr	r3, [pc, #140]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0ef      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x418>
 8001f18:	e01b      	b.n	8001f52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f20:	4a1d      	ldr	r2, [pc, #116]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f22:	f023 0301 	bic.w	r3, r3, #1
 8001f26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f2a:	f7fe fdfd 	bl	8000b28 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f32:	f7fe fdf9 	bl	8000b28 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e0d5      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f44:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1ef      	bne.n	8001f32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	f000 80c9 	beq.w	80020ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 030c 	and.w	r3, r3, #12
 8001f64:	2b0c      	cmp	r3, #12
 8001f66:	f000 8083 	beq.w	8002070 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d15e      	bne.n	8002030 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <HAL_RCC_OscConfig+0x4b8>)
 8001f78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f7e:	f7fe fdd3 	bl	8000b28 <HAL_GetTick>
 8001f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f84:	e00c      	b.n	8001fa0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f86:	f7fe fdcf 	bl	8000b28 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d905      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001f94:	2303      	movs	r3, #3
 8001f96:	e0ab      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa0:	4b55      	ldr	r3, [pc, #340]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1ec      	bne.n	8001f86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fac:	4b52      	ldr	r3, [pc, #328]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	4b52      	ldr	r3, [pc, #328]	@ (80020fc <HAL_RCC_OscConfig+0x61c>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6a11      	ldr	r1, [r2, #32]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fbc:	3a01      	subs	r2, #1
 8001fbe:	0112      	lsls	r2, r2, #4
 8001fc0:	4311      	orrs	r1, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001fc6:	0212      	lsls	r2, r2, #8
 8001fc8:	4311      	orrs	r1, r2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001fce:	0852      	lsrs	r2, r2, #1
 8001fd0:	3a01      	subs	r2, #1
 8001fd2:	0552      	lsls	r2, r2, #21
 8001fd4:	4311      	orrs	r1, r2
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001fda:	0852      	lsrs	r2, r2, #1
 8001fdc:	3a01      	subs	r2, #1
 8001fde:	0652      	lsls	r2, r2, #25
 8001fe0:	4311      	orrs	r1, r2
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001fe6:	06d2      	lsls	r2, r2, #27
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	4943      	ldr	r1, [pc, #268]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ff0:	4b41      	ldr	r3, [pc, #260]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a40      	ldr	r2, [pc, #256]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8001ff6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ffa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ffc:	4b3e      	ldr	r3, [pc, #248]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	4a3d      	ldr	r2, [pc, #244]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002002:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002006:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002008:	f7fe fd8e 	bl	8000b28 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002010:	f7fe fd8a 	bl	8000b28 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e066      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002022:	4b35      	ldr	r3, [pc, #212]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0f0      	beq.n	8002010 <HAL_RCC_OscConfig+0x530>
 800202e:	e05e      	b.n	80020ee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002030:	4b31      	ldr	r3, [pc, #196]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a30      	ldr	r2, [pc, #192]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002036:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800203a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203c:	f7fe fd74 	bl	8000b28 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002044:	f7fe fd70 	bl	8000b28 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e04c      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002056:	4b28      	ldr	r3, [pc, #160]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002062:	4b25      	ldr	r3, [pc, #148]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	4924      	ldr	r1, [pc, #144]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 8002068:	4b25      	ldr	r3, [pc, #148]	@ (8002100 <HAL_RCC_OscConfig+0x620>)
 800206a:	4013      	ands	r3, r2
 800206c:	60cb      	str	r3, [r1, #12]
 800206e:	e03e      	b.n	80020ee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d101      	bne.n	800207c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e039      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800207c:	4b1e      	ldr	r3, [pc, #120]	@ (80020f8 <HAL_RCC_OscConfig+0x618>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f003 0203 	and.w	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	429a      	cmp	r2, r3
 800208e:	d12c      	bne.n	80020ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209a:	3b01      	subs	r3, #1
 800209c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d123      	bne.n	80020ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d11b      	bne.n	80020ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80020be:	429a      	cmp	r2, r3
 80020c0:	d113      	bne.n	80020ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020cc:	085b      	lsrs	r3, r3, #1
 80020ce:	3b01      	subs	r3, #1
 80020d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d109      	bne.n	80020ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e0:	085b      	lsrs	r3, r3, #1
 80020e2:	3b01      	subs	r3, #1
 80020e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d001      	beq.n	80020ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40021000 	.word	0x40021000
 80020fc:	019f800c 	.word	0x019f800c
 8002100:	feeefffc 	.word	0xfeeefffc

08002104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e11e      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800211c:	4b91      	ldr	r3, [pc, #580]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 030f 	and.w	r3, r3, #15
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	429a      	cmp	r2, r3
 8002128:	d910      	bls.n	800214c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212a:	4b8e      	ldr	r3, [pc, #568]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f023 020f 	bic.w	r2, r3, #15
 8002132:	498c      	ldr	r1, [pc, #560]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b8a      	ldr	r3, [pc, #552]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e106      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b00      	cmp	r3, #0
 8002156:	d073      	beq.n	8002240 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b03      	cmp	r3, #3
 800215e:	d129      	bne.n	80021b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002160:	4b81      	ldr	r3, [pc, #516]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e0f4      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002170:	f000 f966 	bl	8002440 <RCC_GetSysClockFreqFromPLLSource>
 8002174:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	4a7c      	ldr	r2, [pc, #496]	@ (800236c <HAL_RCC_ClockConfig+0x268>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d93f      	bls.n	80021fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800217e:	4b7a      	ldr	r3, [pc, #488]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d009      	beq.n	800219e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002192:	2b00      	cmp	r3, #0
 8002194:	d033      	beq.n	80021fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800219a:	2b00      	cmp	r3, #0
 800219c:	d12f      	bne.n	80021fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800219e:	4b72      	ldr	r3, [pc, #456]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021a6:	4a70      	ldr	r2, [pc, #448]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80021a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80021ae:	2380      	movs	r3, #128	@ 0x80
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	e024      	b.n	80021fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d107      	bne.n	80021cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d109      	bne.n	80021dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e0c6      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021cc:	4b66      	ldr	r3, [pc, #408]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e0be      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80021dc:	f000 f8ce 	bl	800237c <HAL_RCC_GetSysClockFreq>
 80021e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4a61      	ldr	r2, [pc, #388]	@ (800236c <HAL_RCC_ClockConfig+0x268>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d909      	bls.n	80021fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80021ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021f2:	4a5d      	ldr	r2, [pc, #372]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80021f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80021fa:	2380      	movs	r3, #128	@ 0x80
 80021fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021fe:	4b5a      	ldr	r3, [pc, #360]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f023 0203 	bic.w	r2, r3, #3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	4957      	ldr	r1, [pc, #348]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800220c:	4313      	orrs	r3, r2
 800220e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002210:	f7fe fc8a 	bl	8000b28 <HAL_GetTick>
 8002214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002216:	e00a      	b.n	800222e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002218:	f7fe fc86 	bl	8000b28 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002226:	4293      	cmp	r3, r2
 8002228:	d901      	bls.n	800222e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e095      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222e:	4b4e      	ldr	r3, [pc, #312]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 020c 	and.w	r2, r3, #12
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	429a      	cmp	r2, r3
 800223e:	d1eb      	bne.n	8002218 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d023      	beq.n	8002294 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002258:	4b43      	ldr	r3, [pc, #268]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	4a42      	ldr	r2, [pc, #264]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800225e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002262:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0308 	and.w	r3, r3, #8
 800226c:	2b00      	cmp	r3, #0
 800226e:	d007      	beq.n	8002280 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002270:	4b3d      	ldr	r3, [pc, #244]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002278:	4a3b      	ldr	r2, [pc, #236]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800227a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800227e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002280:	4b39      	ldr	r3, [pc, #228]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	4936      	ldr	r1, [pc, #216]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800228e:	4313      	orrs	r3, r2
 8002290:	608b      	str	r3, [r1, #8]
 8002292:	e008      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	2b80      	cmp	r3, #128	@ 0x80
 8002298:	d105      	bne.n	80022a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800229a:	4b33      	ldr	r3, [pc, #204]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	4a32      	ldr	r2, [pc, #200]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80022a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d21d      	bcs.n	80022f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f023 020f 	bic.w	r2, r3, #15
 80022bc:	4929      	ldr	r1, [pc, #164]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022c4:	f7fe fc30 	bl	8000b28 <HAL_GetTick>
 80022c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ca:	e00a      	b.n	80022e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022cc:	f7fe fc2c 	bl	8000b28 <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022da:	4293      	cmp	r3, r2
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e03b      	b.n	800235a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022e2:	4b20      	ldr	r3, [pc, #128]	@ (8002364 <HAL_RCC_ClockConfig+0x260>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	683a      	ldr	r2, [r7, #0]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d1ed      	bne.n	80022cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	4917      	ldr	r1, [pc, #92]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800230a:	4313      	orrs	r3, r2
 800230c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0308 	and.w	r3, r3, #8
 8002316:	2b00      	cmp	r3, #0
 8002318:	d009      	beq.n	800232e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800231a:	4b13      	ldr	r3, [pc, #76]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	490f      	ldr	r1, [pc, #60]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 800232a:	4313      	orrs	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800232e:	f000 f825 	bl	800237c <HAL_RCC_GetSysClockFreq>
 8002332:	4602      	mov	r2, r0
 8002334:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <HAL_RCC_ClockConfig+0x264>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	490c      	ldr	r1, [pc, #48]	@ (8002370 <HAL_RCC_ClockConfig+0x26c>)
 8002340:	5ccb      	ldrb	r3, [r1, r3]
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	fa22 f303 	lsr.w	r3, r2, r3
 800234a:	4a0a      	ldr	r2, [pc, #40]	@ (8002374 <HAL_RCC_ClockConfig+0x270>)
 800234c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_RCC_ClockConfig+0x274>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe fb9c 	bl	8000a90 <HAL_InitTick>
 8002358:	4603      	mov	r3, r0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40022000 	.word	0x40022000
 8002368:	40021000 	.word	0x40021000
 800236c:	04c4b400 	.word	0x04c4b400
 8002370:	08003ad4 	.word	0x08003ad4
 8002374:	20000000 	.word	0x20000000
 8002378:	20000004 	.word	0x20000004

0800237c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800237c:	b480      	push	{r7}
 800237e:	b087      	sub	sp, #28
 8002380:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002382:	4b2c      	ldr	r3, [pc, #176]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b04      	cmp	r3, #4
 800238c:	d102      	bne.n	8002394 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800238e:	4b2a      	ldr	r3, [pc, #168]	@ (8002438 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	e047      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002394:	4b27      	ldr	r3, [pc, #156]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 030c 	and.w	r3, r3, #12
 800239c:	2b08      	cmp	r3, #8
 800239e:	d102      	bne.n	80023a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023a0:	4b26      	ldr	r3, [pc, #152]	@ (800243c <HAL_RCC_GetSysClockFreq+0xc0>)
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	e03e      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80023a6:	4b23      	ldr	r3, [pc, #140]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b0c      	cmp	r3, #12
 80023b0:	d136      	bne.n	8002420 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023b2:	4b20      	ldr	r3, [pc, #128]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	091b      	lsrs	r3, r3, #4
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	3301      	adds	r3, #1
 80023c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d10c      	bne.n	80023ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023d0:	4a1a      	ldr	r2, [pc, #104]	@ (800243c <HAL_RCC_GetSysClockFreq+0xc0>)
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d8:	4a16      	ldr	r2, [pc, #88]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023da:	68d2      	ldr	r2, [r2, #12]
 80023dc:	0a12      	lsrs	r2, r2, #8
 80023de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023e2:	fb02 f303 	mul.w	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
      break;
 80023e8:	e00c      	b.n	8002404 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023ea:	4a13      	ldr	r2, [pc, #76]	@ (8002438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	4a10      	ldr	r2, [pc, #64]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023f4:	68d2      	ldr	r2, [r2, #12]
 80023f6:	0a12      	lsrs	r2, r2, #8
 80023f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023fc:	fb02 f303 	mul.w	r3, r2, r3
 8002400:	617b      	str	r3, [r7, #20]
      break;
 8002402:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002404:	4b0b      	ldr	r3, [pc, #44]	@ (8002434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	0e5b      	lsrs	r3, r3, #25
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	3301      	adds	r3, #1
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	fbb2 f3f3 	udiv	r3, r2, r3
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	e001      	b.n	8002424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002424:	693b      	ldr	r3, [r7, #16]
}
 8002426:	4618      	mov	r0, r3
 8002428:	371c      	adds	r7, #28
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000
 8002438:	00f42400 	.word	0x00f42400
 800243c:	007a1200 	.word	0x007a1200

08002440 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002440:	b480      	push	{r7}
 8002442:	b087      	sub	sp, #28
 8002444:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002446:	4b1e      	ldr	r3, [pc, #120]	@ (80024c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002450:	4b1b      	ldr	r3, [pc, #108]	@ (80024c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	3301      	adds	r3, #1
 800245c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	2b03      	cmp	r3, #3
 8002462:	d10c      	bne.n	800247e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002464:	4a17      	ldr	r2, [pc, #92]	@ (80024c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	fbb2 f3f3 	udiv	r3, r2, r3
 800246c:	4a14      	ldr	r2, [pc, #80]	@ (80024c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800246e:	68d2      	ldr	r2, [r2, #12]
 8002470:	0a12      	lsrs	r2, r2, #8
 8002472:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002476:	fb02 f303 	mul.w	r3, r2, r3
 800247a:	617b      	str	r3, [r7, #20]
    break;
 800247c:	e00c      	b.n	8002498 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800247e:	4a12      	ldr	r2, [pc, #72]	@ (80024c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	fbb2 f3f3 	udiv	r3, r2, r3
 8002486:	4a0e      	ldr	r2, [pc, #56]	@ (80024c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002488:	68d2      	ldr	r2, [r2, #12]
 800248a:	0a12      	lsrs	r2, r2, #8
 800248c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002490:	fb02 f303 	mul.w	r3, r2, r3
 8002494:	617b      	str	r3, [r7, #20]
    break;
 8002496:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002498:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0e5b      	lsrs	r3, r3, #25
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	3301      	adds	r3, #1
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80024b2:	687b      	ldr	r3, [r7, #4]
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	371c      	adds	r7, #28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	40021000 	.word	0x40021000
 80024c4:	007a1200 	.word	0x007a1200
 80024c8:	00f42400 	.word	0x00f42400

080024cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024d4:	2300      	movs	r3, #0
 80024d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024d8:	2300      	movs	r3, #0
 80024da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 8098 	beq.w	800261a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ea:	2300      	movs	r3, #0
 80024ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ee:	4b43      	ldr	r3, [pc, #268]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10d      	bne.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	4b40      	ldr	r3, [pc, #256]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	4a3f      	ldr	r2, [pc, #252]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002504:	6593      	str	r3, [r2, #88]	@ 0x58
 8002506:	4b3d      	ldr	r3, [pc, #244]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002512:	2301      	movs	r3, #1
 8002514:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002516:	4b3a      	ldr	r3, [pc, #232]	@ (8002600 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a39      	ldr	r2, [pc, #228]	@ (8002600 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800251c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002520:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002522:	f7fe fb01 	bl	8000b28 <HAL_GetTick>
 8002526:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002528:	e009      	b.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800252a:	f7fe fafd 	bl	8000b28 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d902      	bls.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	74fb      	strb	r3, [r7, #19]
        break;
 800253c:	e005      	b.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800253e:	4b30      	ldr	r3, [pc, #192]	@ (8002600 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0ef      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800254a:	7cfb      	ldrb	r3, [r7, #19]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d159      	bne.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002550:	4b2a      	ldr	r3, [pc, #168]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800255a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d01e      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	429a      	cmp	r2, r3
 800256a:	d019      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800256c:	4b23      	ldr	r3, [pc, #140]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002576:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002578:	4b20      	ldr	r3, [pc, #128]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800257a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257e:	4a1f      	ldr	r2, [pc, #124]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002584:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002588:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800258a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800258e:	4a1b      	ldr	r2, [pc, #108]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002590:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002598:	4a18      	ldr	r2, [pc, #96]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d016      	beq.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025aa:	f7fe fabd 	bl	8000b28 <HAL_GetTick>
 80025ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025b0:	e00b      	b.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b2:	f7fe fab9 	bl	8000b28 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d902      	bls.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	74fb      	strb	r3, [r7, #19]
            break;
 80025c8:	e006      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ca:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0ec      	beq.n	80025b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80025d8:	7cfb      	ldrb	r3, [r7, #19]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10b      	bne.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025de:	4b07      	ldr	r3, [pc, #28]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ec:	4903      	ldr	r1, [pc, #12]	@ (80025fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80025f4:	e008      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025f6:	7cfb      	ldrb	r3, [r7, #19]
 80025f8:	74bb      	strb	r3, [r7, #18]
 80025fa:	e005      	b.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80025fc:	40021000 	.word	0x40021000
 8002600:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002604:	7cfb      	ldrb	r3, [r7, #19]
 8002606:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002608:	7c7b      	ldrb	r3, [r7, #17]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d105      	bne.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800260e:	4ba7      	ldr	r3, [pc, #668]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002612:	4aa6      	ldr	r2, [pc, #664]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002614:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002618:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00a      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002626:	4ba1      	ldr	r3, [pc, #644]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800262c:	f023 0203 	bic.w	r2, r3, #3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	499d      	ldr	r1, [pc, #628]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002636:	4313      	orrs	r3, r2
 8002638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00a      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002648:	4b98      	ldr	r3, [pc, #608]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800264a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800264e:	f023 020c 	bic.w	r2, r3, #12
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	4995      	ldr	r1, [pc, #596]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002658:	4313      	orrs	r3, r2
 800265a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800266a:	4b90      	ldr	r3, [pc, #576]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800266c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002670:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	498c      	ldr	r1, [pc, #560]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800267a:	4313      	orrs	r3, r2
 800267c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0308 	and.w	r3, r3, #8
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800268c:	4b87      	ldr	r3, [pc, #540]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002692:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	4984      	ldr	r1, [pc, #528]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800269c:	4313      	orrs	r3, r2
 800269e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026ae:	4b7f      	ldr	r3, [pc, #508]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	497b      	ldr	r1, [pc, #492]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0320 	and.w	r3, r3, #32
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00a      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026d0:	4b76      	ldr	r3, [pc, #472]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	4973      	ldr	r1, [pc, #460]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026f2:	4b6e      	ldr	r3, [pc, #440]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	496a      	ldr	r1, [pc, #424]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002702:	4313      	orrs	r3, r2
 8002704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002714:	4b65      	ldr	r3, [pc, #404]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800271a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	4962      	ldr	r1, [pc, #392]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002736:	4b5d      	ldr	r3, [pc, #372]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002744:	4959      	ldr	r1, [pc, #356]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002746:	4313      	orrs	r3, r2
 8002748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002754:	2b00      	cmp	r3, #0
 8002756:	d00a      	beq.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002758:	4b54      	ldr	r3, [pc, #336]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800275e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002766:	4951      	ldr	r1, [pc, #324]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002768:	4313      	orrs	r3, r2
 800276a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002776:	2b00      	cmp	r3, #0
 8002778:	d015      	beq.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800277a:	4b4c      	ldr	r3, [pc, #304]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800277c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002780:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002788:	4948      	ldr	r1, [pc, #288]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800278a:	4313      	orrs	r3, r2
 800278c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002794:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002798:	d105      	bne.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800279a:	4b44      	ldr	r3, [pc, #272]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	4a43      	ldr	r2, [pc, #268]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027a4:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d015      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027b2:	4b3e      	ldr	r3, [pc, #248]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c0:	493a      	ldr	r1, [pc, #232]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027d0:	d105      	bne.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d2:	4b36      	ldr	r3, [pc, #216]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	4a35      	ldr	r2, [pc, #212]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027dc:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d015      	beq.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80027ea:	4b30      	ldr	r3, [pc, #192]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027f0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f8:	492c      	ldr	r1, [pc, #176]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002804:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002808:	d105      	bne.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800280a:	4b28      	ldr	r3, [pc, #160]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	4a27      	ldr	r2, [pc, #156]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002810:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002814:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d015      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002822:	4b22      	ldr	r3, [pc, #136]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002828:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002830:	491e      	ldr	r1, [pc, #120]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002832:	4313      	orrs	r3, r2
 8002834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800283c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002840:	d105      	bne.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002842:	4b1a      	ldr	r3, [pc, #104]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	4a19      	ldr	r2, [pc, #100]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002848:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800284c:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d015      	beq.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800285a:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002860:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	4910      	ldr	r1, [pc, #64]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800286a:	4313      	orrs	r3, r2
 800286c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002874:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002878:	d105      	bne.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800287a:	4b0c      	ldr	r3, [pc, #48]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	4a0b      	ldr	r2, [pc, #44]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002880:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002884:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d018      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002892:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002898:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	4902      	ldr	r1, [pc, #8]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	e001      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80028ac:	40021000 	.word	0x40021000
 80028b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028b6:	d105      	bne.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80028b8:	4b21      	ldr	r3, [pc, #132]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4a20      	ldr	r2, [pc, #128]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80028be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d015      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80028d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028de:	4918      	ldr	r1, [pc, #96]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ee:	d105      	bne.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80028f0:	4b13      	ldr	r3, [pc, #76]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4a12      	ldr	r2, [pc, #72]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80028f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028fa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d015      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002908:	4b0d      	ldr	r3, [pc, #52]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800290a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800290e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002916:	490a      	ldr	r1, [pc, #40]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8002918:	4313      	orrs	r3, r2
 800291a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002922:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002926:	d105      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a04      	ldr	r2, [pc, #16]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800292e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002932:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002934:	7cbb      	ldrb	r3, [r7, #18]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40021000 	.word	0x40021000

08002944 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e09d      	b.n	8002a92 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295a:	2b00      	cmp	r3, #0
 800295c:	d108      	bne.n	8002970 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002966:	d009      	beq.n	800297c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	61da      	str	r2, [r3, #28]
 800296e:	e005      	b.n	800297c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d106      	bne.n	800299c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f7fd fecc 	bl	8000734 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2202      	movs	r2, #2
 80029a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029bc:	d902      	bls.n	80029c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e002      	b.n	80029ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80029c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80029d2:	d007      	beq.n	80029e4 <HAL_SPI_Init+0xa0>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029dc:	d002      	beq.n	80029e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80029f4:	431a      	orrs	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a12:	431a      	orrs	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	69db      	ldr	r3, [r3, #28]
 8002a18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a1b      	ldr	r3, [r3, #32]
 8002a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a26:	ea42 0103 	orr.w	r1, r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	0c1b      	lsrs	r3, r3, #16
 8002a40:	f003 0204 	and.w	r2, r3, #4
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a48:	f003 0310 	and.w	r3, r3, #16
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a52:	f003 0308 	and.w	r3, r3, #8
 8002a56:	431a      	orrs	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002a60:	ea42 0103 	orr.w	r1, r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	69da      	ldr	r2, [r3, #28]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b088      	sub	sp, #32
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	603b      	str	r3, [r7, #0]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002aaa:	f7fe f83d 	bl	8000b28 <HAL_GetTick>
 8002aae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d001      	beq.n	8002ac4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	e15c      	b.n	8002d7e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_SPI_Transmit+0x36>
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e154      	b.n	8002d7e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <HAL_SPI_Transmit+0x48>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e14d      	b.n	8002d7e <HAL_SPI_Transmit+0x2e4>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2203      	movs	r2, #3
 8002aee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	88fa      	ldrh	r2, [r7, #6]
 8002b02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	88fa      	ldrh	r2, [r7, #6]
 8002b08:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b34:	d10f      	bne.n	8002b56 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b60:	2b40      	cmp	r3, #64	@ 0x40
 8002b62:	d007      	beq.n	8002b74 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b7c:	d952      	bls.n	8002c24 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <HAL_SPI_Transmit+0xf2>
 8002b86:	8b7b      	ldrh	r3, [r7, #26]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d145      	bne.n	8002c18 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b90:	881a      	ldrh	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b9c:	1c9a      	adds	r2, r3, #2
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002bb0:	e032      	b.n	8002c18 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d112      	bne.n	8002be6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc4:	881a      	ldrh	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd0:	1c9a      	adds	r2, r3, #2
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002be4:	e018      	b.n	8002c18 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002be6:	f7fd ff9f 	bl	8000b28 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d803      	bhi.n	8002bfe <HAL_SPI_Transmit+0x164>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfc:	d102      	bne.n	8002c04 <HAL_SPI_Transmit+0x16a>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d109      	bne.n	8002c18 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e0b2      	b.n	8002d7e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1c7      	bne.n	8002bb2 <HAL_SPI_Transmit+0x118>
 8002c22:	e083      	b.n	8002d2c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <HAL_SPI_Transmit+0x198>
 8002c2c:	8b7b      	ldrh	r3, [r7, #26]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d177      	bne.n	8002d22 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d912      	bls.n	8002c62 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c40:	881a      	ldrh	r2, [r3, #0]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c4c:	1c9a      	adds	r2, r3, #2
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	3b02      	subs	r3, #2
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c60:	e05f      	b.n	8002d22 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	330c      	adds	r3, #12
 8002c6c:	7812      	ldrb	r2, [r2, #0]
 8002c6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002c88:	e04b      	b.n	8002d22 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d12b      	bne.n	8002cf0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d912      	bls.n	8002cc8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca6:	881a      	ldrh	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb2:	1c9a      	adds	r2, r3, #2
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3b02      	subs	r3, #2
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002cc6:	e02c      	b.n	8002d22 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	330c      	adds	r3, #12
 8002cd2:	7812      	ldrb	r2, [r2, #0]
 8002cd4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002cee:	e018      	b.n	8002d22 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cf0:	f7fd ff1a 	bl	8000b28 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d803      	bhi.n	8002d08 <HAL_SPI_Transmit+0x26e>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d06:	d102      	bne.n	8002d0e <HAL_SPI_Transmit+0x274>
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d109      	bne.n	8002d22 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e02d      	b.n	8002d7e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1ae      	bne.n	8002c8a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d2c:	69fa      	ldr	r2, [r7, #28]
 8002d2e:	6839      	ldr	r1, [r7, #0]
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 f947 	bl	8002fc4 <SPI_EndRxTxTransaction>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10a      	bne.n	8002d60 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	617b      	str	r3, [r7, #20]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	617b      	str	r3, [r7, #20]
 8002d5e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
  }
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b088      	sub	sp, #32
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	4613      	mov	r3, r2
 8002d96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d98:	f7fd fec6 	bl	8000b28 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da0:	1a9b      	subs	r3, r3, r2
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	4413      	add	r3, r2
 8002da6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002da8:	f7fd febe 	bl	8000b28 <HAL_GetTick>
 8002dac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002dae:	4b39      	ldr	r3, [pc, #228]	@ (8002e94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	015b      	lsls	r3, r3, #5
 8002db4:	0d1b      	lsrs	r3, r3, #20
 8002db6:	69fa      	ldr	r2, [r7, #28]
 8002db8:	fb02 f303 	mul.w	r3, r2, r3
 8002dbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002dbe:	e054      	b.n	8002e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dc6:	d050      	beq.n	8002e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002dc8:	f7fd feae 	bl	8000b28 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	69fa      	ldr	r2, [r7, #28]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d902      	bls.n	8002dde <SPI_WaitFlagStateUntilTimeout+0x56>
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d13d      	bne.n	8002e5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002dec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002df6:	d111      	bne.n	8002e1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e00:	d004      	beq.n	8002e0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e0a:	d107      	bne.n	8002e1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e24:	d10f      	bne.n	8002e46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e017      	b.n	8002e8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d101      	bne.n	8002e64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	3b01      	subs	r3, #1
 8002e68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	4013      	ands	r3, r2
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	bf0c      	ite	eq
 8002e7a:	2301      	moveq	r3, #1
 8002e7c:	2300      	movne	r3, #0
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	461a      	mov	r2, r3
 8002e82:	79fb      	ldrb	r3, [r7, #7]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d19b      	bne.n	8002dc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3720      	adds	r7, #32
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	20000000 	.word	0x20000000

08002e98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	@ 0x28
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	60b9      	str	r1, [r7, #8]
 8002ea2:	607a      	str	r2, [r7, #4]
 8002ea4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002eaa:	f7fd fe3d 	bl	8000b28 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb2:	1a9b      	subs	r3, r3, r2
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002eba:	f7fd fe35 	bl	8000b28 <HAL_GetTick>
 8002ebe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	330c      	adds	r3, #12
 8002ec6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002ec8:	4b3d      	ldr	r3, [pc, #244]	@ (8002fc0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	00da      	lsls	r2, r3, #3
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	0d1b      	lsrs	r3, r3, #20
 8002ed8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eda:	fb02 f303 	mul.w	r3, r2, r3
 8002ede:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002ee0:	e060      	b.n	8002fa4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002ee8:	d107      	bne.n	8002efa <SPI_WaitFifoStateUntilTimeout+0x62>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d104      	bne.n	8002efa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002ef8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f00:	d050      	beq.n	8002fa4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f02:	f7fd fe11 	bl	8000b28 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d902      	bls.n	8002f18 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d13d      	bne.n	8002f94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f30:	d111      	bne.n	8002f56 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f3a:	d004      	beq.n	8002f46 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f44:	d107      	bne.n	8002f56 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f5e:	d10f      	bne.n	8002f80 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e010      	b.n	8002fb6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	4013      	ands	r3, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d196      	bne.n	8002ee2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3728      	adds	r7, #40	@ 0x28
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000000 	.word	0x20000000

08002fc4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f7ff ff5b 	bl	8002e98 <SPI_WaitFifoStateUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d007      	beq.n	8002ff8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fec:	f043 0220 	orr.w	r2, r3, #32
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e027      	b.n	8003048 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2200      	movs	r2, #0
 8003000:	2180      	movs	r1, #128	@ 0x80
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f7ff fec0 	bl	8002d88 <SPI_WaitFlagStateUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d007      	beq.n	800301e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003012:	f043 0220 	orr.w	r2, r3, #32
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e014      	b.n	8003048 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2200      	movs	r2, #0
 8003026:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f7ff ff34 	bl	8002e98 <SPI_WaitFifoStateUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d007      	beq.n	8003046 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303a:	f043 0220 	orr.w	r2, r3, #32
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e000      	b.n	8003048 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e016      	b.n	8003090 <HAL_WWDG_Init+0x40>

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fd fba8 	bl	80007b8 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003074:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	ea42 0103 	orr.w	r1, r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	689a      	ldr	r2, [r3, #8]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_WWDG_IRQHandler>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check if Early Wakeup Interrupt is enable */
  if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030ae:	d10e      	bne.n	80030ce <HAL_WWDG_IRQHandler+0x36>
  {
    /* Check if WWDG Early Wakeup Interrupt occurred */
    if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d107      	bne.n	80030ce <HAL_WWDG_IRQHandler+0x36>
    {
      /* Clear the WWDG Early Wakeup flag */
      __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f06f 0201 	mvn.w	r2, #1
 80030c6:	609a      	str	r2, [r3, #8]
#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
      /* Early Wakeup registered callback */
      hwwdg->EwiCallback(hwwdg);
#else
      /* Early Wakeup callback */
      HAL_WWDG_EarlyWakeupCallback(hwwdg);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f804 	bl	80030d6 <HAL_WWDG_EarlyWakeupCallback>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
    }
  }
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_WWDG_EarlyWakeupCallback>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
__weak void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  UNUSED(hwwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_WWDG_EarlyWakeupCallback could be implemented in the user file
   */
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
	...

080030ec <std>:
 80030ec:	2300      	movs	r3, #0
 80030ee:	b510      	push	{r4, lr}
 80030f0:	4604      	mov	r4, r0
 80030f2:	e9c0 3300 	strd	r3, r3, [r0]
 80030f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030fa:	6083      	str	r3, [r0, #8]
 80030fc:	8181      	strh	r1, [r0, #12]
 80030fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003100:	81c2      	strh	r2, [r0, #14]
 8003102:	6183      	str	r3, [r0, #24]
 8003104:	4619      	mov	r1, r3
 8003106:	2208      	movs	r2, #8
 8003108:	305c      	adds	r0, #92	@ 0x5c
 800310a:	f000 f9e7 	bl	80034dc <memset>
 800310e:	4b0d      	ldr	r3, [pc, #52]	@ (8003144 <std+0x58>)
 8003110:	6263      	str	r3, [r4, #36]	@ 0x24
 8003112:	4b0d      	ldr	r3, [pc, #52]	@ (8003148 <std+0x5c>)
 8003114:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003116:	4b0d      	ldr	r3, [pc, #52]	@ (800314c <std+0x60>)
 8003118:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800311a:	4b0d      	ldr	r3, [pc, #52]	@ (8003150 <std+0x64>)
 800311c:	6323      	str	r3, [r4, #48]	@ 0x30
 800311e:	4b0d      	ldr	r3, [pc, #52]	@ (8003154 <std+0x68>)
 8003120:	6224      	str	r4, [r4, #32]
 8003122:	429c      	cmp	r4, r3
 8003124:	d006      	beq.n	8003134 <std+0x48>
 8003126:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800312a:	4294      	cmp	r4, r2
 800312c:	d002      	beq.n	8003134 <std+0x48>
 800312e:	33d0      	adds	r3, #208	@ 0xd0
 8003130:	429c      	cmp	r4, r3
 8003132:	d105      	bne.n	8003140 <std+0x54>
 8003134:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800313c:	f000 ba46 	b.w	80035cc <__retarget_lock_init_recursive>
 8003140:	bd10      	pop	{r4, pc}
 8003142:	bf00      	nop
 8003144:	0800332d 	.word	0x0800332d
 8003148:	0800334f 	.word	0x0800334f
 800314c:	08003387 	.word	0x08003387
 8003150:	080033ab 	.word	0x080033ab
 8003154:	20000174 	.word	0x20000174

08003158 <stdio_exit_handler>:
 8003158:	4a02      	ldr	r2, [pc, #8]	@ (8003164 <stdio_exit_handler+0xc>)
 800315a:	4903      	ldr	r1, [pc, #12]	@ (8003168 <stdio_exit_handler+0x10>)
 800315c:	4803      	ldr	r0, [pc, #12]	@ (800316c <stdio_exit_handler+0x14>)
 800315e:	f000 b869 	b.w	8003234 <_fwalk_sglue>
 8003162:	bf00      	nop
 8003164:	2000000c 	.word	0x2000000c
 8003168:	080038cd 	.word	0x080038cd
 800316c:	2000001c 	.word	0x2000001c

08003170 <cleanup_stdio>:
 8003170:	6841      	ldr	r1, [r0, #4]
 8003172:	4b0c      	ldr	r3, [pc, #48]	@ (80031a4 <cleanup_stdio+0x34>)
 8003174:	4299      	cmp	r1, r3
 8003176:	b510      	push	{r4, lr}
 8003178:	4604      	mov	r4, r0
 800317a:	d001      	beq.n	8003180 <cleanup_stdio+0x10>
 800317c:	f000 fba6 	bl	80038cc <_fflush_r>
 8003180:	68a1      	ldr	r1, [r4, #8]
 8003182:	4b09      	ldr	r3, [pc, #36]	@ (80031a8 <cleanup_stdio+0x38>)
 8003184:	4299      	cmp	r1, r3
 8003186:	d002      	beq.n	800318e <cleanup_stdio+0x1e>
 8003188:	4620      	mov	r0, r4
 800318a:	f000 fb9f 	bl	80038cc <_fflush_r>
 800318e:	68e1      	ldr	r1, [r4, #12]
 8003190:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <cleanup_stdio+0x3c>)
 8003192:	4299      	cmp	r1, r3
 8003194:	d004      	beq.n	80031a0 <cleanup_stdio+0x30>
 8003196:	4620      	mov	r0, r4
 8003198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800319c:	f000 bb96 	b.w	80038cc <_fflush_r>
 80031a0:	bd10      	pop	{r4, pc}
 80031a2:	bf00      	nop
 80031a4:	20000174 	.word	0x20000174
 80031a8:	200001dc 	.word	0x200001dc
 80031ac:	20000244 	.word	0x20000244

080031b0 <global_stdio_init.part.0>:
 80031b0:	b510      	push	{r4, lr}
 80031b2:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <global_stdio_init.part.0+0x30>)
 80031b4:	4c0b      	ldr	r4, [pc, #44]	@ (80031e4 <global_stdio_init.part.0+0x34>)
 80031b6:	4a0c      	ldr	r2, [pc, #48]	@ (80031e8 <global_stdio_init.part.0+0x38>)
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	4620      	mov	r0, r4
 80031bc:	2200      	movs	r2, #0
 80031be:	2104      	movs	r1, #4
 80031c0:	f7ff ff94 	bl	80030ec <std>
 80031c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80031c8:	2201      	movs	r2, #1
 80031ca:	2109      	movs	r1, #9
 80031cc:	f7ff ff8e 	bl	80030ec <std>
 80031d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80031d4:	2202      	movs	r2, #2
 80031d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031da:	2112      	movs	r1, #18
 80031dc:	f7ff bf86 	b.w	80030ec <std>
 80031e0:	200002ac 	.word	0x200002ac
 80031e4:	20000174 	.word	0x20000174
 80031e8:	08003159 	.word	0x08003159

080031ec <__sfp_lock_acquire>:
 80031ec:	4801      	ldr	r0, [pc, #4]	@ (80031f4 <__sfp_lock_acquire+0x8>)
 80031ee:	f000 b9ee 	b.w	80035ce <__retarget_lock_acquire_recursive>
 80031f2:	bf00      	nop
 80031f4:	200002b5 	.word	0x200002b5

080031f8 <__sfp_lock_release>:
 80031f8:	4801      	ldr	r0, [pc, #4]	@ (8003200 <__sfp_lock_release+0x8>)
 80031fa:	f000 b9e9 	b.w	80035d0 <__retarget_lock_release_recursive>
 80031fe:	bf00      	nop
 8003200:	200002b5 	.word	0x200002b5

08003204 <__sinit>:
 8003204:	b510      	push	{r4, lr}
 8003206:	4604      	mov	r4, r0
 8003208:	f7ff fff0 	bl	80031ec <__sfp_lock_acquire>
 800320c:	6a23      	ldr	r3, [r4, #32]
 800320e:	b11b      	cbz	r3, 8003218 <__sinit+0x14>
 8003210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003214:	f7ff bff0 	b.w	80031f8 <__sfp_lock_release>
 8003218:	4b04      	ldr	r3, [pc, #16]	@ (800322c <__sinit+0x28>)
 800321a:	6223      	str	r3, [r4, #32]
 800321c:	4b04      	ldr	r3, [pc, #16]	@ (8003230 <__sinit+0x2c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1f5      	bne.n	8003210 <__sinit+0xc>
 8003224:	f7ff ffc4 	bl	80031b0 <global_stdio_init.part.0>
 8003228:	e7f2      	b.n	8003210 <__sinit+0xc>
 800322a:	bf00      	nop
 800322c:	08003171 	.word	0x08003171
 8003230:	200002ac 	.word	0x200002ac

08003234 <_fwalk_sglue>:
 8003234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003238:	4607      	mov	r7, r0
 800323a:	4688      	mov	r8, r1
 800323c:	4614      	mov	r4, r2
 800323e:	2600      	movs	r6, #0
 8003240:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003244:	f1b9 0901 	subs.w	r9, r9, #1
 8003248:	d505      	bpl.n	8003256 <_fwalk_sglue+0x22>
 800324a:	6824      	ldr	r4, [r4, #0]
 800324c:	2c00      	cmp	r4, #0
 800324e:	d1f7      	bne.n	8003240 <_fwalk_sglue+0xc>
 8003250:	4630      	mov	r0, r6
 8003252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003256:	89ab      	ldrh	r3, [r5, #12]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d907      	bls.n	800326c <_fwalk_sglue+0x38>
 800325c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003260:	3301      	adds	r3, #1
 8003262:	d003      	beq.n	800326c <_fwalk_sglue+0x38>
 8003264:	4629      	mov	r1, r5
 8003266:	4638      	mov	r0, r7
 8003268:	47c0      	blx	r8
 800326a:	4306      	orrs	r6, r0
 800326c:	3568      	adds	r5, #104	@ 0x68
 800326e:	e7e9      	b.n	8003244 <_fwalk_sglue+0x10>

08003270 <_puts_r>:
 8003270:	6a03      	ldr	r3, [r0, #32]
 8003272:	b570      	push	{r4, r5, r6, lr}
 8003274:	6884      	ldr	r4, [r0, #8]
 8003276:	4605      	mov	r5, r0
 8003278:	460e      	mov	r6, r1
 800327a:	b90b      	cbnz	r3, 8003280 <_puts_r+0x10>
 800327c:	f7ff ffc2 	bl	8003204 <__sinit>
 8003280:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003282:	07db      	lsls	r3, r3, #31
 8003284:	d405      	bmi.n	8003292 <_puts_r+0x22>
 8003286:	89a3      	ldrh	r3, [r4, #12]
 8003288:	0598      	lsls	r0, r3, #22
 800328a:	d402      	bmi.n	8003292 <_puts_r+0x22>
 800328c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800328e:	f000 f99e 	bl	80035ce <__retarget_lock_acquire_recursive>
 8003292:	89a3      	ldrh	r3, [r4, #12]
 8003294:	0719      	lsls	r1, r3, #28
 8003296:	d502      	bpl.n	800329e <_puts_r+0x2e>
 8003298:	6923      	ldr	r3, [r4, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d135      	bne.n	800330a <_puts_r+0x9a>
 800329e:	4621      	mov	r1, r4
 80032a0:	4628      	mov	r0, r5
 80032a2:	f000 f8c5 	bl	8003430 <__swsetup_r>
 80032a6:	b380      	cbz	r0, 800330a <_puts_r+0x9a>
 80032a8:	f04f 35ff 	mov.w	r5, #4294967295
 80032ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032ae:	07da      	lsls	r2, r3, #31
 80032b0:	d405      	bmi.n	80032be <_puts_r+0x4e>
 80032b2:	89a3      	ldrh	r3, [r4, #12]
 80032b4:	059b      	lsls	r3, r3, #22
 80032b6:	d402      	bmi.n	80032be <_puts_r+0x4e>
 80032b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032ba:	f000 f989 	bl	80035d0 <__retarget_lock_release_recursive>
 80032be:	4628      	mov	r0, r5
 80032c0:	bd70      	pop	{r4, r5, r6, pc}
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	da04      	bge.n	80032d0 <_puts_r+0x60>
 80032c6:	69a2      	ldr	r2, [r4, #24]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	dc17      	bgt.n	80032fc <_puts_r+0x8c>
 80032cc:	290a      	cmp	r1, #10
 80032ce:	d015      	beq.n	80032fc <_puts_r+0x8c>
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	1c5a      	adds	r2, r3, #1
 80032d4:	6022      	str	r2, [r4, #0]
 80032d6:	7019      	strb	r1, [r3, #0]
 80032d8:	68a3      	ldr	r3, [r4, #8]
 80032da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032de:	3b01      	subs	r3, #1
 80032e0:	60a3      	str	r3, [r4, #8]
 80032e2:	2900      	cmp	r1, #0
 80032e4:	d1ed      	bne.n	80032c2 <_puts_r+0x52>
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	da11      	bge.n	800330e <_puts_r+0x9e>
 80032ea:	4622      	mov	r2, r4
 80032ec:	210a      	movs	r1, #10
 80032ee:	4628      	mov	r0, r5
 80032f0:	f000 f85f 	bl	80033b2 <__swbuf_r>
 80032f4:	3001      	adds	r0, #1
 80032f6:	d0d7      	beq.n	80032a8 <_puts_r+0x38>
 80032f8:	250a      	movs	r5, #10
 80032fa:	e7d7      	b.n	80032ac <_puts_r+0x3c>
 80032fc:	4622      	mov	r2, r4
 80032fe:	4628      	mov	r0, r5
 8003300:	f000 f857 	bl	80033b2 <__swbuf_r>
 8003304:	3001      	adds	r0, #1
 8003306:	d1e7      	bne.n	80032d8 <_puts_r+0x68>
 8003308:	e7ce      	b.n	80032a8 <_puts_r+0x38>
 800330a:	3e01      	subs	r6, #1
 800330c:	e7e4      	b.n	80032d8 <_puts_r+0x68>
 800330e:	6823      	ldr	r3, [r4, #0]
 8003310:	1c5a      	adds	r2, r3, #1
 8003312:	6022      	str	r2, [r4, #0]
 8003314:	220a      	movs	r2, #10
 8003316:	701a      	strb	r2, [r3, #0]
 8003318:	e7ee      	b.n	80032f8 <_puts_r+0x88>
	...

0800331c <puts>:
 800331c:	4b02      	ldr	r3, [pc, #8]	@ (8003328 <puts+0xc>)
 800331e:	4601      	mov	r1, r0
 8003320:	6818      	ldr	r0, [r3, #0]
 8003322:	f7ff bfa5 	b.w	8003270 <_puts_r>
 8003326:	bf00      	nop
 8003328:	20000018 	.word	0x20000018

0800332c <__sread>:
 800332c:	b510      	push	{r4, lr}
 800332e:	460c      	mov	r4, r1
 8003330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003334:	f000 f8fc 	bl	8003530 <_read_r>
 8003338:	2800      	cmp	r0, #0
 800333a:	bfab      	itete	ge
 800333c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800333e:	89a3      	ldrhlt	r3, [r4, #12]
 8003340:	181b      	addge	r3, r3, r0
 8003342:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003346:	bfac      	ite	ge
 8003348:	6563      	strge	r3, [r4, #84]	@ 0x54
 800334a:	81a3      	strhlt	r3, [r4, #12]
 800334c:	bd10      	pop	{r4, pc}

0800334e <__swrite>:
 800334e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003352:	461f      	mov	r7, r3
 8003354:	898b      	ldrh	r3, [r1, #12]
 8003356:	05db      	lsls	r3, r3, #23
 8003358:	4605      	mov	r5, r0
 800335a:	460c      	mov	r4, r1
 800335c:	4616      	mov	r6, r2
 800335e:	d505      	bpl.n	800336c <__swrite+0x1e>
 8003360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003364:	2302      	movs	r3, #2
 8003366:	2200      	movs	r2, #0
 8003368:	f000 f8d0 	bl	800350c <_lseek_r>
 800336c:	89a3      	ldrh	r3, [r4, #12]
 800336e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003372:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003376:	81a3      	strh	r3, [r4, #12]
 8003378:	4632      	mov	r2, r6
 800337a:	463b      	mov	r3, r7
 800337c:	4628      	mov	r0, r5
 800337e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003382:	f000 b8e7 	b.w	8003554 <_write_r>

08003386 <__sseek>:
 8003386:	b510      	push	{r4, lr}
 8003388:	460c      	mov	r4, r1
 800338a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800338e:	f000 f8bd 	bl	800350c <_lseek_r>
 8003392:	1c43      	adds	r3, r0, #1
 8003394:	89a3      	ldrh	r3, [r4, #12]
 8003396:	bf15      	itete	ne
 8003398:	6560      	strne	r0, [r4, #84]	@ 0x54
 800339a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800339e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80033a2:	81a3      	strheq	r3, [r4, #12]
 80033a4:	bf18      	it	ne
 80033a6:	81a3      	strhne	r3, [r4, #12]
 80033a8:	bd10      	pop	{r4, pc}

080033aa <__sclose>:
 80033aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033ae:	f000 b89d 	b.w	80034ec <_close_r>

080033b2 <__swbuf_r>:
 80033b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033b4:	460e      	mov	r6, r1
 80033b6:	4614      	mov	r4, r2
 80033b8:	4605      	mov	r5, r0
 80033ba:	b118      	cbz	r0, 80033c4 <__swbuf_r+0x12>
 80033bc:	6a03      	ldr	r3, [r0, #32]
 80033be:	b90b      	cbnz	r3, 80033c4 <__swbuf_r+0x12>
 80033c0:	f7ff ff20 	bl	8003204 <__sinit>
 80033c4:	69a3      	ldr	r3, [r4, #24]
 80033c6:	60a3      	str	r3, [r4, #8]
 80033c8:	89a3      	ldrh	r3, [r4, #12]
 80033ca:	071a      	lsls	r2, r3, #28
 80033cc:	d501      	bpl.n	80033d2 <__swbuf_r+0x20>
 80033ce:	6923      	ldr	r3, [r4, #16]
 80033d0:	b943      	cbnz	r3, 80033e4 <__swbuf_r+0x32>
 80033d2:	4621      	mov	r1, r4
 80033d4:	4628      	mov	r0, r5
 80033d6:	f000 f82b 	bl	8003430 <__swsetup_r>
 80033da:	b118      	cbz	r0, 80033e4 <__swbuf_r+0x32>
 80033dc:	f04f 37ff 	mov.w	r7, #4294967295
 80033e0:	4638      	mov	r0, r7
 80033e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033e4:	6823      	ldr	r3, [r4, #0]
 80033e6:	6922      	ldr	r2, [r4, #16]
 80033e8:	1a98      	subs	r0, r3, r2
 80033ea:	6963      	ldr	r3, [r4, #20]
 80033ec:	b2f6      	uxtb	r6, r6
 80033ee:	4283      	cmp	r3, r0
 80033f0:	4637      	mov	r7, r6
 80033f2:	dc05      	bgt.n	8003400 <__swbuf_r+0x4e>
 80033f4:	4621      	mov	r1, r4
 80033f6:	4628      	mov	r0, r5
 80033f8:	f000 fa68 	bl	80038cc <_fflush_r>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	d1ed      	bne.n	80033dc <__swbuf_r+0x2a>
 8003400:	68a3      	ldr	r3, [r4, #8]
 8003402:	3b01      	subs	r3, #1
 8003404:	60a3      	str	r3, [r4, #8]
 8003406:	6823      	ldr	r3, [r4, #0]
 8003408:	1c5a      	adds	r2, r3, #1
 800340a:	6022      	str	r2, [r4, #0]
 800340c:	701e      	strb	r6, [r3, #0]
 800340e:	6962      	ldr	r2, [r4, #20]
 8003410:	1c43      	adds	r3, r0, #1
 8003412:	429a      	cmp	r2, r3
 8003414:	d004      	beq.n	8003420 <__swbuf_r+0x6e>
 8003416:	89a3      	ldrh	r3, [r4, #12]
 8003418:	07db      	lsls	r3, r3, #31
 800341a:	d5e1      	bpl.n	80033e0 <__swbuf_r+0x2e>
 800341c:	2e0a      	cmp	r6, #10
 800341e:	d1df      	bne.n	80033e0 <__swbuf_r+0x2e>
 8003420:	4621      	mov	r1, r4
 8003422:	4628      	mov	r0, r5
 8003424:	f000 fa52 	bl	80038cc <_fflush_r>
 8003428:	2800      	cmp	r0, #0
 800342a:	d0d9      	beq.n	80033e0 <__swbuf_r+0x2e>
 800342c:	e7d6      	b.n	80033dc <__swbuf_r+0x2a>
	...

08003430 <__swsetup_r>:
 8003430:	b538      	push	{r3, r4, r5, lr}
 8003432:	4b29      	ldr	r3, [pc, #164]	@ (80034d8 <__swsetup_r+0xa8>)
 8003434:	4605      	mov	r5, r0
 8003436:	6818      	ldr	r0, [r3, #0]
 8003438:	460c      	mov	r4, r1
 800343a:	b118      	cbz	r0, 8003444 <__swsetup_r+0x14>
 800343c:	6a03      	ldr	r3, [r0, #32]
 800343e:	b90b      	cbnz	r3, 8003444 <__swsetup_r+0x14>
 8003440:	f7ff fee0 	bl	8003204 <__sinit>
 8003444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003448:	0719      	lsls	r1, r3, #28
 800344a:	d422      	bmi.n	8003492 <__swsetup_r+0x62>
 800344c:	06da      	lsls	r2, r3, #27
 800344e:	d407      	bmi.n	8003460 <__swsetup_r+0x30>
 8003450:	2209      	movs	r2, #9
 8003452:	602a      	str	r2, [r5, #0]
 8003454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003458:	81a3      	strh	r3, [r4, #12]
 800345a:	f04f 30ff 	mov.w	r0, #4294967295
 800345e:	e033      	b.n	80034c8 <__swsetup_r+0x98>
 8003460:	0758      	lsls	r0, r3, #29
 8003462:	d512      	bpl.n	800348a <__swsetup_r+0x5a>
 8003464:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003466:	b141      	cbz	r1, 800347a <__swsetup_r+0x4a>
 8003468:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800346c:	4299      	cmp	r1, r3
 800346e:	d002      	beq.n	8003476 <__swsetup_r+0x46>
 8003470:	4628      	mov	r0, r5
 8003472:	f000 f8af 	bl	80035d4 <_free_r>
 8003476:	2300      	movs	r3, #0
 8003478:	6363      	str	r3, [r4, #52]	@ 0x34
 800347a:	89a3      	ldrh	r3, [r4, #12]
 800347c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003480:	81a3      	strh	r3, [r4, #12]
 8003482:	2300      	movs	r3, #0
 8003484:	6063      	str	r3, [r4, #4]
 8003486:	6923      	ldr	r3, [r4, #16]
 8003488:	6023      	str	r3, [r4, #0]
 800348a:	89a3      	ldrh	r3, [r4, #12]
 800348c:	f043 0308 	orr.w	r3, r3, #8
 8003490:	81a3      	strh	r3, [r4, #12]
 8003492:	6923      	ldr	r3, [r4, #16]
 8003494:	b94b      	cbnz	r3, 80034aa <__swsetup_r+0x7a>
 8003496:	89a3      	ldrh	r3, [r4, #12]
 8003498:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800349c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034a0:	d003      	beq.n	80034aa <__swsetup_r+0x7a>
 80034a2:	4621      	mov	r1, r4
 80034a4:	4628      	mov	r0, r5
 80034a6:	f000 fa5f 	bl	8003968 <__smakebuf_r>
 80034aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ae:	f013 0201 	ands.w	r2, r3, #1
 80034b2:	d00a      	beq.n	80034ca <__swsetup_r+0x9a>
 80034b4:	2200      	movs	r2, #0
 80034b6:	60a2      	str	r2, [r4, #8]
 80034b8:	6962      	ldr	r2, [r4, #20]
 80034ba:	4252      	negs	r2, r2
 80034bc:	61a2      	str	r2, [r4, #24]
 80034be:	6922      	ldr	r2, [r4, #16]
 80034c0:	b942      	cbnz	r2, 80034d4 <__swsetup_r+0xa4>
 80034c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80034c6:	d1c5      	bne.n	8003454 <__swsetup_r+0x24>
 80034c8:	bd38      	pop	{r3, r4, r5, pc}
 80034ca:	0799      	lsls	r1, r3, #30
 80034cc:	bf58      	it	pl
 80034ce:	6962      	ldrpl	r2, [r4, #20]
 80034d0:	60a2      	str	r2, [r4, #8]
 80034d2:	e7f4      	b.n	80034be <__swsetup_r+0x8e>
 80034d4:	2000      	movs	r0, #0
 80034d6:	e7f7      	b.n	80034c8 <__swsetup_r+0x98>
 80034d8:	20000018 	.word	0x20000018

080034dc <memset>:
 80034dc:	4402      	add	r2, r0
 80034de:	4603      	mov	r3, r0
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d100      	bne.n	80034e6 <memset+0xa>
 80034e4:	4770      	bx	lr
 80034e6:	f803 1b01 	strb.w	r1, [r3], #1
 80034ea:	e7f9      	b.n	80034e0 <memset+0x4>

080034ec <_close_r>:
 80034ec:	b538      	push	{r3, r4, r5, lr}
 80034ee:	4d06      	ldr	r5, [pc, #24]	@ (8003508 <_close_r+0x1c>)
 80034f0:	2300      	movs	r3, #0
 80034f2:	4604      	mov	r4, r0
 80034f4:	4608      	mov	r0, r1
 80034f6:	602b      	str	r3, [r5, #0]
 80034f8:	f7fd fa0b 	bl	8000912 <_close>
 80034fc:	1c43      	adds	r3, r0, #1
 80034fe:	d102      	bne.n	8003506 <_close_r+0x1a>
 8003500:	682b      	ldr	r3, [r5, #0]
 8003502:	b103      	cbz	r3, 8003506 <_close_r+0x1a>
 8003504:	6023      	str	r3, [r4, #0]
 8003506:	bd38      	pop	{r3, r4, r5, pc}
 8003508:	200002b0 	.word	0x200002b0

0800350c <_lseek_r>:
 800350c:	b538      	push	{r3, r4, r5, lr}
 800350e:	4d07      	ldr	r5, [pc, #28]	@ (800352c <_lseek_r+0x20>)
 8003510:	4604      	mov	r4, r0
 8003512:	4608      	mov	r0, r1
 8003514:	4611      	mov	r1, r2
 8003516:	2200      	movs	r2, #0
 8003518:	602a      	str	r2, [r5, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	f7fd fa20 	bl	8000960 <_lseek>
 8003520:	1c43      	adds	r3, r0, #1
 8003522:	d102      	bne.n	800352a <_lseek_r+0x1e>
 8003524:	682b      	ldr	r3, [r5, #0]
 8003526:	b103      	cbz	r3, 800352a <_lseek_r+0x1e>
 8003528:	6023      	str	r3, [r4, #0]
 800352a:	bd38      	pop	{r3, r4, r5, pc}
 800352c:	200002b0 	.word	0x200002b0

08003530 <_read_r>:
 8003530:	b538      	push	{r3, r4, r5, lr}
 8003532:	4d07      	ldr	r5, [pc, #28]	@ (8003550 <_read_r+0x20>)
 8003534:	4604      	mov	r4, r0
 8003536:	4608      	mov	r0, r1
 8003538:	4611      	mov	r1, r2
 800353a:	2200      	movs	r2, #0
 800353c:	602a      	str	r2, [r5, #0]
 800353e:	461a      	mov	r2, r3
 8003540:	f7fd f9ae 	bl	80008a0 <_read>
 8003544:	1c43      	adds	r3, r0, #1
 8003546:	d102      	bne.n	800354e <_read_r+0x1e>
 8003548:	682b      	ldr	r3, [r5, #0]
 800354a:	b103      	cbz	r3, 800354e <_read_r+0x1e>
 800354c:	6023      	str	r3, [r4, #0]
 800354e:	bd38      	pop	{r3, r4, r5, pc}
 8003550:	200002b0 	.word	0x200002b0

08003554 <_write_r>:
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	4d07      	ldr	r5, [pc, #28]	@ (8003574 <_write_r+0x20>)
 8003558:	4604      	mov	r4, r0
 800355a:	4608      	mov	r0, r1
 800355c:	4611      	mov	r1, r2
 800355e:	2200      	movs	r2, #0
 8003560:	602a      	str	r2, [r5, #0]
 8003562:	461a      	mov	r2, r3
 8003564:	f7fd f9b9 	bl	80008da <_write>
 8003568:	1c43      	adds	r3, r0, #1
 800356a:	d102      	bne.n	8003572 <_write_r+0x1e>
 800356c:	682b      	ldr	r3, [r5, #0]
 800356e:	b103      	cbz	r3, 8003572 <_write_r+0x1e>
 8003570:	6023      	str	r3, [r4, #0]
 8003572:	bd38      	pop	{r3, r4, r5, pc}
 8003574:	200002b0 	.word	0x200002b0

08003578 <__errno>:
 8003578:	4b01      	ldr	r3, [pc, #4]	@ (8003580 <__errno+0x8>)
 800357a:	6818      	ldr	r0, [r3, #0]
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	20000018 	.word	0x20000018

08003584 <__libc_init_array>:
 8003584:	b570      	push	{r4, r5, r6, lr}
 8003586:	4d0d      	ldr	r5, [pc, #52]	@ (80035bc <__libc_init_array+0x38>)
 8003588:	4c0d      	ldr	r4, [pc, #52]	@ (80035c0 <__libc_init_array+0x3c>)
 800358a:	1b64      	subs	r4, r4, r5
 800358c:	10a4      	asrs	r4, r4, #2
 800358e:	2600      	movs	r6, #0
 8003590:	42a6      	cmp	r6, r4
 8003592:	d109      	bne.n	80035a8 <__libc_init_array+0x24>
 8003594:	4d0b      	ldr	r5, [pc, #44]	@ (80035c4 <__libc_init_array+0x40>)
 8003596:	4c0c      	ldr	r4, [pc, #48]	@ (80035c8 <__libc_init_array+0x44>)
 8003598:	f000 fa54 	bl	8003a44 <_init>
 800359c:	1b64      	subs	r4, r4, r5
 800359e:	10a4      	asrs	r4, r4, #2
 80035a0:	2600      	movs	r6, #0
 80035a2:	42a6      	cmp	r6, r4
 80035a4:	d105      	bne.n	80035b2 <__libc_init_array+0x2e>
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
 80035a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ac:	4798      	blx	r3
 80035ae:	3601      	adds	r6, #1
 80035b0:	e7ee      	b.n	8003590 <__libc_init_array+0xc>
 80035b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b6:	4798      	blx	r3
 80035b8:	3601      	adds	r6, #1
 80035ba:	e7f2      	b.n	80035a2 <__libc_init_array+0x1e>
 80035bc:	08003ae4 	.word	0x08003ae4
 80035c0:	08003ae4 	.word	0x08003ae4
 80035c4:	08003ae4 	.word	0x08003ae4
 80035c8:	08003ae8 	.word	0x08003ae8

080035cc <__retarget_lock_init_recursive>:
 80035cc:	4770      	bx	lr

080035ce <__retarget_lock_acquire_recursive>:
 80035ce:	4770      	bx	lr

080035d0 <__retarget_lock_release_recursive>:
 80035d0:	4770      	bx	lr
	...

080035d4 <_free_r>:
 80035d4:	b538      	push	{r3, r4, r5, lr}
 80035d6:	4605      	mov	r5, r0
 80035d8:	2900      	cmp	r1, #0
 80035da:	d041      	beq.n	8003660 <_free_r+0x8c>
 80035dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035e0:	1f0c      	subs	r4, r1, #4
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	bfb8      	it	lt
 80035e6:	18e4      	addlt	r4, r4, r3
 80035e8:	f000 f8e0 	bl	80037ac <__malloc_lock>
 80035ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003664 <_free_r+0x90>)
 80035ee:	6813      	ldr	r3, [r2, #0]
 80035f0:	b933      	cbnz	r3, 8003600 <_free_r+0x2c>
 80035f2:	6063      	str	r3, [r4, #4]
 80035f4:	6014      	str	r4, [r2, #0]
 80035f6:	4628      	mov	r0, r5
 80035f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035fc:	f000 b8dc 	b.w	80037b8 <__malloc_unlock>
 8003600:	42a3      	cmp	r3, r4
 8003602:	d908      	bls.n	8003616 <_free_r+0x42>
 8003604:	6820      	ldr	r0, [r4, #0]
 8003606:	1821      	adds	r1, r4, r0
 8003608:	428b      	cmp	r3, r1
 800360a:	bf01      	itttt	eq
 800360c:	6819      	ldreq	r1, [r3, #0]
 800360e:	685b      	ldreq	r3, [r3, #4]
 8003610:	1809      	addeq	r1, r1, r0
 8003612:	6021      	streq	r1, [r4, #0]
 8003614:	e7ed      	b.n	80035f2 <_free_r+0x1e>
 8003616:	461a      	mov	r2, r3
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	b10b      	cbz	r3, 8003620 <_free_r+0x4c>
 800361c:	42a3      	cmp	r3, r4
 800361e:	d9fa      	bls.n	8003616 <_free_r+0x42>
 8003620:	6811      	ldr	r1, [r2, #0]
 8003622:	1850      	adds	r0, r2, r1
 8003624:	42a0      	cmp	r0, r4
 8003626:	d10b      	bne.n	8003640 <_free_r+0x6c>
 8003628:	6820      	ldr	r0, [r4, #0]
 800362a:	4401      	add	r1, r0
 800362c:	1850      	adds	r0, r2, r1
 800362e:	4283      	cmp	r3, r0
 8003630:	6011      	str	r1, [r2, #0]
 8003632:	d1e0      	bne.n	80035f6 <_free_r+0x22>
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	6053      	str	r3, [r2, #4]
 800363a:	4408      	add	r0, r1
 800363c:	6010      	str	r0, [r2, #0]
 800363e:	e7da      	b.n	80035f6 <_free_r+0x22>
 8003640:	d902      	bls.n	8003648 <_free_r+0x74>
 8003642:	230c      	movs	r3, #12
 8003644:	602b      	str	r3, [r5, #0]
 8003646:	e7d6      	b.n	80035f6 <_free_r+0x22>
 8003648:	6820      	ldr	r0, [r4, #0]
 800364a:	1821      	adds	r1, r4, r0
 800364c:	428b      	cmp	r3, r1
 800364e:	bf04      	itt	eq
 8003650:	6819      	ldreq	r1, [r3, #0]
 8003652:	685b      	ldreq	r3, [r3, #4]
 8003654:	6063      	str	r3, [r4, #4]
 8003656:	bf04      	itt	eq
 8003658:	1809      	addeq	r1, r1, r0
 800365a:	6021      	streq	r1, [r4, #0]
 800365c:	6054      	str	r4, [r2, #4]
 800365e:	e7ca      	b.n	80035f6 <_free_r+0x22>
 8003660:	bd38      	pop	{r3, r4, r5, pc}
 8003662:	bf00      	nop
 8003664:	200002bc 	.word	0x200002bc

08003668 <sbrk_aligned>:
 8003668:	b570      	push	{r4, r5, r6, lr}
 800366a:	4e0f      	ldr	r6, [pc, #60]	@ (80036a8 <sbrk_aligned+0x40>)
 800366c:	460c      	mov	r4, r1
 800366e:	6831      	ldr	r1, [r6, #0]
 8003670:	4605      	mov	r5, r0
 8003672:	b911      	cbnz	r1, 800367a <sbrk_aligned+0x12>
 8003674:	f000 f9d6 	bl	8003a24 <_sbrk_r>
 8003678:	6030      	str	r0, [r6, #0]
 800367a:	4621      	mov	r1, r4
 800367c:	4628      	mov	r0, r5
 800367e:	f000 f9d1 	bl	8003a24 <_sbrk_r>
 8003682:	1c43      	adds	r3, r0, #1
 8003684:	d103      	bne.n	800368e <sbrk_aligned+0x26>
 8003686:	f04f 34ff 	mov.w	r4, #4294967295
 800368a:	4620      	mov	r0, r4
 800368c:	bd70      	pop	{r4, r5, r6, pc}
 800368e:	1cc4      	adds	r4, r0, #3
 8003690:	f024 0403 	bic.w	r4, r4, #3
 8003694:	42a0      	cmp	r0, r4
 8003696:	d0f8      	beq.n	800368a <sbrk_aligned+0x22>
 8003698:	1a21      	subs	r1, r4, r0
 800369a:	4628      	mov	r0, r5
 800369c:	f000 f9c2 	bl	8003a24 <_sbrk_r>
 80036a0:	3001      	adds	r0, #1
 80036a2:	d1f2      	bne.n	800368a <sbrk_aligned+0x22>
 80036a4:	e7ef      	b.n	8003686 <sbrk_aligned+0x1e>
 80036a6:	bf00      	nop
 80036a8:	200002b8 	.word	0x200002b8

080036ac <_malloc_r>:
 80036ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036b0:	1ccd      	adds	r5, r1, #3
 80036b2:	f025 0503 	bic.w	r5, r5, #3
 80036b6:	3508      	adds	r5, #8
 80036b8:	2d0c      	cmp	r5, #12
 80036ba:	bf38      	it	cc
 80036bc:	250c      	movcc	r5, #12
 80036be:	2d00      	cmp	r5, #0
 80036c0:	4606      	mov	r6, r0
 80036c2:	db01      	blt.n	80036c8 <_malloc_r+0x1c>
 80036c4:	42a9      	cmp	r1, r5
 80036c6:	d904      	bls.n	80036d2 <_malloc_r+0x26>
 80036c8:	230c      	movs	r3, #12
 80036ca:	6033      	str	r3, [r6, #0]
 80036cc:	2000      	movs	r0, #0
 80036ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80037a8 <_malloc_r+0xfc>
 80036d6:	f000 f869 	bl	80037ac <__malloc_lock>
 80036da:	f8d8 3000 	ldr.w	r3, [r8]
 80036de:	461c      	mov	r4, r3
 80036e0:	bb44      	cbnz	r4, 8003734 <_malloc_r+0x88>
 80036e2:	4629      	mov	r1, r5
 80036e4:	4630      	mov	r0, r6
 80036e6:	f7ff ffbf 	bl	8003668 <sbrk_aligned>
 80036ea:	1c43      	adds	r3, r0, #1
 80036ec:	4604      	mov	r4, r0
 80036ee:	d158      	bne.n	80037a2 <_malloc_r+0xf6>
 80036f0:	f8d8 4000 	ldr.w	r4, [r8]
 80036f4:	4627      	mov	r7, r4
 80036f6:	2f00      	cmp	r7, #0
 80036f8:	d143      	bne.n	8003782 <_malloc_r+0xd6>
 80036fa:	2c00      	cmp	r4, #0
 80036fc:	d04b      	beq.n	8003796 <_malloc_r+0xea>
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	4639      	mov	r1, r7
 8003702:	4630      	mov	r0, r6
 8003704:	eb04 0903 	add.w	r9, r4, r3
 8003708:	f000 f98c 	bl	8003a24 <_sbrk_r>
 800370c:	4581      	cmp	r9, r0
 800370e:	d142      	bne.n	8003796 <_malloc_r+0xea>
 8003710:	6821      	ldr	r1, [r4, #0]
 8003712:	1a6d      	subs	r5, r5, r1
 8003714:	4629      	mov	r1, r5
 8003716:	4630      	mov	r0, r6
 8003718:	f7ff ffa6 	bl	8003668 <sbrk_aligned>
 800371c:	3001      	adds	r0, #1
 800371e:	d03a      	beq.n	8003796 <_malloc_r+0xea>
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	442b      	add	r3, r5
 8003724:	6023      	str	r3, [r4, #0]
 8003726:	f8d8 3000 	ldr.w	r3, [r8]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	bb62      	cbnz	r2, 8003788 <_malloc_r+0xdc>
 800372e:	f8c8 7000 	str.w	r7, [r8]
 8003732:	e00f      	b.n	8003754 <_malloc_r+0xa8>
 8003734:	6822      	ldr	r2, [r4, #0]
 8003736:	1b52      	subs	r2, r2, r5
 8003738:	d420      	bmi.n	800377c <_malloc_r+0xd0>
 800373a:	2a0b      	cmp	r2, #11
 800373c:	d917      	bls.n	800376e <_malloc_r+0xc2>
 800373e:	1961      	adds	r1, r4, r5
 8003740:	42a3      	cmp	r3, r4
 8003742:	6025      	str	r5, [r4, #0]
 8003744:	bf18      	it	ne
 8003746:	6059      	strne	r1, [r3, #4]
 8003748:	6863      	ldr	r3, [r4, #4]
 800374a:	bf08      	it	eq
 800374c:	f8c8 1000 	streq.w	r1, [r8]
 8003750:	5162      	str	r2, [r4, r5]
 8003752:	604b      	str	r3, [r1, #4]
 8003754:	4630      	mov	r0, r6
 8003756:	f000 f82f 	bl	80037b8 <__malloc_unlock>
 800375a:	f104 000b 	add.w	r0, r4, #11
 800375e:	1d23      	adds	r3, r4, #4
 8003760:	f020 0007 	bic.w	r0, r0, #7
 8003764:	1ac2      	subs	r2, r0, r3
 8003766:	bf1c      	itt	ne
 8003768:	1a1b      	subne	r3, r3, r0
 800376a:	50a3      	strne	r3, [r4, r2]
 800376c:	e7af      	b.n	80036ce <_malloc_r+0x22>
 800376e:	6862      	ldr	r2, [r4, #4]
 8003770:	42a3      	cmp	r3, r4
 8003772:	bf0c      	ite	eq
 8003774:	f8c8 2000 	streq.w	r2, [r8]
 8003778:	605a      	strne	r2, [r3, #4]
 800377a:	e7eb      	b.n	8003754 <_malloc_r+0xa8>
 800377c:	4623      	mov	r3, r4
 800377e:	6864      	ldr	r4, [r4, #4]
 8003780:	e7ae      	b.n	80036e0 <_malloc_r+0x34>
 8003782:	463c      	mov	r4, r7
 8003784:	687f      	ldr	r7, [r7, #4]
 8003786:	e7b6      	b.n	80036f6 <_malloc_r+0x4a>
 8003788:	461a      	mov	r2, r3
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	42a3      	cmp	r3, r4
 800378e:	d1fb      	bne.n	8003788 <_malloc_r+0xdc>
 8003790:	2300      	movs	r3, #0
 8003792:	6053      	str	r3, [r2, #4]
 8003794:	e7de      	b.n	8003754 <_malloc_r+0xa8>
 8003796:	230c      	movs	r3, #12
 8003798:	6033      	str	r3, [r6, #0]
 800379a:	4630      	mov	r0, r6
 800379c:	f000 f80c 	bl	80037b8 <__malloc_unlock>
 80037a0:	e794      	b.n	80036cc <_malloc_r+0x20>
 80037a2:	6005      	str	r5, [r0, #0]
 80037a4:	e7d6      	b.n	8003754 <_malloc_r+0xa8>
 80037a6:	bf00      	nop
 80037a8:	200002bc 	.word	0x200002bc

080037ac <__malloc_lock>:
 80037ac:	4801      	ldr	r0, [pc, #4]	@ (80037b4 <__malloc_lock+0x8>)
 80037ae:	f7ff bf0e 	b.w	80035ce <__retarget_lock_acquire_recursive>
 80037b2:	bf00      	nop
 80037b4:	200002b4 	.word	0x200002b4

080037b8 <__malloc_unlock>:
 80037b8:	4801      	ldr	r0, [pc, #4]	@ (80037c0 <__malloc_unlock+0x8>)
 80037ba:	f7ff bf09 	b.w	80035d0 <__retarget_lock_release_recursive>
 80037be:	bf00      	nop
 80037c0:	200002b4 	.word	0x200002b4

080037c4 <__sflush_r>:
 80037c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80037c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037cc:	0716      	lsls	r6, r2, #28
 80037ce:	4605      	mov	r5, r0
 80037d0:	460c      	mov	r4, r1
 80037d2:	d454      	bmi.n	800387e <__sflush_r+0xba>
 80037d4:	684b      	ldr	r3, [r1, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	dc02      	bgt.n	80037e0 <__sflush_r+0x1c>
 80037da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80037dc:	2b00      	cmp	r3, #0
 80037de:	dd48      	ble.n	8003872 <__sflush_r+0xae>
 80037e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80037e2:	2e00      	cmp	r6, #0
 80037e4:	d045      	beq.n	8003872 <__sflush_r+0xae>
 80037e6:	2300      	movs	r3, #0
 80037e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80037ec:	682f      	ldr	r7, [r5, #0]
 80037ee:	6a21      	ldr	r1, [r4, #32]
 80037f0:	602b      	str	r3, [r5, #0]
 80037f2:	d030      	beq.n	8003856 <__sflush_r+0x92>
 80037f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80037f6:	89a3      	ldrh	r3, [r4, #12]
 80037f8:	0759      	lsls	r1, r3, #29
 80037fa:	d505      	bpl.n	8003808 <__sflush_r+0x44>
 80037fc:	6863      	ldr	r3, [r4, #4]
 80037fe:	1ad2      	subs	r2, r2, r3
 8003800:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003802:	b10b      	cbz	r3, 8003808 <__sflush_r+0x44>
 8003804:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003806:	1ad2      	subs	r2, r2, r3
 8003808:	2300      	movs	r3, #0
 800380a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800380c:	6a21      	ldr	r1, [r4, #32]
 800380e:	4628      	mov	r0, r5
 8003810:	47b0      	blx	r6
 8003812:	1c43      	adds	r3, r0, #1
 8003814:	89a3      	ldrh	r3, [r4, #12]
 8003816:	d106      	bne.n	8003826 <__sflush_r+0x62>
 8003818:	6829      	ldr	r1, [r5, #0]
 800381a:	291d      	cmp	r1, #29
 800381c:	d82b      	bhi.n	8003876 <__sflush_r+0xb2>
 800381e:	4a2a      	ldr	r2, [pc, #168]	@ (80038c8 <__sflush_r+0x104>)
 8003820:	40ca      	lsrs	r2, r1
 8003822:	07d6      	lsls	r6, r2, #31
 8003824:	d527      	bpl.n	8003876 <__sflush_r+0xb2>
 8003826:	2200      	movs	r2, #0
 8003828:	6062      	str	r2, [r4, #4]
 800382a:	04d9      	lsls	r1, r3, #19
 800382c:	6922      	ldr	r2, [r4, #16]
 800382e:	6022      	str	r2, [r4, #0]
 8003830:	d504      	bpl.n	800383c <__sflush_r+0x78>
 8003832:	1c42      	adds	r2, r0, #1
 8003834:	d101      	bne.n	800383a <__sflush_r+0x76>
 8003836:	682b      	ldr	r3, [r5, #0]
 8003838:	b903      	cbnz	r3, 800383c <__sflush_r+0x78>
 800383a:	6560      	str	r0, [r4, #84]	@ 0x54
 800383c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800383e:	602f      	str	r7, [r5, #0]
 8003840:	b1b9      	cbz	r1, 8003872 <__sflush_r+0xae>
 8003842:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003846:	4299      	cmp	r1, r3
 8003848:	d002      	beq.n	8003850 <__sflush_r+0x8c>
 800384a:	4628      	mov	r0, r5
 800384c:	f7ff fec2 	bl	80035d4 <_free_r>
 8003850:	2300      	movs	r3, #0
 8003852:	6363      	str	r3, [r4, #52]	@ 0x34
 8003854:	e00d      	b.n	8003872 <__sflush_r+0xae>
 8003856:	2301      	movs	r3, #1
 8003858:	4628      	mov	r0, r5
 800385a:	47b0      	blx	r6
 800385c:	4602      	mov	r2, r0
 800385e:	1c50      	adds	r0, r2, #1
 8003860:	d1c9      	bne.n	80037f6 <__sflush_r+0x32>
 8003862:	682b      	ldr	r3, [r5, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0c6      	beq.n	80037f6 <__sflush_r+0x32>
 8003868:	2b1d      	cmp	r3, #29
 800386a:	d001      	beq.n	8003870 <__sflush_r+0xac>
 800386c:	2b16      	cmp	r3, #22
 800386e:	d11e      	bne.n	80038ae <__sflush_r+0xea>
 8003870:	602f      	str	r7, [r5, #0]
 8003872:	2000      	movs	r0, #0
 8003874:	e022      	b.n	80038bc <__sflush_r+0xf8>
 8003876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800387a:	b21b      	sxth	r3, r3
 800387c:	e01b      	b.n	80038b6 <__sflush_r+0xf2>
 800387e:	690f      	ldr	r7, [r1, #16]
 8003880:	2f00      	cmp	r7, #0
 8003882:	d0f6      	beq.n	8003872 <__sflush_r+0xae>
 8003884:	0793      	lsls	r3, r2, #30
 8003886:	680e      	ldr	r6, [r1, #0]
 8003888:	bf08      	it	eq
 800388a:	694b      	ldreq	r3, [r1, #20]
 800388c:	600f      	str	r7, [r1, #0]
 800388e:	bf18      	it	ne
 8003890:	2300      	movne	r3, #0
 8003892:	eba6 0807 	sub.w	r8, r6, r7
 8003896:	608b      	str	r3, [r1, #8]
 8003898:	f1b8 0f00 	cmp.w	r8, #0
 800389c:	dde9      	ble.n	8003872 <__sflush_r+0xae>
 800389e:	6a21      	ldr	r1, [r4, #32]
 80038a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80038a2:	4643      	mov	r3, r8
 80038a4:	463a      	mov	r2, r7
 80038a6:	4628      	mov	r0, r5
 80038a8:	47b0      	blx	r6
 80038aa:	2800      	cmp	r0, #0
 80038ac:	dc08      	bgt.n	80038c0 <__sflush_r+0xfc>
 80038ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038b6:	81a3      	strh	r3, [r4, #12]
 80038b8:	f04f 30ff 	mov.w	r0, #4294967295
 80038bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038c0:	4407      	add	r7, r0
 80038c2:	eba8 0800 	sub.w	r8, r8, r0
 80038c6:	e7e7      	b.n	8003898 <__sflush_r+0xd4>
 80038c8:	20400001 	.word	0x20400001

080038cc <_fflush_r>:
 80038cc:	b538      	push	{r3, r4, r5, lr}
 80038ce:	690b      	ldr	r3, [r1, #16]
 80038d0:	4605      	mov	r5, r0
 80038d2:	460c      	mov	r4, r1
 80038d4:	b913      	cbnz	r3, 80038dc <_fflush_r+0x10>
 80038d6:	2500      	movs	r5, #0
 80038d8:	4628      	mov	r0, r5
 80038da:	bd38      	pop	{r3, r4, r5, pc}
 80038dc:	b118      	cbz	r0, 80038e6 <_fflush_r+0x1a>
 80038de:	6a03      	ldr	r3, [r0, #32]
 80038e0:	b90b      	cbnz	r3, 80038e6 <_fflush_r+0x1a>
 80038e2:	f7ff fc8f 	bl	8003204 <__sinit>
 80038e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d0f3      	beq.n	80038d6 <_fflush_r+0xa>
 80038ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80038f0:	07d0      	lsls	r0, r2, #31
 80038f2:	d404      	bmi.n	80038fe <_fflush_r+0x32>
 80038f4:	0599      	lsls	r1, r3, #22
 80038f6:	d402      	bmi.n	80038fe <_fflush_r+0x32>
 80038f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038fa:	f7ff fe68 	bl	80035ce <__retarget_lock_acquire_recursive>
 80038fe:	4628      	mov	r0, r5
 8003900:	4621      	mov	r1, r4
 8003902:	f7ff ff5f 	bl	80037c4 <__sflush_r>
 8003906:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003908:	07da      	lsls	r2, r3, #31
 800390a:	4605      	mov	r5, r0
 800390c:	d4e4      	bmi.n	80038d8 <_fflush_r+0xc>
 800390e:	89a3      	ldrh	r3, [r4, #12]
 8003910:	059b      	lsls	r3, r3, #22
 8003912:	d4e1      	bmi.n	80038d8 <_fflush_r+0xc>
 8003914:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003916:	f7ff fe5b 	bl	80035d0 <__retarget_lock_release_recursive>
 800391a:	e7dd      	b.n	80038d8 <_fflush_r+0xc>

0800391c <__swhatbuf_r>:
 800391c:	b570      	push	{r4, r5, r6, lr}
 800391e:	460c      	mov	r4, r1
 8003920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003924:	2900      	cmp	r1, #0
 8003926:	b096      	sub	sp, #88	@ 0x58
 8003928:	4615      	mov	r5, r2
 800392a:	461e      	mov	r6, r3
 800392c:	da0d      	bge.n	800394a <__swhatbuf_r+0x2e>
 800392e:	89a3      	ldrh	r3, [r4, #12]
 8003930:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003934:	f04f 0100 	mov.w	r1, #0
 8003938:	bf14      	ite	ne
 800393a:	2340      	movne	r3, #64	@ 0x40
 800393c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003940:	2000      	movs	r0, #0
 8003942:	6031      	str	r1, [r6, #0]
 8003944:	602b      	str	r3, [r5, #0]
 8003946:	b016      	add	sp, #88	@ 0x58
 8003948:	bd70      	pop	{r4, r5, r6, pc}
 800394a:	466a      	mov	r2, sp
 800394c:	f000 f848 	bl	80039e0 <_fstat_r>
 8003950:	2800      	cmp	r0, #0
 8003952:	dbec      	blt.n	800392e <__swhatbuf_r+0x12>
 8003954:	9901      	ldr	r1, [sp, #4]
 8003956:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800395a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800395e:	4259      	negs	r1, r3
 8003960:	4159      	adcs	r1, r3
 8003962:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003966:	e7eb      	b.n	8003940 <__swhatbuf_r+0x24>

08003968 <__smakebuf_r>:
 8003968:	898b      	ldrh	r3, [r1, #12]
 800396a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800396c:	079d      	lsls	r5, r3, #30
 800396e:	4606      	mov	r6, r0
 8003970:	460c      	mov	r4, r1
 8003972:	d507      	bpl.n	8003984 <__smakebuf_r+0x1c>
 8003974:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003978:	6023      	str	r3, [r4, #0]
 800397a:	6123      	str	r3, [r4, #16]
 800397c:	2301      	movs	r3, #1
 800397e:	6163      	str	r3, [r4, #20]
 8003980:	b003      	add	sp, #12
 8003982:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003984:	ab01      	add	r3, sp, #4
 8003986:	466a      	mov	r2, sp
 8003988:	f7ff ffc8 	bl	800391c <__swhatbuf_r>
 800398c:	9f00      	ldr	r7, [sp, #0]
 800398e:	4605      	mov	r5, r0
 8003990:	4639      	mov	r1, r7
 8003992:	4630      	mov	r0, r6
 8003994:	f7ff fe8a 	bl	80036ac <_malloc_r>
 8003998:	b948      	cbnz	r0, 80039ae <__smakebuf_r+0x46>
 800399a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800399e:	059a      	lsls	r2, r3, #22
 80039a0:	d4ee      	bmi.n	8003980 <__smakebuf_r+0x18>
 80039a2:	f023 0303 	bic.w	r3, r3, #3
 80039a6:	f043 0302 	orr.w	r3, r3, #2
 80039aa:	81a3      	strh	r3, [r4, #12]
 80039ac:	e7e2      	b.n	8003974 <__smakebuf_r+0xc>
 80039ae:	89a3      	ldrh	r3, [r4, #12]
 80039b0:	6020      	str	r0, [r4, #0]
 80039b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039b6:	81a3      	strh	r3, [r4, #12]
 80039b8:	9b01      	ldr	r3, [sp, #4]
 80039ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80039be:	b15b      	cbz	r3, 80039d8 <__smakebuf_r+0x70>
 80039c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039c4:	4630      	mov	r0, r6
 80039c6:	f000 f81d 	bl	8003a04 <_isatty_r>
 80039ca:	b128      	cbz	r0, 80039d8 <__smakebuf_r+0x70>
 80039cc:	89a3      	ldrh	r3, [r4, #12]
 80039ce:	f023 0303 	bic.w	r3, r3, #3
 80039d2:	f043 0301 	orr.w	r3, r3, #1
 80039d6:	81a3      	strh	r3, [r4, #12]
 80039d8:	89a3      	ldrh	r3, [r4, #12]
 80039da:	431d      	orrs	r5, r3
 80039dc:	81a5      	strh	r5, [r4, #12]
 80039de:	e7cf      	b.n	8003980 <__smakebuf_r+0x18>

080039e0 <_fstat_r>:
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	4d07      	ldr	r5, [pc, #28]	@ (8003a00 <_fstat_r+0x20>)
 80039e4:	2300      	movs	r3, #0
 80039e6:	4604      	mov	r4, r0
 80039e8:	4608      	mov	r0, r1
 80039ea:	4611      	mov	r1, r2
 80039ec:	602b      	str	r3, [r5, #0]
 80039ee:	f7fc ff9c 	bl	800092a <_fstat>
 80039f2:	1c43      	adds	r3, r0, #1
 80039f4:	d102      	bne.n	80039fc <_fstat_r+0x1c>
 80039f6:	682b      	ldr	r3, [r5, #0]
 80039f8:	b103      	cbz	r3, 80039fc <_fstat_r+0x1c>
 80039fa:	6023      	str	r3, [r4, #0]
 80039fc:	bd38      	pop	{r3, r4, r5, pc}
 80039fe:	bf00      	nop
 8003a00:	200002b0 	.word	0x200002b0

08003a04 <_isatty_r>:
 8003a04:	b538      	push	{r3, r4, r5, lr}
 8003a06:	4d06      	ldr	r5, [pc, #24]	@ (8003a20 <_isatty_r+0x1c>)
 8003a08:	2300      	movs	r3, #0
 8003a0a:	4604      	mov	r4, r0
 8003a0c:	4608      	mov	r0, r1
 8003a0e:	602b      	str	r3, [r5, #0]
 8003a10:	f7fc ff9b 	bl	800094a <_isatty>
 8003a14:	1c43      	adds	r3, r0, #1
 8003a16:	d102      	bne.n	8003a1e <_isatty_r+0x1a>
 8003a18:	682b      	ldr	r3, [r5, #0]
 8003a1a:	b103      	cbz	r3, 8003a1e <_isatty_r+0x1a>
 8003a1c:	6023      	str	r3, [r4, #0]
 8003a1e:	bd38      	pop	{r3, r4, r5, pc}
 8003a20:	200002b0 	.word	0x200002b0

08003a24 <_sbrk_r>:
 8003a24:	b538      	push	{r3, r4, r5, lr}
 8003a26:	4d06      	ldr	r5, [pc, #24]	@ (8003a40 <_sbrk_r+0x1c>)
 8003a28:	2300      	movs	r3, #0
 8003a2a:	4604      	mov	r4, r0
 8003a2c:	4608      	mov	r0, r1
 8003a2e:	602b      	str	r3, [r5, #0]
 8003a30:	f7fc ffa4 	bl	800097c <_sbrk>
 8003a34:	1c43      	adds	r3, r0, #1
 8003a36:	d102      	bne.n	8003a3e <_sbrk_r+0x1a>
 8003a38:	682b      	ldr	r3, [r5, #0]
 8003a3a:	b103      	cbz	r3, 8003a3e <_sbrk_r+0x1a>
 8003a3c:	6023      	str	r3, [r4, #0]
 8003a3e:	bd38      	pop	{r3, r4, r5, pc}
 8003a40:	200002b0 	.word	0x200002b0

08003a44 <_init>:
 8003a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a46:	bf00      	nop
 8003a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a4a:	bc08      	pop	{r3}
 8003a4c:	469e      	mov	lr, r3
 8003a4e:	4770      	bx	lr

08003a50 <_fini>:
 8003a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a52:	bf00      	nop
 8003a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a56:	bc08      	pop	{r3}
 8003a58:	469e      	mov	lr, r3
 8003a5a:	4770      	bx	lr
