# 100daysofrtl
Challenging myself to work on RTL Design and Verification everyday, for 100 days!

Tools:
Icarus verilog

gtkwave

Day1: 2:1 MUX

DAY2: Synchcronous and Asynchronous JK Flipflop

Day3: XNOR gate in behavioral, dataflow and gate modelling

Day4: T Flipflop
