Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone --output-directory=D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone --report-file=bsf:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\opencores_spi_standalone.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC4C6F23C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone.qsys --remove-qsys-generate-warning
Progress: Loading opencores_spi_standalone/opencores_spi_standalone.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding opencores_spi [opencores_spi 1.0]
Progress: Parameterizing module opencores_spi
Progress: Adding opencores_spi_aux_control_in [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_aux_control_in
Progress: Adding opencores_spi_aux_control_out [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_aux_control_out
Progress: Adding opencores_spi_currently_active [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_currently_active
Progress: Adding opencores_spi_debug_tag_word [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_debug_tag_word
Progress: Adding opencores_spi_manual_reset [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_manual_reset
Progress: Adding opencores_spi_sdio_helper [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_sdio_helper
Progress: Adding simple_master_connection_without_burst_0 [simple_master_connection_without_burst 1.0]
Progress: Parameterizing module simple_master_connection_without_burst_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: opencores_spi_standalone.opencores_spi_aux_control_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone --output-directory=D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\synthesis --file-set=QUARTUS_SYNTH --report-file=html:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\opencores_spi_standalone.html --report-file=sopcinfo:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone.sopcinfo --report-file=cmp:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\opencores_spi_standalone.cmp --report-file=qip:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\synthesis\opencores_spi_standalone.qip --report-file=svd:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\synthesis\opencores_spi_standalone.svd --report-file=regmap:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\synthesis\opencores_spi_standalone.regmap --report-file=xml:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\opencores_spi_standalone.xml --report-file=debuginfo:D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone\synthesis\opencores_spi_standalone.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC4C6F23C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=D:\alphag\edevel00399.1_ag_firmware\tsbs\common_rtl_library\tsb\ip\rtl\arriav\opencores_spi_standalone\opencores_spi_standalone.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading opencores_spi_standalone/opencores_spi_standalone.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding opencores_spi [opencores_spi 1.0]
Progress: Parameterizing module opencores_spi
Progress: Adding opencores_spi_aux_control_in [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_aux_control_in
Progress: Adding opencores_spi_aux_control_out [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_aux_control_out
Progress: Adding opencores_spi_currently_active [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_currently_active
Progress: Adding opencores_spi_debug_tag_word [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_debug_tag_word
Progress: Adding opencores_spi_manual_reset [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_manual_reset
Progress: Adding opencores_spi_sdio_helper [altera_avalon_pio 14.1]
Progress: Parameterizing module opencores_spi_sdio_helper
Progress: Adding simple_master_connection_without_burst_0 [simple_master_connection_without_burst 1.0]
Progress: Parameterizing module simple_master_connection_without_burst_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: opencores_spi_standalone.opencores_spi_aux_control_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: opencores_spi_standalone: Generating opencores_spi_standalone "opencores_spi_standalone" for QUARTUS_SYNTH
Info: opencores_spi: "opencores_spi_standalone" instantiated opencores_spi "opencores_spi"
Info: opencores_spi_aux_control_in: Starting RTL generation for module 'opencores_spi_standalone_opencores_spi_aux_control_in'
Info: opencores_spi_aux_control_in:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_opencores_spi_aux_control_in --dir=D:/temp/alt7119_3684754654070708887.dir/0072_opencores_spi_aux_control_in_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt7119_3684754654070708887.dir/0072_opencores_spi_aux_control_in_gen//opencores_spi_standalone_opencores_spi_aux_control_in_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_aux_control_in: Done RTL generation for module 'opencores_spi_standalone_opencores_spi_aux_control_in'
Info: opencores_spi_aux_control_in: "opencores_spi_standalone" instantiated altera_avalon_pio "opencores_spi_aux_control_in"
Info: opencores_spi_aux_control_out: Starting RTL generation for module 'opencores_spi_standalone_opencores_spi_aux_control_out'
Info: opencores_spi_aux_control_out:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_opencores_spi_aux_control_out --dir=D:/temp/alt7119_3684754654070708887.dir/0073_opencores_spi_aux_control_out_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt7119_3684754654070708887.dir/0073_opencores_spi_aux_control_out_gen//opencores_spi_standalone_opencores_spi_aux_control_out_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_aux_control_out: Done RTL generation for module 'opencores_spi_standalone_opencores_spi_aux_control_out'
Info: opencores_spi_aux_control_out: "opencores_spi_standalone" instantiated altera_avalon_pio "opencores_spi_aux_control_out"
Info: opencores_spi_currently_active: Starting RTL generation for module 'opencores_spi_standalone_opencores_spi_currently_active'
Info: opencores_spi_currently_active:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_opencores_spi_currently_active --dir=D:/temp/alt7119_3684754654070708887.dir/0074_opencores_spi_currently_active_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt7119_3684754654070708887.dir/0074_opencores_spi_currently_active_gen//opencores_spi_standalone_opencores_spi_currently_active_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_currently_active: Done RTL generation for module 'opencores_spi_standalone_opencores_spi_currently_active'
Info: opencores_spi_currently_active: "opencores_spi_standalone" instantiated altera_avalon_pio "opencores_spi_currently_active"
Info: opencores_spi_debug_tag_word: Starting RTL generation for module 'opencores_spi_standalone_opencores_spi_debug_tag_word'
Info: opencores_spi_debug_tag_word:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_opencores_spi_debug_tag_word --dir=D:/temp/alt7119_3684754654070708887.dir/0075_opencores_spi_debug_tag_word_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt7119_3684754654070708887.dir/0075_opencores_spi_debug_tag_word_gen//opencores_spi_standalone_opencores_spi_debug_tag_word_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_debug_tag_word: Done RTL generation for module 'opencores_spi_standalone_opencores_spi_debug_tag_word'
Info: opencores_spi_debug_tag_word: "opencores_spi_standalone" instantiated altera_avalon_pio "opencores_spi_debug_tag_word"
Info: opencores_spi_manual_reset: Starting RTL generation for module 'opencores_spi_standalone_opencores_spi_manual_reset'
Info: opencores_spi_manual_reset:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=opencores_spi_standalone_opencores_spi_manual_reset --dir=D:/temp/alt7119_3684754654070708887.dir/0076_opencores_spi_manual_reset_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=D:/temp/alt7119_3684754654070708887.dir/0076_opencores_spi_manual_reset_gen//opencores_spi_standalone_opencores_spi_manual_reset_component_configuration.pl  --do_build_sim=0  ]
Info: opencores_spi_manual_reset: Done RTL generation for module 'opencores_spi_standalone_opencores_spi_manual_reset'
Info: opencores_spi_manual_reset: "opencores_spi_standalone" instantiated altera_avalon_pio "opencores_spi_manual_reset"
Info: simple_master_connection_without_burst_0: "opencores_spi_standalone" instantiated simple_master_connection_without_burst "simple_master_connection_without_burst_0"
Info: mm_interconnect_0: "opencores_spi_standalone" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "opencores_spi_standalone" instantiated altera_reset_controller "rst_controller"
Info: simple_master_connection_without_burst_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "simple_master_connection_without_burst_0_m0_translator"
Info: opencores_spi_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "opencores_spi_avalon_slave_0_translator"
Info: simple_master_connection_without_burst_0_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "simple_master_connection_without_burst_0_m0_agent"
Info: opencores_spi_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "opencores_spi_avalon_slave_0_agent"
Info: opencores_spi_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "opencores_spi_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: opencores_spi_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "opencores_spi_avalon_slave_0_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/alphag/edevel00399.1_ag_firmware/tsbs/common_rtl_library/tsb/ip/rtl/arriav/opencores_spi_standalone/opencores_spi_standalone/synthesis/submodules/altera_merlin_arbitrator.sv
Info: opencores_spi_standalone: Done "opencores_spi_standalone" with 22 modules, 39 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
