{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623814580187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623814580203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 20:36:20 2021 " "Processing started: Tue Jun 15 20:36:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623814580203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814580203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off text_top -c text_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off text_top -c text_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814580203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623814580892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623814580892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_top.v 1 1 " "Found 1 design units, including 1 entities, in source file text_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_top " "Found entity 1: text_top" {  } { { "text_top.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/text_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tx_rx.v 4 4 " "Found 4 design units, including 4 entities, in source file test_tx_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "test_tx_rx.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/test_tx_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""} { "Info" "ISGN_ENTITY_NAME" "2 rx " "Found entity 2: rx" {  } { { "test_tx_rx.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/test_tx_rx.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""} { "Info" "ISGN_ENTITY_NAME" "3 channel " "Found entity 3: channel" {  } { { "test_tx_rx.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/test_tx_rx.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_tb " "Found entity 4: top_tb" {  } { { "test_tx_rx.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/test_tx_rx.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sink.v(10) " "Verilog HDL information at sink.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "sink.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/sink.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623814590306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sink.v 1 1 " "Found 1 design units, including 1 entities, in source file sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 sink " "Found entity 1: sink" {  } { { "sink.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/sink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc4.v 1 1 " "Found 1 design units, including 1 entities, in source file rc4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rc4 " "Found entity 1: rc4" {  } { { "rc4.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/rc4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hammingip_enc.v 2 2 " "Found 2 design units, including 2 entities, in source file hammingip_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 HammingIP_Enc_altecc_encoder_96b " "Found entity 1: HammingIP_Enc_altecc_encoder_96b" {  } { { "HammingIP_Enc.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/HammingIP_Enc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590353 ""} { "Info" "ISGN_ENTITY_NAME" "2 HammingIP_Enc " "Found entity 2: HammingIP_Enc" {  } { { "HammingIP_Enc.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/HammingIP_Enc.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hammingip_dec.v 2 2 " "Found 2 design units, including 2 entities, in source file hammingip_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 HammingIP_Dec_altecc_decoder_soe " "Found entity 1: HammingIP_Dec_altecc_decoder_soe" {  } { { "HammingIP_Dec.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/HammingIP_Dec.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590400 ""} { "Info" "ISGN_ENTITY_NAME" "2 HammingIP_Dec " "Found entity 2: HammingIP_Dec" {  } { { "HammingIP_Dec.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/HammingIP_Dec.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_text.v 1 1 " "Found 1 design units, including 1 entities, in source file get_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_text " "Found entity 1: get_text" {  } { { "get_text.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/get_text.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt " "Found entity 1: encrypt" {  } { { "encrypt.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/encrypt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrypt.v(43) " "Verilog HDL information at decrypt.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "decrypt.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/decrypt.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623814590400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt " "Found entity 1: decrypt" {  } { { "decrypt.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/decrypt.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompression.v 1 1 " "Found 1 design units, including 1 entities, in source file decompression.v" { { "Info" "ISGN_ENTITY_NAME" "1 decompression " "Found entity 1: decompression" {  } { { "decompression.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/decompression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression.v 1 1 " "Found 1 design units, including 1 entities, in source file compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression " "Found entity 1: compression" {  } { { "compression.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpsk_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file bpsk_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPSK_mod " "Found entity 1: BPSK_mod" {  } { { "BPSK_mod.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/BPSK_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpsk_demod.v 1 1 " "Found 1 design units, including 1 entities, in source file bpsk_demod.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPSK_demod " "Found entity 1: BPSK_demod" {  } { { "BPSK_demod.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/BPSK_demod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623814590415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "awgn.v(144) " "Verilog HDL information at awgn.v(144): always construct contains both blocking and non-blocking assignments" {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 144 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(155) " "Verilog HDL syntax error at awgn.v(155) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 155 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(156) " "Verilog HDL syntax error at awgn.v(156) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(157) " "Verilog HDL syntax error at awgn.v(157) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 157 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(158) " "Verilog HDL syntax error at awgn.v(158) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 158 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(159) " "Verilog HDL syntax error at awgn.v(159) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 159 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(160) " "Verilog HDL syntax error at awgn.v(160) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 160 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(161) " "Verilog HDL syntax error at awgn.v(161) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(163) " "Verilog HDL syntax error at awgn.v(163) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 163 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" awgn.v(164) " "Verilog HDL syntax error at awgn.v(164) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 164 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "awgn.v(167) " "Verilog HDL information at awgn.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "awgn awgn.v(28) " "Ignored design unit \"awgn\" at awgn.v(28) due to previous errors" {  } { { "awgn.v" "" { Text "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/awgn.v" 28 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "awgn.v 0 0 " "Found 0 design units, including 0 entities, in source file awgn.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/School/CPEN391/DigitalCommunicationsProject/text_implement/output_files/text_top.map.smsg " "Generated suppressed messages file C:/School/CPEN391/DigitalCommunicationsProject/text_implement/output_files/text_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590446 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623814590493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 15 20:36:30 2021 " "Processing ended: Tue Jun 15 20:36:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623814590493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623814590493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623814590493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814590493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623814591306 ""}
