    1 00:0000 -  -  -  -  ; Title:    SNES Joystick button reader
    2 00:0000 -  -  -  -  ; Author:   Jeroen Venema
    3 00:0000 -  -  -  -  ; Created:  01/11/2022
    4 00:0000 -  -  -  -  ;
    5 00:0000 -  -  -  -  ; Prints out a string of 16 characters, each character representing a button of a SNES controller
    6 00:0000 -  -  -  -  ; Connections to the SNES controller through level-shifters:
    7 00:0000 -  -  -  -  ; CLOCK - PC0
    8 00:0000 -  -  -  -  ; DATA  - PC1
    9 00:0000 -  -  -  -  ; LATCH - PC2
   10 00:0000 -  -  -  -  ;
   11 00:0000 -  -  -  -  ; Assembled using spasm-ng with 'spasm -E -T joyread.asm'
   12 00:0000 -  -  -  -  
   13 00:0000 -  -  -  -      .ASSUME ADL=1
   14 00:0000 -  -  -  -      .org 40000h
   15 04:0000 -  -  -  -  
   16 04:0000 -  -  -  -  start:
   17 04:0000 CD 25 00 04     call _initjoystickpins
   18 04:0004 -  -  -  -  displayread:
   19 04:0004 CD 42 00 04     call _joyread
   20 04:0008 -  -  -  -      
   21 04:0008 06 10 -  -      ld b, 16        ; 16 characters to screen, 12 button bits and 4 non-used bits
   22 04:000A -  -  -  -  loop:
   23 04:000A 29 -  -  -      add hl,hl       ; shift hl right one bit, resulting bit in carry
   24 04:000B 3E 00 -  -      ld a, 0
   25 04:000D CE 30 -  -      adc a, 30h      ; 30+NC = 30 ('0'), 30+C = 31 ('1')
   26 04:000F 49 D7 -  -      rst.lis 10h     ; output to MOS
   27 04:0011 78 -  -  -      ld a,b
   28 04:0012 FE 01 -  -      cp 1            ; last button to print?
   29 04:0014 28 03 -  -      jr z, creturn
   30 04:0016 05 -  -  -      dec b
   31 04:0017 18 F1 -  -      jr loop
   32 04:0019 -  -  -  -  creturn:
   33 04:0019 3E 0D -  -      ld a, '\r'
   34 04:001B 49 D7 -  -      rst.lis 10h     ; return to beginning of the line
   35 04:001D -  -  -  -  
   36 04:001D CD 8A 00 04     call wait10ms   ; wait before next poll to the controller, fast enough for demo
   37 04:0021 -  -  -  -  
   38 04:0021 C3 04 00 04     jp displayread
   39 04:0025 -  -  -  -  
   40 04:0025 -  -  -  -  _initjoystickpins:
   41 04:0025 3E F8 -  -      ld a,%11111000  ; latch/bit2 and clk/bit0 as output, data temp output, needs to stay high
   42 04:0027 ED 39 9F -      out0 (159),a    ; PC_DDR configures input/output
   43 04:002A 3E 00 -  -      ld a,0          ; default to ALT1/ALT2
   44 04:002C ED 39 A0 -      out0 (160),a
   45 04:002F ED 39 A1 -      out0 (161),a
   46 04:0032 -  -  -  -  
   47 04:0032 3E 03 -  -      ld a,%00000011  ; latch/bit2 normally low, data/bit1 and clock/bit0 normally high
   48 04:0034 ED 39 9E -      out0 (158),a    ; write to port C
   49 04:0037 -  -  -  -  
   50 04:0037 3E FA -  -      ld a,%11111010  ; latch/bit2 and clk/bit0 as output, data as input now
   51 04:0039 ED 39 9F -      out0 (159),a    ; reconfigure mode - data as input
   52 04:003C -  -  -  -  
   53 04:003C 3E 03 -  -      ld a,%00000011
   54 04:003E ED 39 9E -      out0 (158),a
   55 04:0041 C9 -  -  -      ret
   56 04:0042 -  -  -  -  
   57 04:0042 -  -  -  -  ; returns 16bit SNES code in HL
   58 04:0042 -  -  -  -  ; bit layout:
   59 04:0042 -  -  -  -  ; bit  0 - B
   60 04:0042 -  -  -  -  ; bit  1 - Y
   61 04:0042 -  -  -  -  ; bit  2 - Select
   62 04:0042 -  -  -  -  ; bit  3 - Start
   63 04:0042 -  -  -  -  ; bit  4 - Up
   64 04:0042 -  -  -  -  ; bit  5 - Down
   65 04:0042 -  -  -  -  ; bit  6 - Left
   66 04:0042 -  -  -  -  ; bit  7 - Right
   67 04:0042 -  -  -  -  ; bit  8 - A
   68 04:0042 -  -  -  -  ; bit  9 - X
   69 04:0042 -  -  -  -  ; bit 10 - L
   70 04:0042 -  -  -  -  ; bit 11 - R
   71 04:0042 -  -  -  -  ; bit 12 - none - always high
   72 04:0042 -  -  -  -  ; bit 13 - none - always high
   73 04:0042 -  -  -  -  ; bit 14 - none - always high
   74 04:0042 -  -  -  -  ; bit 15 - none - always high
   75 04:0042 -  -  -  -  ;
   76 04:0042 -  -  -  -  ; Non-pressed buttons return 1
   77 04:0042 -  -  -  -  ; Pressed buttons return a 0
   78 04:0042 -  -  -  -  ;
   79 04:0042 -  -  -  -  _joyread:
   80 04:0042 3E 05 -  -      ld a,%00000101
   81 04:0044 ED 39 9E -      out0 (158),a    ; latch high, clock stays high
   82 04:0047 CD 85 00 04     call wait12us
   83 04:004B -  -  -  -  
   84 04:004B 3E 01 -  -      ld a,%00000001
   85 04:004D ED 39 9E -      out0 (158),a    ; latch low, clock stays high
   86 04:0050 CD 80 00 04     call wait6us
   87 04:0054 -  -  -  -  
   88 04:0054 06 10 -  -      ld b,16         ; read 16 bit
   89 04:0056 21 00 00 00     ld hl,0         ; zero out result register HL
   90 04:005A -  -  -  -  
   91 04:005A -  -  -  -  joyloop:
   92 04:005A C5 -  -  -      push bc
   93 04:005B CB 3C -  -      srl h           ; shift HL right one bit, first run shifts only zeroes
   94 04:005D CB 1D -  -      rr l
   95 04:005F 3E 00 -  -      ld a,%00000000  ; clock & latch low
   96 04:0061 ED 39 9E -      out0 (158),a
   97 04:0064 CD 80 00 04     call wait6us
   98 04:0068 ED 38 9E -      in0 a,(158)     ; read all bits from port C
   99 04:006B E6 02 -  -      and a, %00000010   ; mask out DATA bit
  100 04:006D 28 04 -  -      jr z, checkdone ; 0 received, do nothing
  101 04:006F 7C -  -  -      ld a,h
  102 04:0070 F6 80 -  -      or %10000000    ; 1 received, set highest bit
  103 04:0072 67 -  -  -      ld h,a
  104 04:0073 -  -  -  -  checkdone:
  105 04:0073 3E 01 -  -      ld a,%00000001  ; clock high & latch low
  106 04:0075 ED 39 9E -      out0 (158),a
  107 04:0078 CD 80 00 04     call wait6us
  108 04:007C C1 -  -  -      pop bc
  109 04:007D 10 DB -  -      djnz joyloop
  110 04:007F C9 -  -  -      ret
  111 04:0080 -  -  -  -  
  112 04:0080 -  -  -  -  ; wait 6us at 18,432Mhz
  113 04:0080 -  -  -  -  wait6us:
  114 04:0080 06 19 -  -      ld b,25
  115 04:0082 -  -  -  -  wait6usloop:
  116 04:0082 10 FE -  -      djnz wait6usloop
  117 04:0084 C9 -  -  -      ret
  118 04:0085 -  -  -  -  
  119 04:0085 -  -  -  -  ; wait 12us at 18,432Mhz
  120 04:0085 -  -  -  -  wait12us:
  121 04:0085 06 32 -  -      ld b,50
  122 04:0087 -  -  -  -  wait12usloop:
  123 04:0087 10 FE -  -      djnz wait12usloop
  124 04:0089 C9 -  -  -      ret
  125 04:008A -  -  -  -  
  126 04:008A -  -  -  -  ; wait 10ms at 18,432Mhz
  127 04:008A -  -  -  -  wait10ms:
  128 04:008A 11 A8 61 00     ld de, 25000
  129 04:008E -  -  -  -  wait10msloop:
  130 04:008E 1B -  -  -      dec de
  131 04:008F 7A -  -  -      ld a,d
  132 04:0090 B3 -  -  -      or e
  133 04:0091 20 FB -  -      jr nz,wait10msloop
  134 04:0093 C9 -  -  -      ret
