# aclk {FREQ_HZ 49999500 CLK_DOMAIN zynq_bd_ZynqMPSoC_0_pl_clk1 PHASE 0.0}
# Clock Domain: zynq_bd_ZynqMPSoC_0_pl_clk1
create_clock -name aclk -period 20.000 [get_ports aclk]
# Generated clocks
