<dec f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='643' type='llvm::X86Disassembler::EABase'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='486' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='486' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='491' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='543' u='r' c='_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='543' u='r' c='_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='595' u='r' c='_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='634' u='r' c='_ZL17translateRMMemoryRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionEPKNS_14MCDisassemblerE'/>
<offset>1312</offset>
<doc f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='641'>// The Mod and R/M fields can encode a base for an effective address, or a
  // register.  These are separated into two fields here.</doc>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1334' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1339' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1344' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1351' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1357' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1376' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1382' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1388' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1399' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1404' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1412' u='w' c='_ZL9readModRMPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1550' u='r' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1551' u='w' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.cpp' l='1553' u='r' c='_ZL8fixupRegPN4llvm15X86Disassembler19InternalInstructionEPKNS0_16OperandSpecifierE'/>
