m255
K3
13
cModel Technology
Z0 dC:\Facultad\FPGA\LaboratorioFPGA\EjA_SumadorCompleto\simulation\modelsim
Efulladder
Z1 w1760903869
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Facultad\FPGA\LaboratorioFPGA\EjA_SumadorCompleto\simulation\modelsim
Z5 8C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder.vhd
Z6 FC:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder.vhd
l0
L4
VI`FmVL9_i4i^MmT2o_:Co2
Z7 OV;C;10.1d;51
31
Z8 !s108 1761512853.702000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder.vhd|
Z10 !s107 C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 UFUFkXECz81`0[D_09noA3
!i10b 1
Afnc
R2
R3
DEx4 work 9 fulladder 0 22 I`FmVL9_i4i^MmT2o_:Co2
l18
L12
VjG2lR2JzjlAVbYScmd]:j2
R7
31
R8
R9
R10
R11
R12
!s100 CGEC9=n_m0L6mlPWFHQ0M1
!i10b 1
Efulladder_tb
Z13 w1760915186
R2
R3
R4
Z14 8C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd
Z15 FC:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd
l0
L4
V@Og>kF<[SOJHF637VB0;i1
!s100 FMPR=cdg^jgjbkYdN>^i41
R7
31
!i10b 1
Z16 !s108 1761512853.769000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd|
Z18 !s107 C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd|
R11
R12
Afnc
R2
R3
DEx4 work 12 fulladder_tb 0 22 @Og>kF<[SOJHF637VB0;i1
l24
L7
VACRjOC0kbV`Jd=k2ODAWc3
!s100 @BMfLU]JPgBoRV<TF^Z=I3
R7
31
!i10b 1
R16
R17
R18
R11
R12
