// Copyright Advanced Micro Devices, Inc., or its affiliates.
// SPDX-License-Identifier: MIT

#include <gtest/gtest.h>

#include <algorithm>
#include <memory>
#include <optional>
#include <span>

#include "AllocationTestUtils.hpp"
#include "stinkytofu/core/Function.hpp"
#include "stinkytofu/hardware/ArchHelper.hpp"
#include "stinkytofu/ir/asm/StinkySignature.hpp"
#include "stinkytofu/ir/asm/ssa/StinkySSAValue.hpp"
#include "stinkytofu/transforms/asm/LegalizationUtils.hpp"

using namespace stinkytofu;
using namespace stinkytofu::test;

namespace {

class AllocationConstraintsTest : public ::testing::Test {
   protected:
    void SetUp() override {
        func = std::make_unique<Function>("kernel");
        setFunctionArch(*func, kRaTestArch);
    }

    BasicBlock* block(const std::string& label) {
        return func->createBasicBlock(label);
    }

    /// s40 = s_mov_b32(s\p source), where \p source is read before anything
    /// writes it and so lifts to a live-in. Returns its value ID.
    SSAValueID scalarLiveIn(BasicBlock& entry, uint32_t source) {
        AsmIRBuilder builder(entry, kRaTestArch);
        StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::s_mov_b32, kRaTestArch));
        mov->addDestReg(StinkyRegister("s", 40, 1));
        mov->addSrcReg(StinkyRegister("s", source, 1));
        if (!liftForAllocation(*func)) return kInvalidSSAValueID;
        const StinkySSAValue* value = ssaSourceValue(*mov, 0);
        return value == nullptr ? kInvalidSSAValueID : value->valueId();
    }

    /// The same for vectors: v40 = v_mov_b32(v\p source). No metadata to set --
    /// the vector line comes from the architecture's work-item ID packing, which
    /// kRaTestArch declares.
    SSAValueID vectorLiveIn(BasicBlock& entry, uint32_t source) {
        AsmIRBuilder builder(entry, kRaTestArch);
        StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::v_mov_b32, kRaTestArch));
        mov->addDestReg(StinkyRegister("v", 40, 1));
        mov->addSrcReg(StinkyRegister("v", source, 1));
        if (!liftForAllocation(*func)) return kInvalidSSAValueID;
        const StinkySSAValue* value = ssaSourceValue(*mov, 0);
        return value == nullptr ? kInvalidSSAValueID : value->valueId();
    }

    std::unique_ptr<Function> func;
};

bool hasTuple(const AllocationConstraints& constraints, const std::vector<SSAValueID>& units) {
    for (const TupleRun& run : constraints.tupleRuns()) {
        if (run.units == units) return true;
    }
    return false;
}

bool hasAffinity(const AllocationConstraints& constraints, SSAValueID id) {
    for (const AffinitySet& set : constraints.affinitySets()) {
        if (std::find(set.members.begin(), set.members.end(), id) != set.members.end()) return true;
    }
    return false;
}

bool isUndefinedLiveIn(const AllocationConstraints& constraints, SSAValueID id) {
    const std::span<const SSAValueID> undefined = constraints.undefinedLiveIns();
    return std::find(undefined.begin(), undefined.end(), id) != undefined.end();
}

/// entry branches two ways and v\p defined is written on one side only, so the
/// merge at join takes it from the entry live-in on the other.
const SSABlockArgument* mergeOfOneDefinedPath(Function& function, uint32_t defined) {
    BasicBlock* entry = function.createBasicBlock("entry");
    BasicBlock* left = function.createBasicBlock("left");
    BasicBlock* right = function.createBasicBlock("right");
    BasicBlock* join = function.createBasicBlock("join");
    function.addEdge(entry, left);
    function.addEdge(entry, right);
    function.addEdge(left, join);
    function.addEdge(right, join);
    createVAddInBlock(left, kRaTestArch, defined, 20, 21);
    createVAddInBlock(join, kRaTestArch, 6, defined, defined);
    if (!liftForAllocation(function)) return nullptr;
    return vgprArgumentFor(*join, defined);
}

/// s0-s31, what .amdhsa_user_sgpr_count 29 plus three workgroup ids fills.
constexpr uint64_t kDispatchFills = 32;

}  // namespace

TEST_F(AllocationConstraintsTest, HintIsThePhysicalBinding) {
    BasicBlock* entry = block("entry");
    StinkyInstruction* add = createVAddInBlock(entry, kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    AllocationSetup setup(*func);
    const StinkySSAValue* result = ssaDefinedValue(*add);
    ASSERT_NE(result, nullptr);

    const std::optional<RegKey> hint = setup.constraints().hintFor(result->valueId());
    ASSERT_TRUE(hint.has_value());
    EXPECT_EQ(*hint, (RegKey{RegType::V, 2, RegHalf::NONE}));
    EXPECT_EQ(setup.constraints().classOf(result->valueId()), RegType::V);
    EXPECT_TRUE(setup.constraints().isAllocatable(result->valueId()));
    EXPECT_TRUE(setup.constraints().tupleRuns().empty());
    EXPECT_TRUE(setup.constraints().affinitySets().empty());
}

TEST_F(AllocationConstraintsTest, MultiDwordOperandIsATupleRun) {
    BasicBlock* entry = block("entry");
    StinkyInstruction* load = createDsReadB128InBlock(entry, kRaTestArch, 10, 4);
    ASSERT_TRUE(liftForAllocation(*func));

    AllocationSetup setup(*func);
    const std::vector<StinkySSAValue*> units = ssaDestUnits(*load, 0);
    ASSERT_EQ(units.size(), 4u);

    std::vector<SSAValueID> ids;
    ids.reserve(units.size());
    for (StinkySSAValue* unit : units) ids.push_back(unit->valueId());
    EXPECT_TRUE(hasTuple(setup.constraints(), ids)) << setup.constraints().toString();
}

TEST_F(AllocationConstraintsTest, MergeIsAnAffinitySet) {
    BasicBlock* entry = block("entry");
    BasicBlock* left = block("left");
    BasicBlock* right = block("right");
    BasicBlock* join = block("join");
    func->addEdge(entry, left);
    func->addEdge(entry, right);
    func->addEdge(left, join);
    func->addEdge(right, join);
    createVAddInBlock(left, kRaTestArch, 5, 20, 21);
    createVAddInBlock(right, kRaTestArch, 5, 22, 23);
    createVAddInBlock(join, kRaTestArch, 6, 5, 5);
    ASSERT_TRUE(liftForAllocation(*func));

    AllocationSetup setup(*func);
    const SSABlockArgument* arg = vgprArgumentFor(*join, 5);
    ASSERT_NE(arg, nullptr);
    ASSERT_NE(arg->value, nullptr);

    EXPECT_TRUE(hasAffinity(setup.constraints(), arg->value->valueId()))
        << setup.constraints().toString();
    EXPECT_FALSE(setup.constraints().affinitySets().empty());
    EXPECT_GE(setup.constraints().affinitySets().front().members.size(), 2u);
}

namespace {

/// One convert of a four-value FP8 pack into v10.
///
/// \p dstHalf is the half it writes, carried as op_sel's third element since
/// op_sel for a two-source VOP3 is [src0, src1, dst]. Pass nullopt to attach no
/// op_sel, which states no half.
StinkyInstruction* packIntoV10(AsmIRBuilder& builder, uint32_t src0, uint32_t src1,
                               std::optional<int> dstHalf) {
    StinkyInstruction* cvt = builder.create(getMCIDByUOp(GFX::v_cvt_pk_fp8_f32, kRaTestArch));
    cvt->addDestReg(StinkyRegister("v", 10, 1));
    cvt->addSrcReg(StinkyRegister("v", src0, 1));
    cvt->addSrcReg(StinkyRegister("v", src1, 1));
    if (dstHalf.has_value()) cvt->addModifier<VOP3PModifiers>(VOP3PModifiers({0, 0, *dstHalf}));
    legalizeReadWriteSources(cvt);
    return cvt;
}

/// `v_mov_b32 v<dest>, v<source>`, so a packed register has a consumer.
void readWholeRegister(AsmIRBuilder& builder, uint32_t dest, uint32_t source) {
    StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::v_mov_b32, kRaTestArch));
    mov->addDestReg(StinkyRegister("v", dest, 1));
    mov->addSrcReg(StinkyRegister("v", source, 1));
}

}  // namespace

TEST_F(AllocationConstraintsTest, HalfWritingPackIsTiedToTheHalfItKeeps) {
    // The producer's FP8 pack: the first convert fills v10's low half, the second
    // its high half while keeping the low. Both write v10, so the second reads
    // what the first left there -- a read-write tie, not two unrelated defs.
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);

    StinkyInstruction* low = packIntoV10(builder, 1, 2, /*dstHalf=*/0);
    StinkyInstruction* high = packIntoV10(builder, 3, 4, /*dstHalf=*/1);
    readWholeRegister(builder, /*dest=*/11, /*source=*/10);
    ASSERT_TRUE(liftForAllocation(*func));

    const StinkySSAValue* lowResult = ssaDefinedValue(*low);
    const StinkySSAValue* highResult = ssaDefinedValue(*high);
    ASSERT_NE(lowResult, nullptr);
    ASSERT_NE(highResult, nullptr);

    AllocationSetup setup(*func);
    // The low half has a reader, which is what keeps its register alive.
    EXPECT_FALSE(lowResult->useEmpty());
    EXPECT_TRUE(hasAffinity(setup.constraints(), lowResult->valueId()))
        << setup.constraints().toString();
    EXPECT_TRUE(hasAffinity(setup.constraints(), highResult->valueId()))
        << setup.constraints().toString();
    // Both halves are read, so neither looks like the dead narrow write below.
    EXPECT_TRUE(setup.constraints().unreadPartialWrites().empty());
}

TEST_F(AllocationConstraintsTest, NarrowWriteWithNoNamedHalfIsNotTied) {
    // The same two converts with no op_sel. Nothing says which half either one
    // writes, so neither reads its destination and the second is free to take a
    // register of its own. The tie comes from op_sel, not from the opcode.
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);

    StinkyInstruction* low = packIntoV10(builder, 1, 2, /*dstHalf=*/std::nullopt);
    StinkyInstruction* high = packIntoV10(builder, 3, 4, /*dstHalf=*/std::nullopt);
    readWholeRegister(builder, /*dest=*/11, /*source=*/10);
    ASSERT_TRUE(liftForAllocation(*func));

    const StinkySSAValue* lowResult = ssaDefinedValue(*low);
    const StinkySSAValue* highResult = ssaDefinedValue(*high);
    ASSERT_NE(lowResult, nullptr);
    ASSERT_NE(highResult, nullptr);

    AllocationSetup setup(*func);
    EXPECT_TRUE(lowResult->useEmpty());
    EXPECT_FALSE(hasAffinity(setup.constraints(), highResult->valueId()))
        << setup.constraints().toString();
    // The first result having no reader is what the report names, so a producer
    // that omits op_sel does not fail silently.
    const std::span<const SSAValueID> unread = setup.constraints().unreadPartialWrites();
    EXPECT_NE(std::find(unread.begin(), unread.end(), lowResult->valueId()), unread.end())
        << setup.constraints().toString();
}

TEST_F(AllocationConstraintsTest, NarrowWriteNobodyReadsIsReported) {
    // v_add_f16 writes 16 bits of a VGPR and names no half, so nothing says what
    // becomes of the other one. A result with no reader, whose register the
    // allocator frees at once. Reported so the question gets asked.
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);
    StinkyInstruction* add = builder.create(getMCIDByUOp(GFX::v_add_f16, kRaTestArch));
    add->addDestReg(StinkyRegister("v", 10, 1));
    add->addSrcReg(StinkyRegister("v", 1, 1));
    add->addSrcReg(StinkyRegister("v", 2, 1));
    ASSERT_TRUE(liftForAllocation(*func));

    const StinkySSAValue* result = ssaDefinedValue(*add);
    ASSERT_NE(result, nullptr);

    AllocationSetup setup(*func);
    const std::span<const SSAValueID> unread = setup.constraints().unreadPartialWrites();
    EXPECT_NE(std::find(unread.begin(), unread.end(), result->valueId()), unread.end())
        << setup.constraints().toString();
}

TEST_F(AllocationConstraintsTest, FullWidthWriteNobodyReadsIsNotReported) {
    // A dead full-register write keeps nothing, so it says nothing about a
    // missing read and would only be noise in the report.
    BasicBlock* entry = block("entry");
    createVAddInBlock(entry, kRaTestArch, 2, 0, 1);
    ASSERT_TRUE(liftForAllocation(*func));

    AllocationSetup setup(*func);
    EXPECT_TRUE(setup.constraints().unreadPartialWrites().empty())
        << setup.constraints().toString();
}

TEST_F(AllocationConstraintsTest, LiveInTheDispatchFilledIsPinned) {
    func->setMetaData(kSigDispatchFilledSgprsMetaKey, kDispatchFills);
    const SSAValueID liveIn = scalarLiveIn(*block("entry"), /*source=*/8);
    ASSERT_NE(liveIn, kInvalidSSAValueID);

    AllocationSetup setup(*func, RegClassSet::all());
    EXPECT_TRUE(setup.constraints().isPinned(liveIn)) << setup.constraints().toString();
    EXPECT_FALSE(isUndefinedLiveIn(setup.constraints(), liveIn));
}

TEST_F(AllocationConstraintsTest, LiveInAboveWhatTheDispatchFillsIsUndefinedAndFree) {
    // Nothing wrote s100, so it holds nothing and any register serves it equally.
    func->setMetaData(kSigDispatchFilledSgprsMetaKey, kDispatchFills);
    const SSAValueID liveIn = scalarLiveIn(*block("entry"), /*source=*/100);
    ASSERT_NE(liveIn, kInvalidSSAValueID);

    AllocationSetup setup(*func, RegClassSet::all());
    EXPECT_FALSE(setup.constraints().isPinned(liveIn)) << setup.constraints().toString();
    EXPECT_TRUE(isUndefinedLiveIn(setup.constraints(), liveIn)) << setup.constraints().toString();
}

TEST_F(AllocationConstraintsTest, WithoutTheBoundaryEveryLiveInStaysPinned) {
    // No metadata, as a .stir file or this suite leaves it. Unknown pins: not
    // knowing what the dispatch filled is no licence to move a register it did.
    const SSAValueID liveIn = scalarLiveIn(*block("entry"), /*source=*/100);
    ASSERT_NE(liveIn, kInvalidSSAValueID);

    AllocationSetup setup(*func, RegClassSet::all());
    EXPECT_TRUE(setup.constraints().isPinned(liveIn)) << setup.constraints().toString();
    EXPECT_TRUE(setup.constraints().undefinedLiveIns().empty());
}

TEST_F(AllocationConstraintsTest, VectorLiveInTheDispatchFilledIsPinned) {
    // v0 is the whole vector line on a target that packs the work-item ID
    // dimensions into it, which is what the workitem id arrives in.
    ASSERT_TRUE(hasPackedWorkitemId(kRaTestArch)) << "this test needs a packed target";
    const SSAValueID liveIn = vectorLiveIn(*block("entry"), /*source=*/0);
    ASSERT_NE(liveIn, kInvalidSSAValueID);

    AllocationSetup setup(*func, RegClassSet::all());
    EXPECT_TRUE(setup.constraints().isPinned(liveIn)) << setup.constraints().toString();
    EXPECT_FALSE(isUndefinedLiveIn(setup.constraints(), liveIn));
}

TEST_F(AllocationConstraintsTest, VectorLiveInAboveV0IsUndefinedAndKeepsItsHint) {
    // Nothing wrote v300: the dispatch fills v0 alone whatever
    // .amdhsa_system_vgpr_workitem_id enabled, so pinning it would hold a block
    // in place to preserve contents that do not exist. It stays hinted, which
    // is the right strength for a value whose contents do not matter.
    ASSERT_TRUE(hasPackedWorkitemId(kRaTestArch)) << "this test needs a packed target";
    const SSAValueID liveIn = vectorLiveIn(*block("entry"), /*source=*/300);
    ASSERT_NE(liveIn, kInvalidSSAValueID);

    AllocationSetup setup(*func, RegClassSet::all());
    EXPECT_FALSE(setup.constraints().isPinned(liveIn)) << setup.constraints().toString();
    EXPECT_TRUE(isUndefinedLiveIn(setup.constraints(), liveIn)) << setup.constraints().toString();
    EXPECT_EQ(setup.constraints().hintFor(liveIn), (RegKey{RegType::V, 300, RegHalf::NONE}));
}

TEST_F(AllocationConstraintsTest, AnUndefinedLiveInLeavesTheMergeItReaches) {
    // Only one path writes v5, so the merge reads the entry live-in on the
    // other. Nothing filled that register, so the merge reads garbage along
    // that edge whichever colour it takes, and welding the two would spend its
    // freedom for nothing. The computed edge keeps the weld it needs.
    ASSERT_TRUE(hasPackedWorkitemId(kRaTestArch)) << "this test needs a packed target";
    const SSABlockArgument* merge = mergeOfOneDefinedPath(*func, /*defined=*/5);
    ASSERT_NE(merge, nullptr);
    ASSERT_NE(merge->value, nullptr);
    ASSERT_EQ(merge->incoming.size(), 2u);

    AllocationSetup setup(*func, RegClassSet::all());

    size_t undefinedEdges = 0;
    size_t definedEdges = 0;
    for (const SSABlockIncoming& incoming : merge->incoming) {
        const StinkySSAValue* value = incoming.use->value();
        ASSERT_NE(value, nullptr);
        if (value->isUndefined()) {
            ++undefinedEdges;
            EXPECT_FALSE(hasAffinity(setup.constraints(), value->valueId()))
                << setup.constraints().toString();
            EXPECT_TRUE(isUndefinedLiveIn(setup.constraints(), value->valueId()));
        } else {
            ++definedEdges;
            EXPECT_TRUE(hasAffinity(setup.constraints(), value->valueId()))
                << setup.constraints().toString();
        }
    }
    EXPECT_EQ(undefinedEdges, 1u) << setup.constraints().toString();
    EXPECT_EQ(definedEdges, 1u) << setup.constraints().toString();

    // Welded to less, not unwelded: dropping a member must not dissolve the
    // set that holds the real edge in place.
    EXPECT_TRUE(hasAffinity(setup.constraints(), merge->value->valueId()))
        << setup.constraints().toString();
}

TEST_F(AllocationConstraintsTest, ALiveInTheDispatchFilledStaysWeldedToItsMerge) {
    // Same shape over v0, which the dispatch fills on a packed target. That
    // edge carries the workitem id, so the merge must read it from the same
    // register: the freedom above is what a filled register may not have.
    ASSERT_TRUE(hasPackedWorkitemId(kRaTestArch)) << "this test needs a packed target";
    const SSABlockArgument* merge = mergeOfOneDefinedPath(*func, /*defined=*/0);
    ASSERT_NE(merge, nullptr);
    ASSERT_EQ(merge->incoming.size(), 2u);

    AllocationSetup setup(*func, RegClassSet::all());
    for (const SSABlockIncoming& incoming : merge->incoming) {
        const StinkySSAValue* value = incoming.use->value();
        ASSERT_NE(value, nullptr);
        EXPECT_FALSE(value->isUndefined()) << setup.constraints().toString();
        EXPECT_TRUE(hasAffinity(setup.constraints(), value->valueId()))
            << setup.constraints().toString();
    }
}

TEST_F(AllocationConstraintsTest, AScalarLiveInIsUnaffectedByTheVectorLine) {
    // The two lines are separate: a vector live-in being free above v0 says
    // nothing about s100, which stays pinned for want of a scalar boundary.
    func->setMetaData(kSigDispatchFilledSgprsMetaKey, kDispatchFills);
    BasicBlock* entry = block("entry");
    AsmIRBuilder builder(*entry, kRaTestArch);
    StinkyInstruction* mov = builder.create(getMCIDByUOp(GFX::v_mov_b32, kRaTestArch));
    mov->addDestReg(StinkyRegister("v", 40, 1));
    mov->addSrcReg(StinkyRegister("v", 300, 1));
    const SSAValueID scalar = scalarLiveIn(*entry, /*source=*/8);
    ASSERT_NE(scalar, kInvalidSSAValueID);
    const StinkySSAValue* vector = ssaSourceValue(*mov, 0);
    ASSERT_NE(vector, nullptr);

    AllocationSetup setup(*func, RegClassSet::all());
    EXPECT_TRUE(setup.constraints().isPinned(scalar)) << setup.constraints().toString();
    EXPECT_FALSE(setup.constraints().isPinned(vector->valueId())) << setup.constraints().toString();
}
