#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon May 09 21:57:05 2022
# Process ID: 2612
# Log file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_1/planAhead.log
# Journal file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P84 [get_ports {OUTPUT_DATA[7]}]
endgroup
startgroup
set_property package_pin P85 [get_ports {OUTPUT_DATA[6]}]
endgroup
startgroup
set_property package_pin P87 [get_ports {OUTPUT_DATA[5]}]
endgroup
startgroup
set_property package_pin P83 [get_ports {OUTPUT_DATA[4]}]
endgroup
set_property package_pin "" [get_ports [list  {OUTPUT_DATA[3]}]]
startgroup
set_property package_pin P88 [get_ports {OUTPUT_DATA[4]}]
endgroup
startgroup
set_property package_pin P92 [get_ports {OUTPUT_DATA[3]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {OUTPUT_DATA[2]}]
endgroup
startgroup
set_property package_pin P94 [get_ports {OUTPUT_DATA[1]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {OUTPUT_DATA[0]}]
endgroup
startgroup
set_property package_pin P94 [get_ports {OUTPUT_DATA[1]}]
endgroup
startgroup
set_property package_pin P75 [get_ports RX_EN]
endgroup
save_constraints
