#!/usr/bin/env python

from copy import deepcopy
from dataclasses import dataclass, field
from pathlib import Path

ICS55_PARAMETERS_TEMPLATE = {
    "PDK": "ICS55",
    "Design": "",
    "Top module": "",
    "Die": {"Size": [], "Area": 0},
    "Core": {
        "Size": [],
        "Area": 0,
        "Bounding box": "",
        "Utilitization": 0.4,
        "Margin": [2, 2],
        "Aspect ratio": 1,
    },
    "Max fanout": 20,
    "Target density": 0.2,
    "Target overflow": 0.1,
    "Global right padding": 0,
    "Cell padding x": 300,
    "Routability opt flag": 1,
    "Clock": "",
    "Frequency max [MHz]": 100,
    "Bottom layer": "MET2",
    "Top layer": "MET5",
}
SG13G2_PARAMETERS_TEMPLATE = {
    "PDK": "sg13g2",
    "Design": "",
    "Top module": "",
    "Die": {"Size": [], "Area": 0},
    "Core": {
        "Size": [],
        "Area": 0,
        "Bounding box": "",
        "Utilitization": 0.65,
        "Margin": [17.5, 17.5],
        "Aspect ratio": 1,
    },
    "Max fanout": 20,
    "Target density": 0.65,
    "Target overflow": 0.1,
    "Global right padding": 0,
    "Cell padding x": 0,
    "Routability opt flag": 1,
    "Clock": "",
    "Frequency max [MHz]": 100,
    "Bottom layer": "Metal2",
    "Top layer": "Metal5",
    "Floorplan": {
        "Tap distance": 0,
        "Auto place pin": {"layer": "Metal3", "width": 300, "height": 600, "sides": []},
        "Tracks": [
            {"layer": "Metal1", "x start": 0, "x step": 420, "y start": 0, "y step": 420},
            {"layer": "Metal2", "x start": 0, "x step": 480, "y start": 0, "y step": 480},
            {"layer": "Metal3", "x start": 0, "x step": 420, "y start": 0, "y step": 420},
            {"layer": "Metal4", "x start": 0, "x step": 480, "y start": 0, "y step": 480},
            {"layer": "Metal5", "x start": 0, "x step": 420, "y start": 0, "y step": 420},
        ],
    },
    "PDN": {
        "IO": [
            {"net name": "VDD", "direction": "INOUT", "is power": True},
            {"net name": "VSS", "direction": "INOUT", "is power": False},
        ],
        "Global connect": [
            {"net name": "VDD", "instance pin name": "VDD", "is power": True},
            {"net name": "VSS", "instance pin name": "VSS", "is power": False},
        ],
        "Grid": {
            "layer": "Metal1",
            "power net": "VDD",
            "power ground": "VSS",
            "width": 0.44,
            "offset": 0,
        },
        "Stripe": [
            {
                "layer": "Metal4",
                "power net": "VDD",
                "ground net": "VSS",
                "width": 1.6,
                "pitch": 20,
                "offset": 1,
            },
            {
                "layer": "Metal5",
                "power net": "VDD",
                "ground net": "VSS",
                "width": 1.6,
                "pitch": 20,
                "offset": 1,
            },
        ],
        "Connect layers": [{"layers": ["Metal1", "Metal5"]}, {"layers": ["Metal4", "Metal5"]}],
    },
}

ICS55_DESIGN_PARAMETERS = {
    "gcd": {
        "Design": "gcd",
        "Top module": "gcd",
        "Clock": "clk",
        "Frequency max [MHz]": 100,
    }
}


@dataclass
class Parameters:
    """
    Dataclass for design parameters
    """

    path: Path | None = None  # parameters file path
    data: dict = field(default_factory=dict)  # parameters data


def load_parameter(path: Path) -> Parameters:
    from chipcompiler.utility import json_read

    parameter = Parameters()
    parameter.path = Path(path)
    parameter.data = json_read(parameter.path)
    return parameter


def save_parameter(parameter: Parameters) -> bool:
    from chipcompiler.utility import json_write

    if parameter.path is None:
        return False
    return json_write(file_path=parameter.path, data=parameter.data)


def get_parameters(pdk_name: str = "", path: Path | None = None) -> Parameters:
    parameter_path = Path(path) if path else None
    if parameter_path is not None and parameter_path.is_file():
        return load_parameter(parameter_path)

    parameters = Parameters()
    parameters.path = parameter_path

    match pdk_name.lower():
        case "ics55":
            parameters.data = deepcopy(ICS55_PARAMETERS_TEMPLATE)
        case "sg13g2":
            parameters.data = deepcopy(SG13G2_PARAMETERS_TEMPLATE)

    return parameters


def get_design_parameters(pdk_name: str, design: str = "", path: Path | None = None) -> Parameters:
    """
    Return parameters resolved by PDK and optional design name.
    """
    parameters = get_parameters(pdk_name, path)
    if not design or pdk_name.lower() != "ics55":
        return parameters

    design_info = ICS55_DESIGN_PARAMETERS.get(design.lower())
    if design_info is None:
        return parameters

    parameters.data.update(design_info)
    return parameters


def update_parameters(parameters_src: dict, parameters_target: dict) -> dict:
    """
    Update parameters_target with data from parameters_src.
    If a value is a list, it will be replaced entirely.
    If a value is a dict, it will be updated recursively.
    Otherwise, the value will be replaced.
    """
    for key, value in parameters_src.items():
        if key in parameters_target:
            if isinstance(value, list):
                # If it's a list, replace entirely
                parameters_target[key] = value
            elif isinstance(value, dict) and isinstance(parameters_target[key], dict):
                # If it's a dict, update recursively
                update_parameters(value, parameters_target[key])
            else:
                # For other types, replace
                parameters_target[key] = value
        else:
            # If key doesn't exist, add it
            parameters_target[key] = value

    return parameters_target