Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 17 15:06:32 2017
| Host         : MertPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_timing_summary_routed.rpt -rpx game_timing_summary_routed.rpx
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.680        0.000                      0                  401        0.180        0.000                      0                  401        4.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.680        0.000                      0                  401        0.180        0.000                      0                  401        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.090ns (22.588%)  route 3.736ns (77.412%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.167     9.969    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y33          FDSE                                         r  initiateNextDelayer/counter_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.512    14.853    initiateNextDelayer/CLK
    SLICE_X3Y33          FDSE                                         r  initiateNextDelayer/counter_reg[24]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDSE (Setup_fdse_C_S)       -0.429    14.649    initiateNextDelayer/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.090ns (22.588%)  route 3.736ns (77.412%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.167     9.969    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y33          FDSE                                         r  initiateNextDelayer/counter_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.512    14.853    initiateNextDelayer/CLK
    SLICE_X3Y33          FDSE                                         r  initiateNextDelayer/counter_reg[25]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDSE (Setup_fdse_C_S)       -0.429    14.649    initiateNextDelayer/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.090ns (22.588%)  route 3.736ns (77.412%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.167     9.969    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y33          FDSE                                         r  initiateNextDelayer/counter_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.512    14.853    initiateNextDelayer/CLK
    SLICE_X3Y33          FDSE                                         r  initiateNextDelayer/counter_reg[26]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDSE (Setup_fdse_C_S)       -0.429    14.649    initiateNextDelayer/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 motorControl/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorControl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.849ns (37.640%)  route 3.063ns (62.360%))
  Logic Levels:           6  (CARRY4=3 LUT3=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.620     5.141    motorControl/clk
    SLICE_X0Y23          FDRE                                         r  motorControl/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  motorControl/count_reg[0]/Q
                         net (fo=5, routed)           1.141     6.738    motorControl/sel0[0]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.862 r  motorControl/count[28]_i_37/O
                         net (fo=1, routed)           0.000     6.862    motorControl/count[28]_i_37_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.375 r  motorControl/count_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.009     7.384    motorControl/count_reg[28]_i_25_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  motorControl/count_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.501    motorControl/count_reg[28]_i_14_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.658 r  motorControl/count_reg[28]_i_5/CO[1]
                         net (fo=2, routed)           1.124     8.782    motorControl/data2
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.332     9.114 r  motorControl/state[1]_i_2/O
                         net (fo=2, routed)           0.444     9.557    motorControl/state[1]_i_2_n_0
    SLICE_X0Y27          LUT3 (Prop_lut3_I0_O)        0.150     9.707 r  motorControl/state[1]_i_1/O
                         net (fo=1, routed)           0.346    10.054    motorControl/state[1]_i_1_n_0
    SLICE_X0Y27          FDRE                                         r  motorControl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.505    14.846    motorControl/clk
    SLICE_X0Y27          FDRE                                         r  motorControl/state_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.255    14.816    motorControl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 motorControl/stepmotor_inst0/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIdleModule/certainty_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.828ns (17.670%)  route 3.858ns (82.330%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.621     5.142    motorControl/stepmotor_inst0/clk
    SLICE_X0Y22          FDRE                                         r  motorControl/stepmotor_inst0/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  motorControl/stepmotor_inst0/FSM_sequential_st_reg[1]/Q
                         net (fo=8, routed)           0.834     6.432    motorControl/stepmotor_inst0/phases[1]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.556 r  motorControl/stepmotor_inst0/phases[0]_INST_0/O
                         net (fo=3, routed)           0.467     7.023    motorIdleModule/D[0]
    SLICE_X0Y21          LUT4 (Prop_lut4_I1_O)        0.124     7.147 r  motorIdleModule/certainty[26]_i_3/O
                         net (fo=1, routed)           0.712     7.859    motorIdleModule/certainty[26]_i_3_n_0
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.983 r  motorIdleModule/certainty[26]_i_1/O
                         net (fo=27, routed)          1.845     9.828    motorIdleModule/didChange__0
    SLICE_X5Y30          FDSE                                         r  motorIdleModule/certainty_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.506    14.847    motorIdleModule/CLK
    SLICE_X5Y30          FDSE                                         r  motorIdleModule/certainty_reg[26]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDSE (Setup_fdse_C_S)       -0.429    14.643    motorIdleModule/certainty_reg[26]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.090ns (23.255%)  route 3.597ns (76.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.029     9.830    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.511    14.852    initiateNextDelayer/CLK
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[20]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y32          FDSE (Setup_fdse_C_S)       -0.429    14.648    initiateNextDelayer/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.090ns (23.255%)  route 3.597ns (76.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.029     9.830    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.511    14.852    initiateNextDelayer/CLK
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[21]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y32          FDSE (Setup_fdse_C_S)       -0.429    14.648    initiateNextDelayer/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.090ns (23.255%)  route 3.597ns (76.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.029     9.830    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.511    14.852    initiateNextDelayer/CLK
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[22]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y32          FDSE (Setup_fdse_C_S)       -0.429    14.648    initiateNextDelayer/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 motorIdleModule/certainty_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            initiateNextDelayer/counter_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.090ns (23.255%)  route 3.597ns (76.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.622     5.143    motorIdleModule/CLK
    SLICE_X7Y29          FDSE                                         r  motorIdleModule/certainty_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDSE (Prop_fdse_C_Q)         0.419     5.562 f  motorIdleModule/certainty_reg[21]/Q
                         net (fo=3, routed)           0.825     6.387    motorIdleModule/p_4_in
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.299     6.686 f  motorIdleModule/motorIdle_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.263     6.949    motorIdleModule/motorIdle_OBUF_inst_i_6_n_0
    SLICE_X7Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.073 f  motorIdleModule/motorIdle_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.949     8.022    motorIdleModule/motorIdle_OBUF_inst_i_3_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  motorIdleModule/motorIdle_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.531     8.678    initiateNextDelayer/motorIdle_OBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.802 r  initiateNextDelayer/counter[0]_i_1/O
                         net (fo=27, routed)          1.029     9.830    initiateNextDelayer/counter[0]_i_1_n_0
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.511    14.852    initiateNextDelayer/CLK
    SLICE_X3Y32          FDSE                                         r  initiateNextDelayer/counter_reg[23]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y32          FDSE (Setup_fdse_C_S)       -0.429    14.648    initiateNextDelayer/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 motorControl/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorControl/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.730ns (37.580%)  route 2.874ns (62.420%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.624     5.145    motorControl/clk
    SLICE_X1Y21          FDRE                                         r  motorControl/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  motorControl/count_reg[4]/Q
                         net (fo=4, routed)           1.277     6.878    motorControl/sel0[4]
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     7.002 r  motorControl/count[28]_i_32/O
                         net (fo=1, routed)           0.000     7.002    motorControl/count[28]_i_32_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.552 r  motorControl/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.009     7.562    motorControl/count_reg[28]_i_20_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  motorControl/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.676    motorControl/count_reg[28]_i_11_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.833 r  motorControl/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.817     8.649    motorControl/data1
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.329     8.978 r  motorControl/count[28]_i_1/O
                         net (fo=29, routed)          0.771     9.749    motorControl/count[28]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  motorControl/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.504    14.845    motorControl/clk
    SLICE_X0Y23          FDRE                                         r  motorControl/count_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    motorControl/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  4.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rndNumGenerator/directionRegisters_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rndNumGenerator/directionRegisters_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.588     1.471    rndNumGenerator/CLK
    SLICE_X1Y31          FDRE                                         r  rndNumGenerator/directionRegisters_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  rndNumGenerator/directionRegisters_reg[5]/Q
                         net (fo=2, routed)           0.113     1.725    rndNumGenerator/directionRegisters[5]
    SLICE_X2Y32          FDRE                                         r  rndNumGenerator/directionRegisters_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.858     1.985    rndNumGenerator/CLK
    SLICE_X2Y32          FDRE                                         r  rndNumGenerator/directionRegisters_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.059     1.545    rndNumGenerator/directionRegisters_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rndNumGenerator/directionRegisters_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorMemory/movementMem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    rndNumGenerator/CLK
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/directionRegisters_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rndNumGenerator/directionRegisters_reg[1]/Q
                         net (fo=3, routed)           0.111     1.723    motorMemory/D[0]
    SLICE_X2Y29          FDRE                                         r  motorMemory/movementMem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.855     1.982    motorMemory/CLK
    SLICE_X2Y29          FDRE                                         r  motorMemory/movementMem_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059     1.542    motorMemory/movementMem_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rndNumGenerator/speedRegisters_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorMemory/movementMem_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.698%)  route 0.117ns (45.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    rndNumGenerator/CLK
    SLICE_X0Y30          FDSE                                         r  rndNumGenerator/speedRegisters_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDSE (Prop_fdse_C_Q)         0.141     1.611 r  rndNumGenerator/speedRegisters_reg[0]/Q
                         net (fo=3, routed)           0.117     1.728    motorMemory/D[3]
    SLICE_X2Y29          FDRE                                         r  motorMemory/movementMem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.855     1.982    motorMemory/CLK
    SLICE_X2Y29          FDRE                                         r  motorMemory/movementMem_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.063     1.546    motorMemory/movementMem_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rndNumGenerator/speedRegisters_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rndNumGenerator/speedRegisters_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    rndNumGenerator/CLK
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/speedRegisters_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rndNumGenerator/speedRegisters_reg[4]/Q
                         net (fo=2, routed)           0.133     1.744    rndNumGenerator/speedRegisters[4]
    SLICE_X0Y30          FDRE                                         r  rndNumGenerator/speedRegisters_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.856     1.983    rndNumGenerator/CLK
    SLICE_X0Y30          FDRE                                         r  rndNumGenerator/speedRegisters_reg[5]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.075     1.558    rndNumGenerator/speedRegisters_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rndNumGenerator/directionRegisters_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rndNumGenerator/directionRegisters_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.248%)  route 0.134ns (48.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    rndNumGenerator/CLK
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/directionRegisters_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rndNumGenerator/directionRegisters_reg[1]/Q
                         net (fo=3, routed)           0.134     1.745    rndNumGenerator/D[0]
    SLICE_X1Y31          FDRE                                         r  rndNumGenerator/directionRegisters_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.857     1.984    rndNumGenerator/CLK
    SLICE_X1Y31          FDRE                                         r  rndNumGenerator/directionRegisters_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.070     1.555    rndNumGenerator/directionRegisters_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 motorControl/start_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorControl/init_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.586     1.469    motorControl/clk
    SLICE_X1Y29          FDRE                                         r  motorControl/start_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.597 f  motorControl/start_del_reg/Q
                         net (fo=1, routed)           0.054     1.652    motorControl/start_del
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.099     1.751 r  motorControl/init_i_1/O
                         net (fo=1, routed)           0.000     1.751    motorControl/init_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  motorControl/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.855     1.982    motorControl/clk
    SLICE_X1Y29          FDRE                                         r  motorControl/init_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091     1.560    motorControl/init_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rndNumGenerator/directionRegisters_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rndNumGenerator/directionRegisters_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.978%)  route 0.136ns (49.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.588     1.471    rndNumGenerator/CLK
    SLICE_X0Y31          FDSE                                         r  rndNumGenerator/directionRegisters_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  rndNumGenerator/directionRegisters_reg[0]/Q
                         net (fo=3, routed)           0.136     1.748    rndNumGenerator/D[2]
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/directionRegisters_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.856     1.983    rndNumGenerator/CLK
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/directionRegisters_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.070     1.554    rndNumGenerator/directionRegisters_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 keypad/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.592     1.475    keypad/clk
    SLICE_X2Y37          FDRE                                         r  keypad/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  keypad/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.090     1.729    keypad/FSM_onehot_row_reg_n_0_[1]
    SLICE_X2Y37          FDRE                                         r  keypad/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.862     1.989    keypad/clk
    SLICE_X2Y37          FDRE                                         r  keypad/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.060     1.535    keypad/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rndNumGenerator/speedRegisters_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rndNumGenerator/speedRegisters_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.588     1.471    rndNumGenerator/CLK
    SLICE_X0Y31          FDRE                                         r  rndNumGenerator/speedRegisters_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  rndNumGenerator/speedRegisters_reg[3]/Q
                         net (fo=1, routed)           0.147     1.759    rndNumGenerator/speedRegisters[3]
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/speedRegisters_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.856     1.983    rndNumGenerator/CLK
    SLICE_X1Y30          FDRE                                         r  rndNumGenerator/speedRegisters_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.066     1.550    rndNumGenerator/speedRegisters_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rndNumGenerator/speedRegisters_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rndNumGenerator/speedRegisters_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.587     1.470    rndNumGenerator/CLK
    SLICE_X0Y30          FDRE                                         r  rndNumGenerator/speedRegisters_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  rndNumGenerator/speedRegisters_reg[5]/Q
                         net (fo=2, routed)           0.076     1.674    rndNumGenerator/speedRegisters[5]
    SLICE_X0Y30          LUT4 (Prop_lut4_I3_O)        0.099     1.773 r  rndNumGenerator/p_0_out_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.773    rndNumGenerator/p_0_out__0[0]
    SLICE_X0Y30          FDSE                                         r  rndNumGenerator/speedRegisters_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.856     1.983    rndNumGenerator/CLK
    SLICE_X0Y30          FDSE                                         r  rndNumGenerator/speedRegisters_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDSE (Hold_fdse_C_D)         0.091     1.561    rndNumGenerator/speedRegisters_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    initiateNextDelayer/counter_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    initiateNextDelayer/counter_reg[20]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    initiateNextDelayer/counter_reg[21]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    initiateNextDelayer/counter_reg[22]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    initiateNextDelayer/counter_reg[23]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    initiateNextDelayer/counter_reg[24]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    initiateNextDelayer/counter_reg[25]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    initiateNextDelayer/counter_reg[26]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    initiateNextDelayer/counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    initiateNextDelayer/counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[24]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[25]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[26]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    initiateNextDelayer/counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    initiateNextDelayer/counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    initiateNextDelayer/counter_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y28    initiateNextDelayer/counter_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    initiateNextDelayer/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    initiateNextDelayer/counting_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    initiateNextDelayer/counter_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    initiateNextDelayer/counter_reg[20]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    initiateNextDelayer/counter_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    initiateNextDelayer/counter_reg[22]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    initiateNextDelayer/counter_reg[23]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[24]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[25]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[25]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    initiateNextDelayer/counter_reg[26]/C



