Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 82324 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut<7 : 0> on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83964 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut<7 : 0> on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83452 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut<7 : 0> on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83644 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut<7 : 0> on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83644 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut<7 : 0> on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83516 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 84028 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83644 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83708 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83324 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83772 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 84156 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_4/async_send_inst/Madd_GND_7_o_BaudGeneInc[16]_add_3_OUT_lut[7 : 0] on
   block TOP is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TOP.edif ...
ngc2edif: Total memory usage is 83644 kilobytes

