

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec 18 01:58:55 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43636|  43636|  43636|  43636|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_convolution_kernel_fu_148  |convolution_kernel  |  39661|  39661|  39661|  39661|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2112|  2112|        66|          -|          -|    32|    no    |
        | + Loop 1.1  |    64|    64|         2|          -|          -|    32|    no    |
        |- Loop 2     |  1860|  1860|        62|          -|          -|    30|    no    |
        | + Loop 2.1  |    60|    60|         2|          -|          -|    30|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i4)
7 --> 
	8  / (!exitcond_i8)
	6  / (exitcond_i8)
8 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %input_r) nounwind, !map !18"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !24"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([900 x i32]* %result) nounwind, !map !30"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%buffer = alloca [1024 x i32], align 4" [conv2D.cpp:44]   --->   Operation 13 'alloca' 'buffer' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%output = alloca [900 x i32], align 4"   --->   Operation 14 'alloca' 'output' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.loopexit2" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %0 ], [ %i, %.loopexit2.loopexit ]"   --->   Operation 16 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.42ns)   --->   "%exitcond1_i = icmp eq i6 %i_i, -32" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 17 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%i = add i6 %i_i, 1" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %load_input.exit, label %.preheader.preheader.i" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_i, i5 0)" [conv2D.cpp:7->conv2D.cpp:47]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i11 %tmp to i12" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 22 'zext' 'tmp_14_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader.i" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 23 'br' <Predicate = (!exitcond1_i)> <Delay = 1.76>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind" [conv2D.cpp:48]   --->   Operation 24 'call' <Predicate = (exitcond1_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_i = phi i6 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 25 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %j_i, -32" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 26 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.82ns)   --->   "%j = add i6 %j_i, 1" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 28 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit2.loopexit, label %1" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i6 %j_i to i12" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 30 'zext' 'tmp_5_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.63ns)   --->   "%tmp_13 = add i12 %tmp_14_cast, %tmp_5_i_cast" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 31 'add' 'tmp_13' <Predicate = (!exitcond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i12 %tmp_13 to i64" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 32 'zext' 'tmp_18_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_18_cast" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 34 'load' 'input_load' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 35 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer, i64 0, i64 %tmp_18_cast" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 36 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 37 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 38 [1/1] (3.25ns)   --->   "store i32 %input_load, i32* %buffer_addr, align 4" [conv2D.cpp:10->conv2D.cpp:47]   --->   Operation 38 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader.i" [conv2D.cpp:9->conv2D.cpp:47]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @convolution_kernel([1024 x i32]* %buffer, [9 x i32]* %kernel, [900 x i32]* %output) nounwind" [conv2D.cpp:48]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.78>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i_i3 = phi i5 [ 0, %load_input.exit ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.36ns)   --->   "%exitcond1_i4 = icmp eq i5 %i_i3, -2" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 43 'icmp' 'exitcond1_i4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_i3, 1" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 45 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i4, label %write_output.exit, label %.preheader.preheader.i6" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_i3, i5 0)" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_s to i11" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 48 'zext' 'p_shl_cast' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_i3, i1 false)" [conv2D.cpp:33->conv2D.cpp:49]   --->   Operation 49 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_11 to i11" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 50 'zext' 'p_shl1_cast' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.73ns)   --->   "%tmp_12 = sub i11 %p_shl_cast, %p_shl1_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 51 'sub' 'tmp_12' <Predicate = (!exitcond1_i4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader.i9" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 52 'br' <Predicate = (!exitcond1_i4)> <Delay = 1.76>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:50]   --->   Operation 53 'ret' <Predicate = (exitcond1_i4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.89>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%j_i7 = phi i5 [ %j_2, %2 ], [ 0, %.preheader.preheader.i6 ]"   --->   Operation 54 'phi' 'j_i7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.36ns)   --->   "%exitcond_i8 = icmp eq i5 %j_i7, -2" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 55 'icmp' 'exitcond_i8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j_i7, 1" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 57 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond_i8, label %.loopexit.loopexit, label %2" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i5 %j_i7 to i11" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 59 'zext' 'tmp_2_i_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.63ns)   --->   "%tmp_14 = add i11 %tmp_12, %tmp_2_i_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 60 'add' 'tmp_14' <Predicate = (!exitcond_i8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i11 %tmp_14 to i64" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 61 'sext' 'tmp_19_cast' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i32]* %output, i64 0, i64 %tmp_19_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 62 'getelementptr' 'output_addr' <Predicate = (!exitcond_i8)> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%output_load = load i32* %output_addr, align 4" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 63 'load' 'output_load' <Predicate = (!exitcond_i8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (exitcond_i8)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.50>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%result_addr = getelementptr [900 x i32]* %result, i64 0, i64 %tmp_19_cast" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 65 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/2] (3.25ns)   --->   "%output_load = load i32* %output_addr, align 4" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 66 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %output_load, i32* %result_addr, align 4" [conv2D.cpp:35->conv2D.cpp:49]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader.i9" [conv2D.cpp:34->conv2D.cpp:49]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9   (specbitsmap      ) [ 000000000]
StgValue_10  (specbitsmap      ) [ 000000000]
StgValue_11  (specbitsmap      ) [ 000000000]
StgValue_12  (spectopmodule    ) [ 000000000]
buffer       (alloca           ) [ 001111000]
output       (alloca           ) [ 001111111]
StgValue_15  (br               ) [ 011110000]
i_i          (phi              ) [ 001000000]
exitcond1_i  (icmp             ) [ 001110000]
empty        (speclooptripcount) [ 000000000]
i            (add              ) [ 011110000]
StgValue_20  (br               ) [ 000000000]
tmp          (bitconcatenate   ) [ 000000000]
tmp_14_cast  (zext             ) [ 000110000]
StgValue_23  (br               ) [ 001110000]
j_i          (phi              ) [ 000100000]
exitcond_i   (icmp             ) [ 001110000]
empty_6      (speclooptripcount) [ 000000000]
j            (add              ) [ 001110000]
StgValue_29  (br               ) [ 000000000]
tmp_5_i_cast (zext             ) [ 000000000]
tmp_13       (add              ) [ 000000000]
tmp_18_cast  (zext             ) [ 000010000]
input_addr   (getelementptr    ) [ 000010000]
StgValue_35  (br               ) [ 011110000]
buffer_addr  (getelementptr    ) [ 000000000]
input_load   (load             ) [ 000000000]
StgValue_38  (store            ) [ 000000000]
StgValue_39  (br               ) [ 001110000]
StgValue_40  (call             ) [ 000000000]
StgValue_41  (br               ) [ 000001111]
i_i3         (phi              ) [ 000000100]
exitcond1_i4 (icmp             ) [ 000000111]
empty_7      (speclooptripcount) [ 000000000]
i_2          (add              ) [ 000001111]
StgValue_46  (br               ) [ 000000000]
tmp_s        (bitconcatenate   ) [ 000000000]
p_shl_cast   (zext             ) [ 000000000]
tmp_11       (bitconcatenate   ) [ 000000000]
p_shl1_cast  (zext             ) [ 000000000]
tmp_12       (sub              ) [ 000000011]
StgValue_52  (br               ) [ 000000111]
StgValue_53  (ret              ) [ 000000000]
j_i7         (phi              ) [ 000000010]
exitcond_i8  (icmp             ) [ 000000111]
empty_8      (speclooptripcount) [ 000000000]
j_2          (add              ) [ 000000111]
StgValue_58  (br               ) [ 000000000]
tmp_2_i_cast (zext             ) [ 000000000]
tmp_14       (add              ) [ 000000000]
tmp_19_cast  (sext             ) [ 000000001]
output_addr  (getelementptr    ) [ 000000001]
StgValue_64  (br               ) [ 000001111]
result_addr  (getelementptr    ) [ 000000000]
output_load  (load             ) [ 000000000]
StgValue_67  (store            ) [ 000000000]
StgValue_68  (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_kernel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="buffer_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="output_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="12" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="buffer_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="12" slack="1"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="StgValue_38_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_load/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="result_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="1"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_67_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/8 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="1"/>
<pin id="106" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_i_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="1"/>
<pin id="117" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_i_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_i3_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i3 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_i3_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i3/6 "/>
</bind>
</comp>

<comp id="137" class="1005" name="j_i7_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i7 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_i7_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i7/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_convolution_kernel_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond1_i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_14_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_5_i_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_cast/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="1"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_18_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond1_i4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i4/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_11_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_shl1_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="exitcond_i8_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_i_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_cast/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_14_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_19_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_cast/7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_14_cast_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="1"/>
<pin id="284" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="290" class="1005" name="j_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_18_cast_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="300" class="1005" name="input_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="1"/>
<pin id="302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_12_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_19_cast_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="331" class="1005" name="output_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="76"><net_src comp="59" pin="3"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="84" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="108" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="108" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="108" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="119" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="119" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="119" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="210"><net_src comp="130" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="130" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="130" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="130" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="141" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="141" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="141" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="280"><net_src comp="162" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="285"><net_src comp="176" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="293"><net_src comp="186" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="298"><net_src comp="201" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="303"><net_src comp="52" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="311"><net_src comp="212" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="316"><net_src comp="242" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="324"><net_src comp="254" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="329"><net_src comp="269" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="334"><net_src comp="78" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {8 }
 - Input state : 
	Port: conv2d : input_r | {3 4 }
	Port: conv2d : kernel | {2 5 }
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		i : 1
		StgValue_20 : 2
		tmp : 1
		tmp_14_cast : 2
	State 3
		exitcond_i : 1
		j : 1
		StgValue_29 : 2
		tmp_5_i_cast : 1
		tmp_13 : 2
		tmp_18_cast : 3
		input_addr : 4
		input_load : 5
	State 4
		StgValue_38 : 1
	State 5
	State 6
		exitcond1_i4 : 1
		i_2 : 1
		StgValue_46 : 2
		tmp_s : 1
		p_shl_cast : 2
		tmp_11 : 1
		p_shl1_cast : 2
		tmp_12 : 3
	State 7
		exitcond_i8 : 1
		j_2 : 1
		StgValue_58 : 2
		tmp_2_i_cast : 1
		tmp_14 : 2
		tmp_19_cast : 3
		output_addr : 4
		output_load : 5
	State 8
		StgValue_67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution_kernel_fu_148 |    3    |  8.845  |   255   |   277   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |            i_fu_162           |    0    |    0    |    0    |    15   |
|          |            j_fu_186           |    0    |    0    |    0    |    15   |
|    add   |         tmp_13_fu_196         |    0    |    0    |    0    |    13   |
|          |           i_2_fu_212          |    0    |    0    |    0    |    15   |
|          |           j_2_fu_254          |    0    |    0    |    0    |    15   |
|          |         tmp_14_fu_264         |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       exitcond1_i_fu_156      |    0    |    0    |    0    |    11   |
|   icmp   |       exitcond_i_fu_180       |    0    |    0    |    0    |    11   |
|          |      exitcond1_i4_fu_206      |    0    |    0    |    0    |    11   |
|          |       exitcond_i8_fu_248      |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|    sub   |         tmp_12_fu_242         |    0    |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_168          |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_s_fu_218         |    0    |    0    |    0    |    0    |
|          |         tmp_11_fu_230         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       tmp_14_cast_fu_176      |    0    |    0    |    0    |    0    |
|          |      tmp_5_i_cast_fu_192      |    0    |    0    |    0    |    0    |
|   zext   |       tmp_18_cast_fu_201      |    0    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_226       |    0    |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_238      |    0    |    0    |    0    |    0    |
|          |      tmp_2_i_cast_fu_260      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   sext   |       tmp_19_cast_fu_269      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    3    |  8.845  |   255   |   421   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
|output|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_2_reg_308    |    5   |
|    i_i3_reg_126   |    5   |
|    i_i_reg_104    |    6   |
|     i_reg_277     |    6   |
| input_addr_reg_300|   10   |
|    j_2_reg_321    |    5   |
|    j_i7_reg_137   |    5   |
|    j_i_reg_115    |    6   |
|     j_reg_290     |    6   |
|output_addr_reg_331|   10   |
|   tmp_12_reg_313  |   11   |
|tmp_14_cast_reg_282|   12   |
|tmp_18_cast_reg_295|   64   |
|tmp_19_cast_reg_326|   64   |
+-------------------+--------+
|       Total       |   215  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    8   |   255  |   421  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   215  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   12   |   470  |   439  |
+-----------+--------+--------+--------+--------+--------+
