# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 19:16:13  July 21, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		hyperram_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M08SAE144C8GES
set_global_assignment -name TOP_LEVEL_ENTITY master
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:55:55  MAY 06, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files -tag platform
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 2
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)" -tag platform
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation -tag platform
set_location_assignment PIN_132 -to LED1
set_location_assignment PIN_134 -to LED2
set_location_assignment PIN_135 -to LED3
set_location_assignment PIN_140 -to LED4
set_location_assignment PIN_141 -to LED5
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top -tag platform
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top -tag platform
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top -tag platform
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SWITCH1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SWITCH2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SWITCH3
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SWITCH4
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SWITCH5
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED3
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED4
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED5
set_global_assignment -name VHDL_FILE hyperram_types.vhd
set_global_assignment -name VHDL_FILE master.vhd
set_global_assignment -name VHDL_FILE hyperram.vhd
set_location_assignment PIN_118 -to A
set_location_assignment PIN_110 -to B
set_location_assignment PIN_97 -to clock
set_location_assignment PIN_43 -to ram_ck_n
set_location_assignment PIN_46 -to ram_ck_p
set_location_assignment PIN_47 -to ram_cs_n
set_location_assignment PIN_38 -to ram_dq[7]
set_location_assignment PIN_39 -to ram_dq[6]
set_location_assignment PIN_44 -to ram_dq[5]
set_location_assignment PIN_45 -to ram_dq[4]
set_location_assignment PIN_50 -to ram_dq[3]
set_location_assignment PIN_57 -to ram_dq[1]
set_location_assignment PIN_58 -to ram_dq[0]
set_location_assignment PIN_52 -to ram_dq[2]
set_location_assignment PIN_56 -to ram_rst
set_location_assignment PIN_55 -to ram_rwds
set_location_assignment PIN_121 -to reset_n
set_location_assignment PIN_111 -to C
set_location_assignment PIN_119 -to D
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to B
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clock
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_ck_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_ck_p
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_cs_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_dq[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_rst
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ram_rwds
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to reset_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_ck_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_ck_p
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_cs_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_dq[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_rst
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to t_ram_rwds
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to C
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to D
set_global_assignment -name CDF_FILE Chain1.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top