$date
	Fri Jun  6 14:14:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var parameter 32 $ hold_time_limit $end
$var parameter 32 % setup_time_limit $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 %
b1 $
$end
#0
$dumpvars
0#
0"
x!
$end
#5000
1#
#10000
1!
1"
#15000
0"
#16000
0#
#21000
0!
1"
#26000
0"
#28000
1#
#31000
1!
1"
#36000
0"
#46000
