[2021-09-09 10:03:06,125]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 10:03:06,125]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:06,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; ".

Peak memory: 14147584 bytes

[2021-09-09 10:03:06,370]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:06,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34848768 bytes

[2021-09-09 10:03:06,547]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 10:03:06,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:06,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6443008 bytes

[2021-09-09 10:03:06,572]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-09 12:02:39,495]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 12:02:39,495]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:39,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 12:02:39,739]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:39,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34574336 bytes

[2021-09-09 12:02:39,860]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 12:02:39,861]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:41,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13590528 bytes

[2021-09-09 12:02:41,647]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-09 13:32:41,671]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 13:32:41,671]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:41,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; ".

Peak memory: 14446592 bytes

[2021-09-09 13:32:41,914]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:42,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34971648 bytes

[2021-09-09 13:32:42,036]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 13:32:42,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:43,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :18
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :20
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():18
		max delay       :3
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13574144 bytes

[2021-09-09 13:32:43,801]mapper_test.py:220:[INFO]: area: 18 level: 3
[2021-09-09 15:07:37,139]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 15:07:37,139]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:37,139]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:37,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34713600 bytes

[2021-09-09 15:07:37,272]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 15:07:37,273]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:39,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13312000 bytes

[2021-09-09 15:07:39,210]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 15:36:41,057]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 15:36:41,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:41,058]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:41,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 15:36:41,191]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 15:36:41,191]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:43,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13402112 bytes

[2021-09-09 15:36:43,132]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 16:14:44,989]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 16:14:44,989]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:44,990]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:45,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34783232 bytes

[2021-09-09 16:14:45,158]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 16:14:45,158]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:47,099]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13561856 bytes

[2021-09-09 16:14:47,099]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 16:49:27,812]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 16:49:27,813]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:27,813]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:27,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 16:49:27,987]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 16:49:27,987]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:30,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13598720 bytes

[2021-09-09 16:49:30,071]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 17:25:49,333]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-09 17:25:49,334]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:49,334]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:49,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 17:25:49,469]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-09 17:25:49,469]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:51,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13451264 bytes

[2021-09-09 17:25:51,421]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-13 23:30:43,832]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-13 23:30:43,832]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:43,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:43,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34234368 bytes

[2021-09-13 23:30:43,993]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-13 23:30:43,993]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:45,705]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11575296 bytes

[2021-09-13 23:30:45,705]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-13 23:42:30,174]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-13 23:42:30,174]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:30,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34365440 bytes

[2021-09-13 23:42:30,298]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-13 23:42:30,299]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6258688 bytes

[2021-09-13 23:42:30,327]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-14 09:00:34,343]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-14 09:00:34,343]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:34,343]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:34,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34508800 bytes

[2021-09-14 09:00:34,507]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-14 09:00:34,508]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:36,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13488128 bytes

[2021-09-14 09:00:36,231]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-14 09:21:28,843]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-14 09:21:28,844]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:28,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:29,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34177024 bytes

[2021-09-14 09:21:29,008]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-14 09:21:29,008]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:29,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6467584 bytes

[2021-09-14 09:21:29,033]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-15 15:33:57,110]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-15 15:33:57,110]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:57,111]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:57,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34078720 bytes

[2021-09-15 15:33:57,219]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-15 15:33:57,220]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:58,812]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 13565952 bytes

[2021-09-15 15:33:58,812]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-15 15:54:49,906]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-15 15:54:49,906]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:49,906]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-09-15 15:54:50,015]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-15 15:54:50,015]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:50,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-09-15 15:54:50,033]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-18 14:04:26,206]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-18 14:04:26,206]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:26,207]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:26,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34222080 bytes

[2021-09-18 14:04:26,367]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-18 14:04:26,367]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:27,943]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11616256 bytes

[2021-09-18 14:04:27,944]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-18 16:29:00,804]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-18 16:29:00,804]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:00,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:00,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34496512 bytes

[2021-09-18 16:29:00,921]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-18 16:29:00,922]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:02,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-09-18 16:29:02,556]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-22 08:59:14,039]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-22 08:59:14,040]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:14,040]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:14,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-09-22 08:59:14,199]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-22 08:59:14,199]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:14,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	Report mapping result:
		klut_size()     :36
		klut.num_gates():24
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-09-22 08:59:14,999]mapper_test.py:220:[INFO]: area: 24 level: 3
[2021-09-22 11:27:39,950]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-22 11:27:39,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:39,951]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:40,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-09-22 11:27:40,109]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-22 11:27:40,109]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:41,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11808768 bytes

[2021-09-22 11:27:41,985]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-23 16:46:44,725]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-23 16:46:44,725]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:44,725]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:44,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-09-23 16:46:44,895]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-23 16:46:44,895]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:46,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11399168 bytes

[2021-09-23 16:46:46,457]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-23 17:09:43,041]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-23 17:09:43,041]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:43,041]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:43,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34197504 bytes

[2021-09-23 17:09:43,162]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-23 17:09:43,163]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:44,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-23 17:09:44,874]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-23 18:11:19,097]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-23 18:11:19,098]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:19,098]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:19,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-09-23 18:11:19,208]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-23 18:11:19,208]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:20,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11546624 bytes

[2021-09-23 18:11:20,768]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-27 16:38:26,828]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-27 16:38:26,828]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:26,829]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:26,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34648064 bytes

[2021-09-27 16:38:26,995]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-27 16:38:26,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:28,564]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11988992 bytes

[2021-09-27 16:38:28,564]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-27 17:45:10,910]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-27 17:45:10,911]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:10,911]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:11,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34398208 bytes

[2021-09-27 17:45:11,085]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-27 17:45:11,085]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:12,656]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
balancing!
	current map manager:
		current min nodes:51
		current min depth:6
rewriting!
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11886592 bytes

[2021-09-27 17:45:12,656]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-28 02:11:24,678]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-28 02:11:24,679]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:24,679]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:24,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34283520 bytes

[2021-09-28 02:11:24,795]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-28 02:11:24,795]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:26,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 12013568 bytes

[2021-09-28 02:11:26,401]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-28 16:50:49,082]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-28 16:50:49,083]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:49,083]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:49,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34340864 bytes

[2021-09-28 16:50:49,196]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-28 16:50:49,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:50,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11911168 bytes

[2021-09-28 16:50:50,820]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-28 17:29:51,894]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-09-28 17:29:51,894]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:51,894]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:52,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34099200 bytes

[2021-09-28 17:29:52,017]mapper_test.py:156:[INFO]: area: 16 level: 3
[2021-09-28 17:29:52,017]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:53,609]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-28 17:29:53,609]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-10-09 10:42:44,405]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-09 10:42:44,406]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:44,406]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:44,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34623488 bytes

[2021-10-09 10:42:44,522]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-09 10:42:44,522]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:44,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6778880 bytes

[2021-10-09 10:42:44,550]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-09 11:25:17,018]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-09 11:25:17,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:17,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:17,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34447360 bytes

[2021-10-09 11:25:17,128]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-09 11:25:17,129]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:17,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6578176 bytes

[2021-10-09 11:25:17,174]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-09 16:33:10,550]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-09 16:33:10,550]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:10,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:10,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-10-09 16:33:10,875]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-09 16:33:10,876]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:11,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11341824 bytes

[2021-10-09 16:33:11,739]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-09 16:50:16,807]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-09 16:50:16,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:16,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:16,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34144256 bytes

[2021-10-09 16:50:16,919]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-09 16:50:16,920]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:17,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-09 16:50:17,721]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-12 11:01:10,976]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-12 11:01:10,977]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:10,977]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:11,141]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34250752 bytes

[2021-10-12 11:01:11,142]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-12 11:01:11,142]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:12,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11370496 bytes

[2021-10-12 11:01:12,827]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-12 11:19:33,234]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-12 11:19:33,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:33,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:33,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-10-12 11:19:33,353]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-12 11:19:33,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:33,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6225920 bytes

[2021-10-12 11:19:33,391]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-12 13:36:39,472]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-12 13:36:39,473]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:39,473]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:39,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34357248 bytes

[2021-10-12 13:36:39,593]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-12 13:36:39,593]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:41,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11542528 bytes

[2021-10-12 13:36:41,283]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-12 15:07:19,131]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-12 15:07:19,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:19,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:19,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34623488 bytes

[2021-10-12 15:07:19,248]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-12 15:07:19,249]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:20,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-10-12 15:07:20,952]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-12 18:52:16,591]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-12 18:52:16,591]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:16,591]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:16,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34177024 bytes

[2021-10-12 18:52:16,708]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-12 18:52:16,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:18,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-10-12 18:52:18,352]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-18 11:45:48,664]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-18 11:45:48,665]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:48,665]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:48,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-10-18 11:45:48,825]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-18 11:45:48,826]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:50,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11685888 bytes

[2021-10-18 11:45:50,466]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-18 12:04:21,756]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-18 12:04:21,756]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:21,756]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:21,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34414592 bytes

[2021-10-18 12:04:21,878]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-18 12:04:21,878]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:21,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 5812224 bytes

[2021-10-18 12:04:21,905]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-19 14:12:18,436]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-19 14:12:18,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:18,437]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34320384 bytes

[2021-10-19 14:12:18,553]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-19 14:12:18,553]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:18,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6090752 bytes

[2021-10-19 14:12:18,572]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-22 13:34:37,753]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-22 13:34:37,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:37,753]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:37,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34406400 bytes

[2021-10-22 13:34:37,867]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-22 13:34:37,867]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:37,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 9023488 bytes

[2021-10-22 13:34:37,921]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-22 13:55:30,453]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-22 13:55:30,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:30,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:30,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-10-22 13:55:30,573]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-22 13:55:30,573]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:30,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 8794112 bytes

[2021-10-22 13:55:30,620]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-22 14:02:39,327]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-22 14:02:39,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:39,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:39,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-10-22 14:02:39,447]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-22 14:02:39,448]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:39,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6090752 bytes

[2021-10-22 14:02:39,473]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-22 14:06:00,076]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-22 14:06:00,076]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:00,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:00,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-10-22 14:06:00,235]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-22 14:06:00,236]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:00,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 5955584 bytes

[2021-10-22 14:06:00,264]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-23 13:35:15,423]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-23 13:35:15,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:15,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:15,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-23 13:35:15,540]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-23 13:35:15,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:17,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-10-23 13:35:17,168]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-24 17:46:55,476]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-24 17:46:55,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:55,477]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:55,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34164736 bytes

[2021-10-24 17:46:55,590]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-24 17:46:55,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:57,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11653120 bytes

[2021-10-24 17:46:57,246]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-24 18:07:20,961]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-24 18:07:20,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:20,962]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:21,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34521088 bytes

[2021-10-24 18:07:21,077]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-24 18:07:21,077]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:22,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
	current map manager:
		current min nodes:51
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :24
score:100
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11796480 bytes

[2021-10-24 18:07:22,704]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-26 10:25:53,012]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-26 10:25:53,012]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:53,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:53,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34127872 bytes

[2021-10-26 10:25:53,186]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-26 10:25:53,187]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:53,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	current map manager:
		current min nodes:51
		current min depth:7
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 5849088 bytes

[2021-10-26 10:25:53,217]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-26 11:05:14,749]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-26 11:05:14,749]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:14,750]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:14,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-26 11:05:14,867]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-26 11:05:14,867]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:16,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11550720 bytes

[2021-10-26 11:05:16,557]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-26 11:25:54,691]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-26 11:25:54,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:54,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:54,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34299904 bytes

[2021-10-26 11:25:54,805]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-26 11:25:54,806]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:56,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11800576 bytes

[2021-10-26 11:25:56,473]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-26 12:24:00,427]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-26 12:24:00,427]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:00,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:00,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34402304 bytes

[2021-10-26 12:24:00,588]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-26 12:24:00,589]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:02,258]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 11722752 bytes

[2021-10-26 12:24:02,259]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-26 14:13:21,284]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-26 14:13:21,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:21,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:21,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34426880 bytes

[2021-10-26 14:13:21,404]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-26 14:13:21,404]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:21,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-26 14:13:21,422]mapper_test.py:224:[INFO]: area: 20 level: 3
[2021-10-29 16:10:26,531]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-10-29 16:10:26,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,532]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:26,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-10-29 16:10:26,649]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-10-29 16:10:26,650]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():27
		max delay       :4
		max area        :27
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
Peak memory: 5791744 bytes

[2021-10-29 16:10:26,667]mapper_test.py:224:[INFO]: area: 27 level: 4
[2021-11-03 09:52:19,630]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-03 09:52:19,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:19,631]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:19,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34619392 bytes

[2021-11-03 09:52:19,747]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-03 09:52:19,747]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:19,773]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :39
		klut.num_gates():27
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig_output.v
	Peak memory: 5804032 bytes

[2021-11-03 09:52:19,773]mapper_test.py:226:[INFO]: area: 27 level: 3
[2021-11-03 10:04:30,490]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-03 10:04:30,491]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:30,491]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:30,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34054144 bytes

[2021-11-03 10:04:30,610]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-03 10:04:30,611]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:30,630]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():26
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig_output.v
	Peak memory: 5869568 bytes

[2021-11-03 10:04:30,631]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 13:44:30,343]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-03 13:44:30,343]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:30,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:30,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34467840 bytes

[2021-11-03 13:44:30,516]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-03 13:44:30,517]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:30,542]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():26
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig_output.v
	Peak memory: 5722112 bytes

[2021-11-03 13:44:30,542]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-03 13:50:45,575]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-03 13:50:45,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:45,576]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:45,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34160640 bytes

[2021-11-03 13:50:45,743]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-03 13:50:45,743]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:45,770]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():26
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig_output.v
	Peak memory: 5701632 bytes

[2021-11-03 13:50:45,771]mapper_test.py:226:[INFO]: area: 26 level: 3
[2021-11-04 15:57:42,910]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-04 15:57:42,911]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:42,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:43,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-11-04 15:57:43,051]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-04 15:57:43,051]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:43,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig_output.v
	Peak memory: 5832704 bytes

[2021-11-04 15:57:43,078]mapper_test.py:226:[INFO]: area: 20 level: 3
[2021-11-16 12:28:31,841]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-16 12:28:31,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:31,842]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34115584 bytes

[2021-11-16 12:28:31,999]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-16 12:28:31,999]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,023]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.000955 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5828608 bytes

[2021-11-16 12:28:32,024]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-16 14:17:29,403]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-16 14:17:29,404]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:29,404]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:29,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34308096 bytes

[2021-11-16 14:17:29,578]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-16 14:17:29,578]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:29,610]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.000943 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5910528 bytes

[2021-11-16 14:17:29,611]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-16 14:23:50,447]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-16 14:23:50,448]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:50,448]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:50,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34254848 bytes

[2021-11-16 14:23:50,623]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-16 14:23:50,623]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:50,652]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.000948 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-16 14:23:50,653]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-17 16:36:28,703]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-17 16:36:28,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:28,704]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34574336 bytes

[2021-11-17 16:36:28,825]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-17 16:36:28,825]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:28,853]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.001017 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-17 16:36:28,854]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-18 10:19:05,473]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-18 10:19:05,474]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:05,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:05,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34148352 bytes

[2021-11-18 10:19:05,599]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-18 10:19:05,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:05,628]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.002767 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 6053888 bytes

[2021-11-18 10:19:05,629]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-23 16:11:56,134]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-23 16:11:56,134]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:56,134]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:56,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-11-23 16:11:56,257]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-23 16:11:56,257]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:56,278]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.00207 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 6135808 bytes

[2021-11-23 16:11:56,279]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-23 16:42:54,843]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-23 16:42:54,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:54,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:54,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34414592 bytes

[2021-11-23 16:42:54,963]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-23 16:42:54,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:54,982]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.002303 secs
	Report mapping result:
		klut_size()     :32
		klut.num_gates():20
		max delay       :3
		max area        :20
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-23 16:42:54,983]mapper_test.py:228:[INFO]: area: 20 level: 3
[2021-11-24 11:39:07,804]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 11:39:07,805]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:07,805]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:07,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34254848 bytes

[2021-11-24 11:39:07,919]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 11:39:07,919]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:07,945]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 9.1e-05 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5828608 bytes

[2021-11-24 11:39:07,946]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 12:02:21,913]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 12:02:21,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:21,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-11-24 12:02:22,032]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 12:02:22,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:22,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 5.8e-05 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5787648 bytes

[2021-11-24 12:02:22,047]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 12:06:08,094]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 12:06:08,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:08,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:08,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-11-24 12:06:08,209]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 12:06:08,209]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:08,226]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.000759 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-24 12:06:08,226]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 12:11:44,269]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 12:11:44,270]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:44,270]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34578432 bytes

[2021-11-24 12:11:44,387]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 12:11:44,387]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:44,407]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00022 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():16
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5369856 bytes

[2021-11-24 12:11:44,408]mapper_test.py:228:[INFO]: area: 16 level: 4
[2021-11-24 12:58:07,062]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 12:58:07,062]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:07,063]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,180]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34091008 bytes

[2021-11-24 12:58:07,181]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 12:58:07,182]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:07,204]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.000652 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 5992448 bytes

[2021-11-24 12:58:07,204]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 13:12:16,595]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 13:12:16,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:16,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:16,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34160640 bytes

[2021-11-24 13:12:16,762]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 13:12:16,762]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:18,459]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 0.000635 secs
Mapping time: 0.000712 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 11235328 bytes

[2021-11-24 13:12:18,460]mapper_test.py:228:[INFO]: area: 23 level: 3
[2021-11-24 13:35:09,234]mapper_test.py:79:[INFO]: run case "x2_comb"
[2021-11-24 13:35:09,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:09,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:09,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      23.0.  Edge =       71.  Cut =      141.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
P:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      140.  T =     0.00 sec
F:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      126.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
A:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
E:  Del =    3.00.  Ar =      16.0.  Edge =       54.  Cut =      118.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %
Peak memory: 34148352 bytes

[2021-11-24 13:35:09,401]mapper_test.py:160:[INFO]: area: 16 level: 3
[2021-11-24 13:35:09,401]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:11,045]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
Mapping time: 5.7e-05 secs
Mapping time: 5.6e-05 secs
	Report mapping result:
		klut_size()     :35
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :5
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v
	Peak memory: 11079680 bytes

[2021-11-24 13:35:11,046]mapper_test.py:228:[INFO]: area: 23 level: 3
