#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 26 10:20:51 2019
# Process ID: 26406
# Current directory: /home/user/Lab-1/Lab_1/Lab_1.runs/synth_1
# Command line: vivado -log divider_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider_top.tcl
# Log file: /home/user/Lab-1/Lab_1/Lab_1.runs/synth_1/divider_top.vds
# Journal file: /home/user/Lab-1/Lab_1/Lab_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source divider_top.tcl -notrace
Command: synth_design -top divider_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26415 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1258.449 ; gain = 79.895 ; free physical = 6650 ; free virtual = 26699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divider_top' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/divider_top.vhd:40]
WARNING: [Synth 8-5640] Port 'cnt' is missing in component declaration [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/divider_top.vhd:41]
INFO: [Synth 8-3491] module 'clock_div' declared at '/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/clock_div.vhd:35' bound to instance 'division' of component 'clock_div' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/divider_top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/clock_div.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/clock_div.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'divider_top' (2#1) [/home/user/Lab-1/Lab_1/Lab_1.srcs/sources_1/new/divider_top.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1303.074 ; gain = 124.520 ; free physical = 6661 ; free virtual = 26711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1303.074 ; gain = 124.520 ; free physical = 6661 ; free virtual = 26711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.078 ; gain = 132.523 ; free physical = 6661 ; free virtual = 26711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5545] ROM "clock_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1327.094 ; gain = 148.539 ; free physical = 6653 ; free virtual = 26702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "division/clock_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6518 ; free virtual = 26568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6518 ; free virtual = 26568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6517 ; free virtual = 26567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6543 ; free virtual = 26579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6541 ; free virtual = 26577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6537 ; free virtual = 26573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6535 ; free virtual = 26571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6532 ; free virtual = 26568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6531 ; free virtual = 26567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT2   |     3|
|4     |LUT4   |     5|
|5     |LUT5   |     1|
|6     |LUT6   |     1|
|7     |FDRE   |    28|
|8     |IBUF   |     1|
|9     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |    48|
|2     |  division |clock_div |    44|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6531 ; free virtual = 26567
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.445 ; gain = 260.891 ; free physical = 6536 ; free virtual = 26572
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1439.453 ; gain = 260.891 ; free physical = 6544 ; free virtual = 26580
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1514.445 ; gain = 335.996 ; free physical = 6509 ; free virtual = 26546
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-1/Lab_1/Lab_1.runs/synth_1/divider_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_top_utilization_synth.rpt -pb divider_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1538.457 ; gain = 0.000 ; free physical = 6500 ; free virtual = 26536
INFO: [Common 17-206] Exiting Vivado at Tue Feb 26 10:21:23 2019...
