+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                                                        PG_OV_i/PG_CORE_0/U0/RSTo_reg[1]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                                                        PG_OV_i/PG_CORE_0/U0/RSTo_reg[2]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                                                        PG_OV_i/PG_CORE_0/U0/RSTo_reg[3]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                                                      PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[2]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |                                                                      PG_OV_i/PG_CORE_0/U0/CHOUTP_reg[3]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CR_2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
| clk_out1_PG_OV_clk_wiz_0_0 |clk_out1_PG_OV_clk_wiz_0_0 |PG_OV_i/PG_CORE_0/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
