Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 23 23:51:44 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_top_control_sets_placed.rpt
| Design       : zynq_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   419 |
| Unused register locations in slices containing registers |  1208 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           23 |
|      2 |           11 |
|      3 |           18 |
|      4 |           54 |
|      5 |           13 |
|      6 |           22 |
|      7 |            6 |
|      8 |           30 |
|      9 |           13 |
|     10 |           19 |
|     11 |            8 |
|     12 |           20 |
|     13 |            1 |
|     14 |            3 |
|     15 |            1 |
|    16+ |          177 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1573 |          457 |
| No           | No                    | Yes                    |             159 |           53 |
| No           | Yes                   | No                     |             574 |          226 |
| Yes          | No                    | No                     |            5482 |         1384 |
| Yes          | No                    | Yes                    |             122 |           33 |
| Yes          | Yes                   | No                     |            1490 |          413 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                            |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/txd_reg_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                            | u2_calc/alu/fp_divide/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                         |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                          |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                         |                                                                                                                                                                                                                                         |                2 |              3 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                |                                                                                                                                                                                                                                         |                2 |              3 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                       |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                                                                                            |                2 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                                                                                            |                1 |              3 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                             |                2 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                      |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                2 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                      |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                  | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/COND_DET/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                               |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                     | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                             |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]_0                                                                                 |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                          |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                       | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                          |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                              | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0[0]                                                                                        | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                               | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                      |                2 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                  | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0]_0[0]                                                                                                 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                          |                3 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                   | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                      |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                          |                2 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                               | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                        |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                               | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                      |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                            | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                2 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                  | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                  | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                        |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/bram_zynq_dout[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/cnt_tx                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/o_CNT_BIT[3]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_rx_INST0/cnt_bit[3]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_rx_INST0/cnt_16[3]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                         | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                              |                3 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[4]_i_1_n_0                                                                                                                          | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                1 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_c/state[5]_i_1__1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                         |                2 |              5 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                     | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |                1 |              5 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                     | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |                2 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/sticky_input_overflow                                                                                                                                          |                3 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_d/state[5]_i_1__2_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_2[0]                                                                                                                                                | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |                2 |              5 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                     | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                3 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_2_n_0                                                                                                                 | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_0                                                                                                |                2 |              5 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                        | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                3 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_a/state[5]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_b/state[5]_i_1__0_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                            | u2_calc/alu/fp_divide/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_1_in12_out                                                                                                                                                  |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[0]_0[0]                                                                                                   | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/E[0]                                                                                                                                      | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                3 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/execute_signal_1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                          | u2_calc/alu/fp_multiply/U0/i_synth/i_nd_to_rdy/p_1_in12_out                                                                                                                                                                             |                1 |              6 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | u1_zynq_process/design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                       |                1 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[5]_1                                                                                                                                      |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                          | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                        |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                               | u1_zynq_process/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                       |                2 |              6 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_2                                                                                                                                                               |                4 |              7 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/FSM_onehot_state_data[6]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              7 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/p_0_in27_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/data_tx                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re34_out                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/data_pack_type                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_2                                                                                                              |                1 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/start_tx_reg_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_CURR_ARLEN_RL.GEN_CURR_ARLEN_SNG.curr_arlen_reg[7]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_rx_INST0/break_rx_state_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_rx_INST0/uart_buf[9]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                              | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                4 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                              | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |                3 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_rx_INST0/R_RX_DATA                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/FSM_onehot_state_data_reg_n_0_[4]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                3 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                             | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                              |                3 |              8 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                           |                                                                                                                                                                                                                                         |                3 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                       | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                3 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                  | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                3 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                           |                                                                                                                                                                                                                                         |                3 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                           |                                                                                                                                                                                                                                         |                3 |              9 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                         |                2 |              9 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                6 |              9 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                   | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |              9 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                3 |              9 |
| ~fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                   | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                4 |              9 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                       | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                4 |              9 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                        | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                          |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                       | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                4 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                       | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                 | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                3 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                        | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                3 |             10 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                           | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |                5 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/inst_fifo/E[0]                                                                                                                                                                                                                            | u2_calc/loader/rom_address[9]_i_1_n_0                                                                                                                                                                                                   |                2 |             10 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                       | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                          |                4 |             10 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                2 |             11 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             11 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             11 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             11 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_2_n_0                                                                                          | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_1_n_0                                                                         |                3 |             11 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             11 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             11 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_DATA_SM_RL.rd_latency_count[10]_i_1_n_0                                                                                    |                3 |             11 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0                                                |                                                                                                                                                                                                                                         |                4 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                                                           |                                                                                                                                                                                                                                         |                3 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0                                                   |                                                                                                                                                                                                                                         |                3 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                        | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                             |                5 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                        | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                             |                5 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                6 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                4 |             12 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                5 |             12 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |             12 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                5 |             12 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                                                           |                                                                                                                                                                                                                                         |                3 |             12 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/bram_uart_we                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                     | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                              |                3 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |                3 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                      | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |                2 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                              |                6 |             12 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             13 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             14 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             14 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             14 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/cnt_tx_byte                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/uart_tx_data                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/addr_rl_rd_buf_in                                                                                                                                                    | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg_0                                                                                                               |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_1                                                                                                              |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[4]_0                                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_MOD_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             18 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             18 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                     | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                6 |             20 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                5 |             21 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             21 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                        |                8 |             21 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                          | u2_calc/alu/fp_multiply/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                                                     |                8 |             22 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                            | u2_calc/alu/fp_divide/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                                                                 |                4 |             22 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                     | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |                4 |             23 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                         |                8 |             24 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             27 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                         | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                        |                8 |             28 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                          |               13 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  fpga_clk_IBUF_BUFG                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             29 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                         | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                              |               19 |             31 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/over_time_cnt[0]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_b/axi_m_1_stream[32]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_d/stream                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                               | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                6 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                    | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                              |                4 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_d/axi_m_0_stream[31]_i_1__2_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                               | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                8 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                             |                                                                                                                                                                                                                                         |                4 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_18_in                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_b/axi_m_0_stream[32]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                      | u1_zynq_process/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                |                4 |             32 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_d/axi_m_1_stream[31]_i_1__2_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_b/stream                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u4_uart_top/uart_tx_INST0/data_y_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_a/axi_m_1_identity[3]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_c/axi_m_0_stream[32]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             33 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             33 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                    |                                                                                                                                                                                                                                         |                9 |             34 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             34 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                |                7 |             34 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             34 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_c/stream                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             35 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_c/axi_m_1_identity[1]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             35 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             35 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                         |               10 |             36 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf51_out                                                                                                                                                     | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_out[5]_i_1_n_0                                                                |               12 |             36 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             36 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                               | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                9 |             36 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             36 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             36 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             37 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             37 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_a/axi_m_0_stream[32]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             37 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             37 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             37 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                    |                                                                                                                                                                                                                                         |               11 |             37 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/router_a/stream_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             37 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                        |                                                                                                                                                                                                                                         |                7 |             37 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                         |                7 |             37 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                      |                                                                                                                                                                                                                                         |               12 |             38 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                         |                7 |             38 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                         |                                                                                                                                                                                                                                         |                7 |             38 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             38 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                 |               19 |             39 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |               10 |             40 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/FSM_onehot_state_addr[9]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               15 |             41 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               14 |             42 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                         |                9 |             43 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                          |               19 |             43 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_320_383_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_384_447_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_256_319_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_832_895_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_704_767_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_640_703_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_576_639_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u3_bram_zynq_calc/bram_calc_addr[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2_i_1_n_0                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_448_511_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_64_127_0_2_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_960_1023_0_2_i_1_n_0                                                                            |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_896_959_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_768_831_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_warpper/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_512_575_0_2_i_1_n_0                                                                             |                                                                                                                                                                                                                                         |               11 |             44 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u2_calc/ram/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                     |               17 |             45 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             47 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_2/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             48 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                             |                                                                                                                                                                                                                                         |                6 |             48 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_1/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             48 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/loader/inst_fifo/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             48 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fifo_3/xpm_fifo_sync/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             48 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             52 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             52 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             52 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             52 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 | u1_zynq_process/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               13 |             56 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 |                                                                                                                                                                                                                                         |                7 |             56 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/ram/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                         |                7 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/m_axis_result_tready_0                                                                                                                                                                                 | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/p_1_in[0]                                                                                                                                         |               21 |             63 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       | u2_calc/alu/fp_accumulator/U0/i_synth/ACCUM_OP.OP/i_normalization_distance/i_pipe/opt_has_pipe.first_q_reg[6]_0                                                                                                                         |                9 |             64 |
|  fpga_clk_IBUF_BUFG                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |
|  u1_zynq_process/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               49 |            112 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_multiply/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               89 |            361 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_accumulator/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              221 |            802 |
|  fpga_clk_IBUF_BUFG                                             | u2_calc/alu/fp_divide/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                            |                                                                                                                                                                                                                                         |              289 |           1380 |
|  fpga_clk_IBUF_BUFG                                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              384 |           1466 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


