#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 13:06:46 2018
# Process ID: 3896
# Current directory: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6388 D:\nicol\Documents\GitHub\ProjetVision\VHDL\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 841.109 ; gain = 162.402
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'divideur_Nbit_by_Mbits' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divideur_Nbit_by_Mbits_vlog.prj"
"xvhdl --incr --relax -prj divideur_Nbit_by_Mbits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_Nbit_by_Mbits
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 912.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot divideur_Nbit_by_Mbits_behav xil_defaultlib.divideur_Nbit_by_Mbits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal int_dividende [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:49]
ERROR: [VRFC 10-346] attempt to divide by 0 [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 920.355 ; gain = 24.332
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd] -no_script -reset -force -quiet
remove_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd
set_property top HDMI_bd_wrapper [get_filesets sim_1]
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.algorithm_type {LutMult} CONFIG.latency_configuration {Automatic} CONFIG.dividend_and_quotient_width {12} CONFIG.divisor_width {11} CONFIG.fractional_width {11} CONFIG.latency {10}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
create_bd_design "test"
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1130.895 ; gain = 74.398
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
create_bd_port -dir I CLK
create_bd_port: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.746 ; gain = 0.000
connect_bd_net [get_bd_ports CLK] [get_bd_pins div_gen_0/aclk]
set_property location {-85 70} [get_bd_ports CLK]
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width.VALUE_SRC USER CONFIG.divisor_width.VALUE_SRC USER CONFIG.operand_sign.VALUE_SRC USER] [get_bd_cells div_gen_0]
set_property -dict [list CONFIG.dividend_and_quotient_width {12} CONFIG.divisor_width {20} CONFIG.operand_sign {Unsigned} CONFIG.fractional_width {20} CONFIG.latency {14}] [get_bd_cells div_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width {20} CONFIG.divisor_width {12} CONFIG.fractional_width {12} CONFIG.latency {22}] [get_bd_cells div_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width {16} CONFIG.divisor_width {16} CONFIG.divisor_width {16} CONFIG.fractional_width {16} CONFIG.latency {18}] [get_bd_cells div_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.divisor_has_tuser {false} CONFIG.divisor_has_tlast {false} CONFIG.FlowControl {NonBlocking} CONFIG.OutTLASTBehv {Null} CONFIG.latency {18}] [get_bd_cells div_gen_0]
endgroup
create_bd_port -dir I -from 15 -to 0 divisor
copy_bd_objs /  [get_bd_ports {divisor}]
set_property name dividende [get_bd_ports divisor1]
connect_bd_net [get_bd_ports dividende] [get_bd_pins div_gen_0/s_axis_dividend_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
connect_bd_net [get_bd_ports divisor] [get_bd_pins div_gen_0/s_axis_divisor_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins div_gen_0/s_axis_dividend_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins div_gen_0/s_axis_divisor_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
create_bd_port -dir O resultat
delete_bd_objs [get_bd_ports resultat]
create_bd_port -dir O -from 31 -to 0 sortie
startgroup
connect_bd_net [get_bd_ports sortie] [get_bd_pins div_gen_0/m_axis_dout_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
endgroup
create_bd_port -dir O sortie_ok
startgroup
connect_bd_net [get_bd_ports sortie_ok] [get_bd_pins div_gen_0/m_axis_dout_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/m_axis_dout_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
endgroup
set_property location {611 7} [get_bd_ports sortie]
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/ui/bd_f83b63f2.ui> 
generate_target all [get_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd]
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/synth/test.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/sim/test.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hw_handoff/test.hwh
Generated Block Design Tcl file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hw_handoff/test_bd.tcl
Generated Hardware Definition File D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/synth/test.hwdef
catch { config_ip_cache -export [get_ips -all test_div_gen_0_0] }
catch { config_ip_cache -export [get_ips -all test_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP test_xlconstant_0_0, cache-ID = 6280814fa4a76e13; cache size = 6.881 MB.
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd]
launch_runs -jobs 4 test_div_gen_0_0_synth_1
[Sat Dec  1 13:31:42 2018] Launched test_div_gen_0_0_synth_1...
Run output will be captured here: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_div_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -top
add_files -norecurse D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd
update_compile_order -fileset sources_1
set_property top test_wrapper [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/ip/test_xlconstant_0_0/sim/test_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_xlconstant_0_0
"xvhdl --incr --relax -prj test_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/ip/test_div_gen_0_0/sim/test_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/sim/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_wrapper_behav xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture test_div_gen_0_0_arch of entity xil_defaultlib.test_div_gen_0_0 [test_div_gen_0_0_default]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.test_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.test [test_default]
Compiling architecture structure of entity xil_defaultlib.test_wrapper
Built simulation snapshot test_wrapper_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  1 13:37:00 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 13:37:00 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_wrapper_behav -key {Behavioral:sim_1:Functional:test_wrapper} -tclbatch {test_wrapper.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /divideur_Nbit_by_Mbits/Diviseur was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/Dividende was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/erreur was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/Sortie was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/zeros was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_diviseur was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_dividende was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/int_res was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/N was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/M was not found in the design.
WARNING: Simulation object /divideur_Nbit_by_Mbits/L was not found in the design.
source test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1282.734 ; gain = 14.676
add_force {/test_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/test_wrapper/dividende} -radix hex {A 0ns}
add_force {/test_wrapper/divisor} -radix hex {3 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/test_wrapper/dividende} -radix hex {F 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
Successfully read diagram <c_counter_binary> from BD file <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd>
startgroup
set_property -dict [list CONFIG.divisor_width {11} CONFIG.fractional_width {11} CONFIG.latency {20}] [get_bd_cells div_yAxis]
endgroup
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd}
startgroup
set_property -dict [list CONFIG.dividend_and_quotient_width {18} CONFIG.divisor_width {11} CONFIG.divisor_width {11} CONFIG.fractional_width {11} CONFIG.latency {20}] [get_bd_cells div_gen_0]
endgroup
save_wave_config {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.117 ; gain = 0.000
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
current_bd_design [get_bd_designs c_counter_binary]
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
generate_target Simulation [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd]
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_gen_0/s_axis_dividend_tdata'(24) to net 'dividende_1'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/synth/test.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/div_gen_0/s_axis_dividend_tdata'(24) to net 'dividende_1'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/sim/test.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hw_handoff/test.hwh
Generated Block Design Tcl file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hw_handoff/test_bd.tcl
Generated Hardware Definition File D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/synth/test.hwdef
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_wrapper_vlog.prj"
"xvhdl --incr --relax -prj test_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/ip/test_div_gen_0_0/sim/test_div_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_div_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/sim/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_wrapper_behav xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture test_div_gen_0_0_arch of entity xil_defaultlib.test_div_gen_0_0 [test_div_gen_0_0_default]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.test_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.test [test_default]
Compiling architecture structure of entity xil_defaultlib.test_wrapper
Built simulation snapshot test_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_wrapper_behav -key {Behavioral:sim_1:Functional:test_wrapper} -tclbatch {test_wrapper.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1355.414 ; gain = 15.371
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/test_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/test_wrapper/dividende} -radix hex {10 0ns}
add_force {/test_wrapper/divisor} -radix hex {4 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd}
close [ open D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input.vhd w ]
add_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input.vhd:]
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input.vhd] -no_script -reset -force -quiet
remove_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input.vhd
add_files -norecurse D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Sum_Coord.vhd] -no_script -reset -force -quiet
remove_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Sum_Coord.vhd
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd
file delete -force D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/hdl/detection_centre_wrapper.vhd
set_property is_enabled false [get_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/detection_centre.bd]
set_property is_enabled false [get_files  {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/mux_2bits.vhd D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/min_3pixel.vhd D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/declench_retard.vhd D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Derivee_3_1_horizontale.vhd}]
set_property is_enabled false [get_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detection_centre.vhd]
export_ip_user_files -of_objects  [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Right_shift_8bits.vhd] -no_script -reset -force -quiet
remove_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Right_shift_8bits.vhd
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd}
create_bd_cell -type module -reference adapt_input_ouput adapt_input_ouput_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
create_bd_cell -type module -reference adapt_input_ouput adapt_input_ouput_1
set_property location {3 418 154} [get_bd_cells adapt_input_ouput_1]
delete_bd_objs [get_bd_nets dividende_1]
delete_bd_objs [get_bd_nets divisor_1]
connect_bd_net [get_bd_ports dividende] [get_bd_pins adapt_input_ouput_0/entree]
connect_bd_net [get_bd_pins adapt_input_ouput_1/sortie] [get_bd_pins div_gen_0/s_axis_divisor_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
connect_bd_net [get_bd_pins adapt_input_ouput_0/sortie] [get_bd_pins div_gen_0/s_axis_dividend_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
connect_bd_net [get_bd_ports divisor] [get_bd_pins adapt_input_ouput_1/entree]
startgroup
set_property -dict [list CONFIG.N {15} CONFIG.M {23}] [get_bd_cells adapt_input_ouput_0]
endgroup
startgroup
set_property -dict [list CONFIG.N {16} CONFIG.M {24}] [get_bd_cells adapt_input_ouput_0]
endgroup
delete_bd_objs [get_bd_nets divisor_1] [get_bd_nets adapt_input_ouput_1_sortie] [get_bd_cells adapt_input_ouput_1]
current_bd_design [get_bd_designs c_counter_binary]
close_bd_design [get_bd_designs c_counter_binary]
connect_bd_net [get_bd_ports divisor] [get_bd_pins div_gen_0/s_axis_divisor_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_gen_0/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/ui/bd_f83b63f2.ui> 
generate_target all [get_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd]
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_gen_0 divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd> 
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/synth/test.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/sim/test.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
Exporting to file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hw_handoff/test.hwh
Generated Block Design Tcl file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hw_handoff/test_bd.tcl
Generated Hardware Definition File D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/synth/test.hwdef
catch { config_ip_cache -export [get_ips -all test_div_gen_0_0] }
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd]
launch_runs -jobs 4 {test_div_gen_0_0_synth_1 test_adapt_input_ouput_0_0_synth_1}
[Sat Dec  1 14:06:39 2018] Launched test_div_gen_0_0_synth_1, test_adapt_input_ouput_0_0_synth_1...
Run output will be captured here:
test_div_gen_0_0_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_div_gen_0_0_synth_1/runme.log
test_adapt_input_ouput_0_0_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/test_adapt_input_ouput_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd] -top
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_Nbit_by_Mbits.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_wrapper_vlog.prj"
"xvhdl --incr --relax -prj test_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/adapt_input_ouput.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adapt_input_ouput
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/sim/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/test/ip/test_adapt_input_ouput_0_0/sim/test_adapt_input_ouput_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_adapt_input_ouput_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_wrapper_behav xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=16,m=24)\]
Compiling architecture test_adapt_input_ouput_0_0_arch of entity xil_defaultlib.test_adapt_input_ouput_0_0 [test_adapt_input_ouput_0_0_defau...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture test_div_gen_0_0_arch of entity xil_defaultlib.test_div_gen_0_0 [test_div_gen_0_0_default]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.test_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.test [test_default]
Compiling architecture structure of entity xil_defaultlib.test_wrapper
Built simulation snapshot test_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1583.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_wrapper_behav -key {Behavioral:sim_1:Functional:test_wrapper} -tclbatch {test_wrapper.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1583.113 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sat Dec  1 14:12:37 2018] Launched synth_1...
Run output will be captured here: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
add_force {/test_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/test_wrapper/dividende} -radix hex {A 0ns}
add_force {/test_wrapper/divisor} -radix hex {3 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/test_wrapper/dividende} -radix hex {10 0ns}
add_force {/test_wrapper/divisor} -radix hex {4 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter1
Adding cell -- xilinx.com:module_ref:Counter:1.0 - ligne_counter
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detect_end_image_0/fin(undef) and /div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
Successfully read diagram <c_counter_binary> from BD file <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd>
startgroup
set_property -dict [list CONFIG.ACLKEN {false}] [get_bd_cells div_xAxis]
WARNING: [BD 41-1684] Pin /div_xAxis/aclken is now disabled. All connections to this pin have been removed. 
endgroup
startgroup
set_property -dict [list CONFIG.ACLKEN {false}] [get_bd_cells div_yAxis]
WARNING: [BD 41-1684] Pin /div_yAxis/aclken is now disabled. All connections to this pin have been removed. 
endgroup
create_bd_cell -type module -reference adapt_input_ouput adapt_input_ouput_0
set_property location {4 864 268} [get_bd_cells adapt_input_ouput_0]
delete_bd_objs [get_bd_nets BlankPixel_counter_Q]
connect_bd_net [get_bd_pins BlankPixel_counter/Q] [get_bd_pins adapt_input_ouput_0/entree]
connect_bd_net [get_bd_pins adapt_input_ouput_0/sortie] [get_bd_pins div_xAxis/s_axis_divisor_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
connect_bd_net [get_bd_pins adapt_input_ouput_0/sortie] [get_bd_pins div_yAxis/s_axis_divisor_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
startgroup
set_property -dict [list CONFIG.N {11} CONFIG.M {16}] [get_bd_cells adapt_input_ouput_0]
endgroup
copy_bd_objs /  [get_bd_cells {adapt_input_ouput_0}]
set_property location {4.5 1002 97} [get_bd_cells adapt_input_ouput_1]
copy_bd_objs /  [get_bd_cells {adapt_input_ouput_0}]
copy_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.113 ; gain = 0.000
delete_bd_objs [get_bd_nets add_yAxis_S]
connect_bd_net [get_bd_pins add_yAxis/S] [get_bd_pins add_yAxis/A]
connect_bd_net [get_bd_pins add_yAxis/S] [get_bd_pins adapt_input_ouput_2/entree]
delete_bd_objs [get_bd_nets add_yAxis_S]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets add_yAxis_S]'
connect_bd_net [get_bd_pins adapt_input_ouput_2/sortie] [get_bd_pins div_yAxis/s_axis_dividend_tdata]
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
delete_bd_objs [get_bd_nets add_xAxis_S]
connect_bd_net [get_bd_pins div_xAxis/s_axis_dividend_tdata] [get_bd_pins adapt_input_ouput_1/sortie]
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
connect_bd_net [get_bd_pins adapt_input_ouput_1/entree] [get_bd_pins add_xAxis/S]
connect_bd_net [get_bd_pins add_xAxis/A] [get_bd_pins add_xAxis/S]
startgroup
set_property -dict [list CONFIG.N {18}] [get_bd_cells adapt_input_ouput_1]
endgroup
startgroup
set_property -dict [list CONFIG.M {24}] [get_bd_cells adapt_input_ouput_1]
endgroup
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
startgroup
endgroup
set_property location {5 1034 438} [get_bd_cells adapt_input_ouput_2]
startgroup
set_property -dict [list CONFIG.N {18} CONFIG.M {24}] [get_bd_cells adapt_input_ouput_2]
endgroup
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ui/bd_8ec3d9e0.ui> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_wrapper_vlog.prj"
"xvhdl --incr --relax -prj test_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_wrapper_behav xil_defaultlib.test_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_wrapper_behav -key {Behavioral:sim_1:Functional:test_wrapper} -tclbatch {test_wrapper.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source test_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1595.547 ; gain = 5.207
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/test_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/test_wrapper/dividende} -radix hex {20 0ns}
add_force {/test_wrapper/divisor} -radix hex {2 0ns}
run 200 ns
run 200 ns
set_property top c_counter_binary_wrapper [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd> 
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/sim/c_counter_binary.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adapt_input_ouput_2 .
Exporting to file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary.hwh
Generated Block Design Tcl file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hw_handoff/c_counter_binary_bd.tcl
Generated Hardware Definition File D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/synth/c_counter_binary.hwdef
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'c_counter_binary_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj c_counter_binary_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_xlconstant_0_1/sim/c_counter_binary_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_counter_binary_xlconstant_0_1
"xvhdl --incr --relax -prj c_counter_binary_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect_end_image
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divideur_select_output
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/rdc_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rdc_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/sim/c_counter_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_BlankPixel_counter_0/sim/c_counter_binary_BlankPixel_counter_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_BlankPixel_counter_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_add_xAxis_1/sim/c_counter_binary_add_xAxis_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_add_xAxis_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_add_yAxis_0/sim/c_counter_binary_add_yAxis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_add_yAxis_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_detect_end_image_0_1/sim/c_counter_binary_detect_end_image_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_detect_end_image_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_div_xAxis_1/sim/c_counter_binary_div_xAxis_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_xAxis_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_div_yAxis_0/sim/c_counter_binary_div_yAxis_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_div_yAxis_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/sim/c_counter_binary_divideur_select_outp_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_1_0/sim/c_counter_binary_divideur_select_outp_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_divideur_select_outp_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_rdc_1bit_0_0/sim/c_counter_binary_rdc_1bit_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_rdc_1bit_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_rdc_1bit_1_0/sim/c_counter_binary_rdc_1bit_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_rdc_1bit_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_Counter_0_0/sim/c_counter_binary_Counter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_Counter_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_ligne_counter_1/sim/c_counter_binary_ligne_counter_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_ligne_counter_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_0/sim/c_counter_binary_adapt_input_ouput_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_1/sim/c_counter_binary_adapt_input_ouput_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/bd/c_counter_binary/ip/c_counter_binary_adapt_input_ouput_0_2/sim/c_counter_binary_adapt_input_ouput_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_adapt_input_ouput_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/hdl/c_counter_binary_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_counter_binary_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.094 ; gain = 0.047
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4de401f60d8a4a99b8c94bc34a7b0475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_gate_bit_v12_0_5 -L xbip_counter_v3_0_5 -L c_counter_binary_v12_0_12 -L axi_utils_v2_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot c_counter_binary_wrapper_behav xil_defaultlib.c_counter_binary_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv_co...
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_5.xbip_counter_v3_0_5_pkg
Compiling package c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package div_gen_v5_1_13.pkg_addsub
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_legacy [\c_counter_binary_v12_0_12_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12_viv [\c_counter_binary_v12_0_12_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_12.c_counter_binary_v12_0_12 [\c_counter_binary_v12_0_12(c_xde...]
Compiling architecture c_counter_binary_blankpixel_counter_0_arch of entity xil_defaultlib.c_counter_binary_BlankPixel_counter_0 [c_counter_binary_blankpixel_coun...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=11,m=16)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_0_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_0 [c_counter_binary_adapt_input_oup...]
Compiling architecture behavioral of entity xil_defaultlib.adapt_input_ouput [\adapt_input_ouput(n=18,m=24)\]
Compiling architecture c_counter_binary_adapt_input_ouput_0_1_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_1 [c_counter_binary_adapt_input_oup...]
Compiling architecture c_counter_binary_adapt_input_ouput_0_2_arch of entity xil_defaultlib.c_counter_binary_adapt_input_ouput_0_2 [c_counter_binary_adapt_input_oup...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_counter_binary_add_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_add_xAxis_1 [c_counter_binary_add_xaxis_1_def...]
Compiling architecture c_counter_binary_add_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_add_yAxis_0 [c_counter_binary_add_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.detect_end_image [detect_end_image_default]
Compiling architecture c_counter_binary_detect_end_image_0_1_arch of entity xil_defaultlib.c_counter_binary_detect_end_image_0_1 [c_counter_binary_detect_end_imag...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_13.c_addsub_lut6 [\c_addsub_lut6(c_width=12,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_13.c_addsub_viv [\c_addsub_viv(c_a_width=12,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_13.addsubreg_v [\addsubreg_v(c_bus_width=12,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_13.dividervdc_v [\dividervdc_v(bus_num=18,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_13.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture c_counter_binary_div_xaxis_1_arch of entity xil_defaultlib.c_counter_binary_div_xAxis_1 [c_counter_binary_div_xaxis_1_def...]
Compiling architecture c_counter_binary_div_yaxis_0_arch of entity xil_defaultlib.c_counter_binary_div_yAxis_0 [c_counter_binary_div_yaxis_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.divideur_select_output [divideur_select_output_default]
Compiling architecture c_counter_binary_divideur_select_outp_0_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_0_0 [c_counter_binary_divideur_select...]
Compiling architecture c_counter_binary_divideur_select_outp_1_0_arch of entity xil_defaultlib.c_counter_binary_divideur_select_outp_1_0 [c_counter_binary_divideur_select...]
Compiling architecture behavioral of entity xil_defaultlib.Counter [\Counter(n=11)\]
Compiling architecture c_counter_binary_counter_0_0_arch of entity xil_defaultlib.c_counter_binary_Counter_0_0 [c_counter_binary_counter_0_0_def...]
Compiling architecture c_counter_binary_ligne_counter_1_arch of entity xil_defaultlib.c_counter_binary_ligne_counter_1 [c_counter_binary_ligne_counter_1...]
Compiling architecture behavioral of entity xil_defaultlib.rdc_1bit [rdc_1bit_default]
Compiling architecture c_counter_binary_rdc_1bit_0_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_0_0 [c_counter_binary_rdc_1bit_0_0_de...]
Compiling architecture c_counter_binary_rdc_1bit_1_0_arch of entity xil_defaultlib.c_counter_binary_rdc_1bit_1_0 [c_counter_binary_rdc_1bit_1_0_de...]
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.c_counter_binary_xlconstant_0_1
Compiling architecture structure of entity xil_defaultlib.c_counter_binary [c_counter_binary_default]
Compiling architecture structure of entity xil_defaultlib.c_counter_binary_wrapper
Built simulation snapshot c_counter_binary_wrapper_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/c_counter_binary_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/c_counter_binary_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  1 16:11:24 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  1 16:11:24 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1637.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "c_counter_binary_wrapper_behav -key {Behavioral:sim_1:Functional:c_counter_binary_wrapper} -tclbatch {c_counter_binary_wrapper.tcl} -view {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
WARNING: Simulation object /test_wrapper/CLK was not found in the design.
WARNING: Simulation object /test_wrapper/dividende was not found in the design.
WARNING: Simulation object /test_wrapper/divisor was not found in the design.
WARNING: Simulation object /test_wrapper/sortie was not found in the design.
WARNING: Simulation object /test_wrapper/sortie_ok was not found in the design.
source c_counter_binary_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'c_counter_binary_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1686.090 ; gain = 50.453
add_force {/c_counter_binary_wrapper/CE_column_count} -radix hex {1 0ns}
add_force {/c_counter_binary_wrapper/CE_ligne_count} -radix hex {1 0ns}
add_force {/c_counter_binary_wrapper/CLK} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/c_counter_binary_wrapper/Pixel_White_Black} -radix hex {0 0ns}
add_force {/c_counter_binary_wrapper/RESET} -radix hex {0 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:affiche_centre:1.0 - affiche_centre_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - Ligne_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - column_counter
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - SCLR
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/detect_end_image_0/fin(undef) and /Detect_centre/div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/detect_end_image_0/fin(undef) and /Detect_centre/div_yAxis/aclken(ce)
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_2
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_3
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_0
Adding cell -- xilinx.com:module_ref:reg_Nbits:1.0 - reg_Nbits_1
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pVSync(undef) and /Detect_centre/CE_column_count(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /Detect_centre/CE_ligne_count(ce)
Successfully read diagram <HDMI_bd> from BD file <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.570 ; gain = 3.297
current_bd_design c_counter_binary
set tmpCopyObjs [concat  [get_bd_cells {divideur_select_outp_0 add_yAxis divideur_select_outp_1 rdc_1bit_0 adapt_input_ouput_0 xlconstant_0 rdc_1bit_1 div_yAxis BlankPixel_counter adapt_input_ouput_1 ligne_counter adapt_input_ouput_2 ligne_counter1 div_xAxis add_xAxis detect_end_image_0}] [get_bd_ports {CE_ligne_count CE_column_count RESET CLK Pixel_White_Black nb_ligne yMoy xMoy nb_column}] [get_bd_nets {CE_column_count_1 div_yAxis_m_axis_dout_tdata column_counter_Q adapt_input_ouput_2_sortie div_xAxis_m_axis_dout_tdata xlconstant_0_dout CLK_1 divideur_select_outp_0_Output adapt_input_ouput_0_sortie RESET_counter_ligne_and_column_1 CE_ligne_count_1 add_xAxis_S divideur_select_outp_1_Output add_yAxis_S rdc_1bit_0_Q Ligne_counter_Q BlankPixel_counter_Q Pixel_White_Black_1 Net Net1 adapt_input_ouput_1_sortie}]]
current_bd_design HDMI_bd
copy_bd_objs -from_design c_counter_binary / $tmpCopyObjs
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_1/Q(undef) and /add_yAxis/CE(ce)
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /div_xAxis/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1306] The connection to interface pin /div_yAxis/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rdc_1bit_0/Q(undef) and /BlankPixel_counter/SCLR(rst)
copy_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1775.098 ; gain = 77.746
undo
INFO: [Common 17-17] undo 'copy_bd_objs -from_design c_counter_binary / $tmpCopyObjs'
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/test/test.bd}
current_bd_design [get_bd_designs c_counter_binary]
current_bd_design [get_bd_designs HDMI_bd]
startgroup
delete_bd_objs [get_bd_nets Detect_centre/CE_column_count_1] [get_bd_nets Detect_centre/xlconstant_0_dout1] [get_bd_nets Detect_centre/div_yAxis_m_axis_dout_tdata] [get_bd_nets Detect_centre/column_counter_Q] [get_bd_nets Detect_centre/div_xAxis_m_axis_dout_tdata] [get_bd_nets Detect_centre/RESET_counter_ligne_and_column_1] [get_bd_nets Detect_centre/CLK_3] [get_bd_nets Detect_centre/CE_ligne_count_1] [get_bd_nets Detect_centre/add_xAxis_S] [get_bd_nets Detect_centre/SCLR_dout] [get_bd_nets Detect_centre/add_yAxis_S] [get_bd_nets Detect_centre/rdc_1bit_0_Q] [get_bd_nets Detect_centre/Ligne_counter_Q] [get_bd_nets Detect_centre/divideur_select_outp_0_Sortie] [get_bd_nets Detect_centre/BlankPixel_counter_Q] [get_bd_nets Detect_centre/divideur_select_outp_1_Sortie] [get_bd_nets Detect_centre/Pixel_White_Black_1] [get_bd_nets Detect_centre/Net]
delete_bd_objs [get_bd_nets Detect_centre_m_Yaxis_dout_tdata] [get_bd_nets Detect_centre_nb_column] [get_bd_nets Detect_centre_m_Xaxis_dout_tdata] [get_bd_nets Detect_centre_nb_ligne] [get_bd_pins Detect_centre/CE_ligne_count] [get_bd_pins Detect_centre/CE_column_count] [get_bd_pins Detect_centre/RESET] [get_bd_pins Detect_centre/CLK] [get_bd_pins Detect_centre/Pixel_White_Black] [get_bd_pins Detect_centre/m_Yaxis_dout_tdata] [get_bd_pins Detect_centre/m_Xaxis_dout_tdata] [get_bd_pins Detect_centre/nb_ligne] [get_bd_pins Detect_centre/nb_column]
delete_bd_objs [get_bd_cells Detect_centre/Ligne_counter] [get_bd_cells Detect_centre/divideur_select_outp_0] [get_bd_cells Detect_centre/add_yAxis] [get_bd_cells Detect_centre/divideur_select_outp_1] [get_bd_cells Detect_centre/rdc_1bit_0] [get_bd_cells Detect_centre/column_counter] [get_bd_cells Detect_centre/div_yAxis] [get_bd_cells Detect_centre/BlankPixel_counter] [get_bd_cells Detect_centre/xlconstant_1] [get_bd_cells Detect_centre/div_xAxis] [get_bd_cells Detect_centre/add_xAxis] [get_bd_cells Detect_centre/SCLR] [get_bd_cells Detect_centre/detect_end_image_0]
endgroup
current_bd_design [get_bd_designs c_counter_binary]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs HDMI_bd]
current_bd_design c_counter_binary
set tmpCopyObjs [concat  [get_bd_cells {divideur_select_outp_0 add_yAxis divideur_select_outp_1 rdc_1bit_0 adapt_input_ouput_0 xlconstant_0 rdc_1bit_1 div_yAxis BlankPixel_counter adapt_input_ouput_1 ligne_counter adapt_input_ouput_2 ligne_counter1 div_xAxis add_xAxis detect_end_image_0}] [get_bd_ports {CE_ligne_count CE_column_count RESET CLK Pixel_White_Black nb_ligne yMoy xMoy nb_column}] [get_bd_nets {CE_column_count_1 div_yAxis_m_axis_dout_tdata column_counter_Q adapt_input_ouput_2_sortie div_xAxis_m_axis_dout_tdata xlconstant_0_dout CLK_1 divideur_select_outp_0_Output adapt_input_ouput_0_sortie RESET_counter_ligne_and_column_1 CE_ligne_count_1 add_xAxis_S divideur_select_outp_1_Output add_yAxis_S rdc_1bit_0_Q Ligne_counter_Q BlankPixel_counter_Q Pixel_White_Black_1 Net Net1 adapt_input_ouput_1_sortie}]]
current_bd_design HDMI_bd
copy_bd_objs -from_design c_counter_binary Detect_centre $tmpCopyObjs
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_divisor_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_dividend_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/add_xAxis/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/BlankPixel_counter/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_1/Q(undef) and /Detect_centre/add_yAxis/CE(ce)
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_divisor_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVISOR
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/s_axis_dividend_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DIVIDEND
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_xAxis/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1306] The connection to interface pin /Detect_centre/div_yAxis/m_axis_dout_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DOUT
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Detect_centre/rdc_1bit_0/Q(undef) and /Detect_centre/BlankPixel_counter/SCLR(rst)
copy_bd_objs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:55 . Memory (MB): peak = 1867.020 ; gain = 68.273
connect_bd_net [get_bd_pins Detect_centre/nb_column] [get_bd_pins affiche_centre_0/nb_column]
connect_bd_net [get_bd_pins Detect_centre/nb_ligne] [get_bd_pins affiche_centre_0/nb_ligne]
connect_bd_net [get_bd_pins Detect_centre/xMoy] [get_bd_pins affiche_centre_0/m_Xaxis_dout_tdata]
connect_bd_net [get_bd_pins Detect_centre/yMoy] [get_bd_pins affiche_centre_0/m_Yaxis_dout_tdata]
set_property location {7.5 1684 274} [get_bd_cells Detect_centre]
set_property location {5 1144 396} [get_bd_cells Detect_centre]
connect_bd_net [get_bd_pins Detect_centre/RESET] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins Segmentation/PixelNoirBlanc] [get_bd_pins Detect_centre/Pixel_White_Black] -boundary_type upper
connect_bd_net [get_bd_pins dvi2rgb_0/PixelClk] [get_bd_pins Detect_centre/CLK]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins Detect_centre/CE_column_count]
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins Detect_centre/CE_ligne_count]
set_property location {5.5 1734 281} [get_bd_cells Detect_centre]
set_property location {6 1759 262} [get_bd_cells Detect_centre]
regenerate_bd_layout
set_property location {5 1090 124} [get_bd_cells Segmentation]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins Detect_centre/RESET] [get_bd_pins Segmentation/RESET] -boundary_type upper
connect_bd_net [get_bd_pins Segmentation/RESET] [get_bd_pins Moyenneur/RESET] -boundary_type upper
connect_bd_net [get_bd_ports reset] [get_bd_pins Moyenneur/RESET]
delete_bd_objs [get_bd_cells xlconstant_0]
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_7d9196b.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
save_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1884.699 ; gain = 1.445
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1

reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1885.500 ; gain = 0.555
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_0/RESET (associated clock /Segmentation/reg_Nbits_0/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Segmentation/reg_Nbits_1/RESET (associated clock /Segmentation/reg_Nbits_1/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_0/RESET (associated clock /Moyenneur/reg_Nbits_0/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_1/RESET (associated clock /Moyenneur/reg_Nbits_1/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_2/RESET (associated clock /Moyenneur/reg_Nbits_2/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Moyenneur/reg_Nbits_3/RESET (associated clock /Moyenneur/reg_Nbits_3/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter/RESET (associated clock /Detect_centre/ligne_counter/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/ligne_counter1/RESET (associated clock /Detect_centre/ligne_counter1/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_0/RESET (associated clock /Detect_centre/rdc_1bit_0/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1348] Reset pin /Detect_centre/rdc_1bit_1/RESET (associated clock /Detect_centre/rdc_1bit_1/CLK) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /dvi2rgb_0/PixelClk.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_yAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis dividend_and_quotient_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis operand_sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:div_gen:5.1-913] /Detect_centre/div_xAxis divisor_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_1 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_2 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Segmentation/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_3 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_yAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /Moyenneur/mult_gen_1 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Moyenneur/c_addsub_2 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Detect_centre/add_xAxis B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dvi2rgb_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Segmentation/reg_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_0/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_1/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_2/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMI_bd_dvi2rgb_0_1_PixelClk 
WARNING: [BD 41-927] Following properties on pin /Moyenneur/reg_Nbits_3/RESET have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_7d9196b.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/sim/HDMI_bd.vhd
VHDL Output written to : D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_7d9196b.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_to_Y_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/abs_8bits_signed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/div_16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/mult_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/c_addsub_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/ENABLE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/Seuillage_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Moyenneur/reg_Nbits_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Segmentation/reg_Nbits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affiche_centre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/BlankPixel_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/adapt_input_ouput_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/add_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/detect_end_image_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_xAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/div_yAxis .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/divideur_select_outp_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/ligne_counter1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/rdc_1bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Detect_centre/xlconstant_0 .
Exporting to file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd.hwh
Generated Block Design Tcl file D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hw_handoff/HDMI_bd_bd.tcl
Generated Hardware Definition File D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_bd_xlconstant_0_4, cache-ID = 6280814fa4a76e13; cache size = 10.632 MB.
[Sat Dec  1 17:28:51 2018] Launched HDMI_bd_reg_Nbits_0_4_synth_1, HDMI_bd_reg_Nbits_0_3_synth_1, HDMI_bd_reg_Nbits_0_2_synth_1, HDMI_bd_reg_Nbits_0_5_synth_1, HDMI_bd_reg_Nbits_0_1_synth_1, HDMI_bd_reg_Nbits_0_0_synth_1, HDMI_bd_add_xAxis_1_synth_1, HDMI_bd_div_xAxis_1_synth_1, HDMI_bd_div_yAxis_1_synth_1, HDMI_bd_ligne_counter_1_synth_1, HDMI_bd_rdc_1bit_0_1_synth_1, HDMI_bd_rdc_1bit_1_1_synth_1, HDMI_bd_adapt_input_ouput_1_1_synth_1, HDMI_bd_BlankPixel_counter_1_synth_1, HDMI_bd_divideur_select_outp_1_1_synth_1, HDMI_bd_ligne_counter1_1_synth_1, HDMI_bd_divideur_select_outp_0_1_synth_1, HDMI_bd_adapt_input_ouput_0_1_synth_1, HDMI_bd_adapt_input_ouput_2_1_synth_1, HDMI_bd_add_yAxis_1_synth_1, HDMI_bd_detect_end_image_0_1_synth_1, synth_1...
Run output will be captured here:
HDMI_bd_reg_Nbits_0_4_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_Nbits_0_4_synth_1/runme.log
HDMI_bd_reg_Nbits_0_3_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_Nbits_0_3_synth_1/runme.log
HDMI_bd_reg_Nbits_0_2_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_Nbits_0_2_synth_1/runme.log
HDMI_bd_reg_Nbits_0_5_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_Nbits_0_5_synth_1/runme.log
HDMI_bd_reg_Nbits_0_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_Nbits_0_1_synth_1/runme.log
HDMI_bd_reg_Nbits_0_0_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_reg_Nbits_0_0_synth_1/runme.log
HDMI_bd_add_xAxis_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_add_xAxis_1_synth_1/runme.log
HDMI_bd_div_xAxis_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_div_xAxis_1_synth_1/runme.log
HDMI_bd_div_yAxis_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_div_yAxis_1_synth_1/runme.log
HDMI_bd_ligne_counter_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter_1_synth_1/runme.log
HDMI_bd_rdc_1bit_0_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_rdc_1bit_0_1_synth_1/runme.log
HDMI_bd_rdc_1bit_1_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_rdc_1bit_1_1_synth_1/runme.log
HDMI_bd_adapt_input_ouput_1_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_adapt_input_ouput_1_1_synth_1/runme.log
HDMI_bd_BlankPixel_counter_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_BlankPixel_counter_1_synth_1/runme.log
HDMI_bd_divideur_select_outp_1_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_1_1_synth_1/runme.log
HDMI_bd_ligne_counter1_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_ligne_counter1_1_synth_1/runme.log
HDMI_bd_divideur_select_outp_0_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_divideur_select_outp_0_1_synth_1/runme.log
HDMI_bd_adapt_input_ouput_0_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_adapt_input_ouput_0_1_synth_1/runme.log
HDMI_bd_adapt_input_ouput_2_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_adapt_input_ouput_2_1_synth_1/runme.log
HDMI_bd_add_yAxis_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_add_yAxis_1_synth_1/runme.log
HDMI_bd_detect_end_image_0_1_synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_detect_end_image_0_1_synth_1/runme.log
synth_1: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/synth_1/runme.log
[Sat Dec  1 17:28:55 2018] Launched impl_1...
Run output will be captured here: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 1971.164 ; gain = 83.148
open_run impl_1
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 2888.832 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 2888.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2966.066 ; gain = 880.934
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
create_bd_cell -type hier Detect_1doigt
/Detect_1doigt
current_bd_design [get_bd_designs c_counter_binary]
close_bd_design [get_bd_designs c_counter_binary]
current_bd_design [get_bd_designs test]
close_bd_design [get_bd_designs test]
save_bd_design
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_a3426369.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_7d9196b.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_43bf9f4e.ui> 
Wrote  : <D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ui/bd_d439658d.ui> 
save_wave_config {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2980.941 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 15:37:16 2018...
