Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 28 12:02:22 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Counter_Wrapper_timing_summary_routed.rpt -rpx Counter_Wrapper_timing_summary_routed.rpx
| Design       : Counter_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.354        0.000                      0                  261        0.155        0.000                      0                  261        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.354        0.000                      0                  261        0.155        0.000                      0                  261        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.828ns (18.900%)  route 3.553ns (81.100%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[1]/Q
                         net (fo=4, routed)           0.831     6.428    binary_counter_reg[1]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  countdown[26]_i_7/O
                         net (fo=1, routed)           0.670     7.222    countdown[26]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.346 r  countdown[26]_i_2/O
                         net (fo=29, routed)          1.281     8.627    countdown[26]_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.751 r  binary_counter[0]_i_1/O
                         net (fo=12, routed)          0.771     9.522    binary_counter[0]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[10]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.876    binary_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.828ns (18.900%)  route 3.553ns (81.100%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[1]/Q
                         net (fo=4, routed)           0.831     6.428    binary_counter_reg[1]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  countdown[26]_i_7/O
                         net (fo=1, routed)           0.670     7.222    countdown[26]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.346 r  countdown[26]_i_2/O
                         net (fo=29, routed)          1.281     8.627    countdown[26]_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.751 r  binary_counter[0]_i_1/O
                         net (fo=12, routed)          0.771     9.522    binary_counter[0]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[11]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.876    binary_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.828ns (18.900%)  route 3.553ns (81.100%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[1]/Q
                         net (fo=4, routed)           0.831     6.428    binary_counter_reg[1]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  countdown[26]_i_7/O
                         net (fo=1, routed)           0.670     7.222    countdown[26]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.346 r  countdown[26]_i_2/O
                         net (fo=29, routed)          1.281     8.627    countdown[26]_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.751 r  binary_counter[0]_i_1/O
                         net (fo=12, routed)          0.771     9.522    binary_counter[0]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[8]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.876    binary_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.828ns (18.900%)  route 3.553ns (81.100%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[1]/Q
                         net (fo=4, routed)           0.831     6.428    binary_counter_reg[1]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  countdown[26]_i_7/O
                         net (fo=1, routed)           0.670     7.222    countdown[26]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.346 r  countdown[26]_i_2/O
                         net (fo=29, routed)          1.281     8.627    countdown[26]_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.751 r  binary_counter[0]_i_1/O
                         net (fo=12, routed)          0.771     9.522    binary_counter[0]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[9]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.876    binary_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/ones_tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.236ns (29.947%)  route 2.891ns (70.053%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[2]/Q
                         net (fo=4, routed)           1.279     6.876    BCD_Converter/binary_counter_reg[2]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.000 r  BCD_Converter/thousands_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.000    BCD_Converter/thousands_tmp1_carry_i_4_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.532 f  BCD_Converter/thousands_tmp1_carry/CO[3]
                         net (fo=8, routed)           0.822     8.354    BCD_Converter/thousands_tmp1
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.478 r  BCD_Converter/ones_tmp[1]_i_1/O
                         net (fo=16, routed)          0.790     9.269    BCD_Converter/ones_tmp[1]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/ones_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/ones_tmp_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    BCD_Converter/ones_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/ones_tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.236ns (29.947%)  route 2.891ns (70.053%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[2]/Q
                         net (fo=4, routed)           1.279     6.876    BCD_Converter/binary_counter_reg[2]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.000 r  BCD_Converter/thousands_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.000    BCD_Converter/thousands_tmp1_carry_i_4_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.532 f  BCD_Converter/thousands_tmp1_carry/CO[3]
                         net (fo=8, routed)           0.822     8.354    BCD_Converter/thousands_tmp1
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.478 r  BCD_Converter/ones_tmp[1]_i_1/O
                         net (fo=16, routed)          0.790     9.269    BCD_Converter/ones_tmp[1]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/ones_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/ones_tmp_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    BCD_Converter/ones_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/tens_tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.236ns (29.947%)  route 2.891ns (70.053%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[2]/Q
                         net (fo=4, routed)           1.279     6.876    BCD_Converter/binary_counter_reg[2]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.000 r  BCD_Converter/thousands_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.000    BCD_Converter/thousands_tmp1_carry_i_4_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.532 f  BCD_Converter/thousands_tmp1_carry/CO[3]
                         net (fo=8, routed)           0.822     8.354    BCD_Converter/thousands_tmp1
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.478 r  BCD_Converter/ones_tmp[1]_i_1/O
                         net (fo=16, routed)          0.790     9.269    BCD_Converter/ones_tmp[1]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/tens_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/tens_tmp_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    BCD_Converter/tens_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/tens_tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.236ns (29.947%)  route 2.891ns (70.053%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[2]/Q
                         net (fo=4, routed)           1.279     6.876    BCD_Converter/binary_counter_reg[2]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.000 r  BCD_Converter/thousands_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.000    BCD_Converter/thousands_tmp1_carry_i_4_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.532 f  BCD_Converter/thousands_tmp1_carry/CO[3]
                         net (fo=8, routed)           0.822     8.354    BCD_Converter/thousands_tmp1
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.478 r  BCD_Converter/ones_tmp[1]_i_1/O
                         net (fo=16, routed)          0.790     9.269    BCD_Converter/ones_tmp[1]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/tens_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  BCD_Converter/tens_tmp_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    BCD_Converter/tens_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/ones_tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.236ns (30.105%)  route 2.870ns (69.895%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[2]/Q
                         net (fo=4, routed)           1.279     6.876    BCD_Converter/binary_counter_reg[2]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.000 r  BCD_Converter/thousands_tmp1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.000    BCD_Converter/thousands_tmp1_carry_i_4_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.532 f  BCD_Converter/thousands_tmp1_carry/CO[3]
                         net (fo=8, routed)           0.822     8.354    BCD_Converter/thousands_tmp1
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.478 r  BCD_Converter/ones_tmp[1]_i_1/O
                         net (fo=16, routed)          0.769     9.247    BCD_Converter/ones_tmp[1]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCD_Converter/ones_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.501    14.842    BCD_Converter/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  BCD_Converter/ones_tmp_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    BCD_Converter/ones_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countdown_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.096%)  route 3.292ns (79.904%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  binary_counter_reg[1]/Q
                         net (fo=4, routed)           0.831     6.428    binary_counter_reg[1]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.552 r  countdown[26]_i_7/O
                         net (fo=1, routed)           0.670     7.222    countdown[26]_i_7_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.346 r  countdown[26]_i_2/O
                         net (fo=29, routed)          1.131     8.478    countdown[26]_i_2_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I3_O)        0.124     8.602 r  countdown[26]_i_1/O
                         net (fo=27, routed)          0.660     9.262    countdown[26]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  countdown_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  countdown_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    14.654    countdown_reg[25]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BCD_Converter/ones_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_Output/bin_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.466    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  BCD_Converter/ones_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  BCD_Converter/ones_tmp_reg[3]/Q
                         net (fo=5, routed)           0.074     1.681    BCD_Converter/ones[3]
    SLICE_X63Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.726 r  BCD_Converter/bin_in[3]_i_2/O
                         net (fo=1, routed)           0.000     1.726    SSEG_Output/D[3]
    SLICE_X63Y26         FDRE                                         r  SSEG_Output/bin_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.978    SSEG_Output/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  SSEG_Output/bin_in_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.092     1.571    SSEG_Output/bin_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BCD_Converter/thousands_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/thousands_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.466    BCD_Converter/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  BCD_Converter/thousands_tmp_reg[1]/Q
                         net (fo=4, routed)           0.073     1.703    BCD_Converter/thousands[1]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.748 r  BCD_Converter/thousands_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    BCD_Converter/thousands_tmp[3]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.978    BCD_Converter/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.570    BCD_Converter/thousands_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 binary_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/binary_stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.059%)  route 0.165ns (53.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  binary_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  binary_counter_reg[9]/Q
                         net (fo=4, routed)           0.165     1.770    BCD_Converter/binary_counter_reg[9]
    SLICE_X60Y25         FDRE                                         r  BCD_Converter/binary_stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.848     1.975    BCD_Converter/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  BCD_Converter/binary_stored_reg[9]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.060     1.557    BCD_Converter/binary_stored_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BCD_Converter/hundreds_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/thousands_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.581%)  route 0.170ns (47.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.465    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  BCD_Converter/hundreds_tmp_reg[1]/Q
                         net (fo=5, routed)           0.170     1.777    BCD_Converter/hundreds[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.048     1.825 r  BCD_Converter/thousands_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    BCD_Converter/thousands_tmp[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.978    BCD_Converter/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.610    BCD_Converter/thousands_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 BCD_Converter/hundreds_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/hundreds_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.182%)  route 0.170ns (47.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.465    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  BCD_Converter/hundreds_tmp_reg[1]/Q
                         net (fo=5, routed)           0.170     1.777    BCD_Converter/hundreds[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.822 r  BCD_Converter/hundreds_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    BCD_Converter/hundreds_tmp[2]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.978    BCD_Converter/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121     1.600    BCD_Converter/hundreds_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 BCD_Converter/hundreds_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/hundreds_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.817%)  route 0.141ns (43.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.466    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  BCD_Converter/hundreds_tmp_reg[3]/Q
                         net (fo=5, routed)           0.141     1.748    BCD_Converter/hundreds[3]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  BCD_Converter/hundreds_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    BCD_Converter/hundreds_tmp[1]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.850     1.977    BCD_Converter/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  BCD_Converter/hundreds_tmp_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.569    BCD_Converter/hundreds_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/binary_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.889%)  route 0.142ns (50.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  binary_counter_reg[1]/Q
                         net (fo=4, routed)           0.142     1.750    BCD_Converter/binary_counter_reg[1]
    SLICE_X59Y24         FDRE                                         r  BCD_Converter/binary_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.848     1.975    BCD_Converter/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  BCD_Converter/binary_stored_reg[1]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.047     1.524    BCD_Converter/binary_stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 BCD_Converter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/ones_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.654%)  route 0.148ns (44.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.465    BCD_Converter/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  BCD_Converter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  BCD_Converter/count_reg[2]/Q
                         net (fo=6, routed)           0.148     1.754    BCD_Converter/count_reg__0[2]
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  BCD_Converter/ones_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    BCD_Converter/ones_tmp[0]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCD_Converter/ones_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.848     1.975    BCD_Converter/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  BCD_Converter/ones_tmp_reg[0]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.091     1.568    BCD_Converter/ones_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 binary_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/binary_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.017%)  route 0.179ns (55.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  binary_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  binary_counter_reg[5]/Q
                         net (fo=4, routed)           0.179     1.785    BCD_Converter/binary_counter_reg[5]
    SLICE_X59Y24         FDRE                                         r  BCD_Converter/binary_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.848     1.975    BCD_Converter/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  BCD_Converter/binary_stored_reg[5]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.076     1.553    BCD_Converter/binary_stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 BCD_Converter/thousands_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_Converter/thousands_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.466    BCD_Converter/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  BCD_Converter/thousands_tmp_reg[0]/Q
                         net (fo=4, routed)           0.124     1.738    BCD_Converter/thousands[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.103     1.841 r  BCD_Converter/thousands_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    BCD_Converter/thousands_tmp[2]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.978    BCD_Converter/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  BCD_Converter/thousands_tmp_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.597    BCD_Converter/thousands_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   BCD_Converter/binary_stored_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   BCD_Converter/binary_stored_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   BCD_Converter/binary_stored_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   countdown_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   countdown_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   countdown_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   countdown_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   countdown_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   countdown_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   countdown_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   countdown_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   countdown_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   BCD_Converter/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   BCD_Converter/binary_stored_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   BCD_Converter/binary_stored_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   BCD_Converter/binary_stored_reg[2]/C



