
FC_v2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016840  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022c8  080169f0  080169f0  000269f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018cb8  08018cb8  00030278  2**0
                  CONTENTS
  4 .ARM          00000008  08018cb8  08018cb8  00028cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018cc0  08018cc0  00030278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018cc0  08018cc0  00028cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018cc8  08018cc8  00028cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  08018ccc  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030278  2**0
                  CONTENTS
 10 .bss          000054c8  20000278  20000278  00030278  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20005740  20005740  00030278  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030278  2**0
                  CONTENTS, READONLY
 13 .debug_info   00056f61  00000000  00000000  000302a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007a04  00000000  00000000  00087209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003698  00000000  00000000  0008ec10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000034b0  00000000  00000000  000922a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000dcf5  00000000  00000000  00095758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00035c1c  00000000  00000000  000a344d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00112e10  00000000  00000000  000d9069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ebe79  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00010840  00000000  00000000  001ebecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000278 	.word	0x20000278
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080169d8 	.word	0x080169d8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000027c 	.word	0x2000027c
 80001ec:	080169d8 	.word	0x080169d8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9ef 	b.w	80010c8 <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a4 	b.w	80010c8 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8083 	bne.w	8000f1a <__udivmoddi4+0x116>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d947      	bls.n	8000eaa <__udivmoddi4+0xa6>
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b142      	cbz	r2, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	f1c2 0020 	rsb	r0, r2, #32
 8000e24:	fa24 f000 	lsr.w	r0, r4, r0
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4097      	lsls	r7, r2
 8000e2c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e30:	4094      	lsls	r4, r2
 8000e32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e36:	0c23      	lsrs	r3, r4, #16
 8000e38:	fbbc f6f8 	udiv	r6, ip, r8
 8000e3c:	fa1f fe87 	uxth.w	lr, r7
 8000e40:	fb08 c116 	mls	r1, r8, r6, ip
 8000e44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e48:	fb06 f10e 	mul.w	r1, r6, lr
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x60>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e56:	f080 8119 	bcs.w	800108c <__udivmoddi4+0x288>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 8116 	bls.w	800108c <__udivmoddi4+0x288>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e78:	45a6      	cmp	lr, r4
 8000e7a:	d909      	bls.n	8000e90 <__udivmoddi4+0x8c>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	f080 8105 	bcs.w	8001090 <__udivmoddi4+0x28c>
 8000e86:	45a6      	cmp	lr, r4
 8000e88:	f240 8102 	bls.w	8001090 <__udivmoddi4+0x28c>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	443c      	add	r4, r7
 8000e90:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e94:	eba4 040e 	sub.w	r4, r4, lr
 8000e98:	2600      	movs	r6, #0
 8000e9a:	b11d      	cbz	r5, 8000ea4 <__udivmoddi4+0xa0>
 8000e9c:	40d4      	lsrs	r4, r2
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	b902      	cbnz	r2, 8000eae <__udivmoddi4+0xaa>
 8000eac:	deff      	udf	#255	; 0xff
 8000eae:	fab2 f282 	clz	r2, r2
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d150      	bne.n	8000f58 <__udivmoddi4+0x154>
 8000eb6:	1bcb      	subs	r3, r1, r7
 8000eb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebc:	fa1f f887 	uxth.w	r8, r7
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ec6:	0c21      	lsrs	r1, r4, #16
 8000ec8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb08 f30c 	mul.w	r3, r8, ip
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0xe4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0xe2>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	f200 80e9 	bhi.w	80010b8 <__udivmoddi4+0x2b4>
 8000ee6:	4684      	mov	ip, r0
 8000ee8:	1ac9      	subs	r1, r1, r3
 8000eea:	b2a3      	uxth	r3, r4
 8000eec:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ef8:	fb08 f800 	mul.w	r8, r8, r0
 8000efc:	45a0      	cmp	r8, r4
 8000efe:	d907      	bls.n	8000f10 <__udivmoddi4+0x10c>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x10a>
 8000f08:	45a0      	cmp	r8, r4
 8000f0a:	f200 80d9 	bhi.w	80010c0 <__udivmoddi4+0x2bc>
 8000f0e:	4618      	mov	r0, r3
 8000f10:	eba4 0408 	sub.w	r4, r4, r8
 8000f14:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f18:	e7bf      	b.n	8000e9a <__udivmoddi4+0x96>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x12e>
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	f000 80b1 	beq.w	8001086 <__udivmoddi4+0x282>
 8000f24:	2600      	movs	r6, #0
 8000f26:	e9c5 0100 	strd	r0, r1, [r5]
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	4631      	mov	r1, r6
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	fab3 f683 	clz	r6, r3
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	d14a      	bne.n	8000fd0 <__udivmoddi4+0x1cc>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d302      	bcc.n	8000f44 <__udivmoddi4+0x140>
 8000f3e:	4282      	cmp	r2, r0
 8000f40:	f200 80b8 	bhi.w	80010b4 <__udivmoddi4+0x2b0>
 8000f44:	1a84      	subs	r4, r0, r2
 8000f46:	eb61 0103 	sbc.w	r1, r1, r3
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	468c      	mov	ip, r1
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d0a8      	beq.n	8000ea4 <__udivmoddi4+0xa0>
 8000f52:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f56:	e7a5      	b.n	8000ea4 <__udivmoddi4+0xa0>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f60:	4097      	lsls	r7, r2
 8000f62:	fa01 f002 	lsl.w	r0, r1, r2
 8000f66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6a:	40d9      	lsrs	r1, r3
 8000f6c:	4330      	orrs	r0, r6
 8000f6e:	0c03      	lsrs	r3, r0, #16
 8000f70:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f74:	fa1f f887 	uxth.w	r8, r7
 8000f78:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f80:	fb06 f108 	mul.w	r1, r6, r8
 8000f84:	4299      	cmp	r1, r3
 8000f86:	fa04 f402 	lsl.w	r4, r4, r2
 8000f8a:	d909      	bls.n	8000fa0 <__udivmoddi4+0x19c>
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f92:	f080 808d 	bcs.w	80010b0 <__udivmoddi4+0x2ac>
 8000f96:	4299      	cmp	r1, r3
 8000f98:	f240 808a 	bls.w	80010b0 <__udivmoddi4+0x2ac>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	443b      	add	r3, r7
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b281      	uxth	r1, r0
 8000fa4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fa8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb00 f308 	mul.w	r3, r0, r8
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0x1c4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fbe:	d273      	bcs.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	d971      	bls.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	4439      	add	r1, r7
 8000fc8:	1acb      	subs	r3, r1, r3
 8000fca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fce:	e778      	b.n	8000ec2 <__udivmoddi4+0xbe>
 8000fd0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fd4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fd8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fdc:	431c      	orrs	r4, r3
 8000fde:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fe2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fe6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fea:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fee:	431f      	orrs	r7, r3
 8000ff0:	0c3b      	lsrs	r3, r7, #16
 8000ff2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff6:	fa1f f884 	uxth.w	r8, r4
 8000ffa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001002:	fb09 fa08 	mul.w	sl, r9, r8
 8001006:	458a      	cmp	sl, r1
 8001008:	fa02 f206 	lsl.w	r2, r2, r6
 800100c:	fa00 f306 	lsl.w	r3, r0, r6
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x220>
 8001012:	1861      	adds	r1, r4, r1
 8001014:	f109 30ff 	add.w	r0, r9, #4294967295
 8001018:	d248      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800101a:	458a      	cmp	sl, r1
 800101c:	d946      	bls.n	80010ac <__udivmoddi4+0x2a8>
 800101e:	f1a9 0902 	sub.w	r9, r9, #2
 8001022:	4421      	add	r1, r4
 8001024:	eba1 010a 	sub.w	r1, r1, sl
 8001028:	b2bf      	uxth	r7, r7
 800102a:	fbb1 f0fe 	udiv	r0, r1, lr
 800102e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001032:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001036:	fb00 f808 	mul.w	r8, r0, r8
 800103a:	45b8      	cmp	r8, r7
 800103c:	d907      	bls.n	800104e <__udivmoddi4+0x24a>
 800103e:	19e7      	adds	r7, r4, r7
 8001040:	f100 31ff 	add.w	r1, r0, #4294967295
 8001044:	d22e      	bcs.n	80010a4 <__udivmoddi4+0x2a0>
 8001046:	45b8      	cmp	r8, r7
 8001048:	d92c      	bls.n	80010a4 <__udivmoddi4+0x2a0>
 800104a:	3802      	subs	r0, #2
 800104c:	4427      	add	r7, r4
 800104e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001052:	eba7 0708 	sub.w	r7, r7, r8
 8001056:	fba0 8902 	umull	r8, r9, r0, r2
 800105a:	454f      	cmp	r7, r9
 800105c:	46c6      	mov	lr, r8
 800105e:	4649      	mov	r1, r9
 8001060:	d31a      	bcc.n	8001098 <__udivmoddi4+0x294>
 8001062:	d017      	beq.n	8001094 <__udivmoddi4+0x290>
 8001064:	b15d      	cbz	r5, 800107e <__udivmoddi4+0x27a>
 8001066:	ebb3 020e 	subs.w	r2, r3, lr
 800106a:	eb67 0701 	sbc.w	r7, r7, r1
 800106e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001072:	40f2      	lsrs	r2, r6
 8001074:	ea4c 0202 	orr.w	r2, ip, r2
 8001078:	40f7      	lsrs	r7, r6
 800107a:	e9c5 2700 	strd	r2, r7, [r5]
 800107e:	2600      	movs	r6, #0
 8001080:	4631      	mov	r1, r6
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e70b      	b.n	8000ea4 <__udivmoddi4+0xa0>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e9      	b.n	8000e64 <__udivmoddi4+0x60>
 8001090:	4618      	mov	r0, r3
 8001092:	e6fd      	b.n	8000e90 <__udivmoddi4+0x8c>
 8001094:	4543      	cmp	r3, r8
 8001096:	d2e5      	bcs.n	8001064 <__udivmoddi4+0x260>
 8001098:	ebb8 0e02 	subs.w	lr, r8, r2
 800109c:	eb69 0104 	sbc.w	r1, r9, r4
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7df      	b.n	8001064 <__udivmoddi4+0x260>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e7d2      	b.n	800104e <__udivmoddi4+0x24a>
 80010a8:	4660      	mov	r0, ip
 80010aa:	e78d      	b.n	8000fc8 <__udivmoddi4+0x1c4>
 80010ac:	4681      	mov	r9, r0
 80010ae:	e7b9      	b.n	8001024 <__udivmoddi4+0x220>
 80010b0:	4666      	mov	r6, ip
 80010b2:	e775      	b.n	8000fa0 <__udivmoddi4+0x19c>
 80010b4:	4630      	mov	r0, r6
 80010b6:	e74a      	b.n	8000f4e <__udivmoddi4+0x14a>
 80010b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010bc:	4439      	add	r1, r7
 80010be:	e713      	b.n	8000ee8 <__udivmoddi4+0xe4>
 80010c0:	3802      	subs	r0, #2
 80010c2:	443c      	add	r4, r7
 80010c4:	e724      	b.n	8000f10 <__udivmoddi4+0x10c>
 80010c6:	bf00      	nop

080010c8 <__aeabi_idiv0>:
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	72fb      	strb	r3, [r7, #11]
 80010dc:	4613      	mov	r3, r2
 80010de:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	893b      	ldrh	r3, [r7, #8]
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	21d5      	movs	r1, #213	; 0xd5
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f007 fd2a 	bl	8008b50 <HAL_I2C_Mem_Write>
  return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b088      	sub	sp, #32
 800110a:	af04      	add	r7, sp, #16
 800110c:	60f8      	str	r0, [r7, #12]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	461a      	mov	r2, r3
 8001112:	460b      	mov	r3, r1
 8001114:	72fb      	strb	r3, [r7, #11]
 8001116:	4613      	mov	r3, r2
 8001118:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800111a:	7afb      	ldrb	r3, [r7, #11]
 800111c:	b29a      	uxth	r2, r3
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	893b      	ldrh	r3, [r7, #8]
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21d5      	movs	r1, #213	; 0xd5
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f007 fe07 	bl	8008d44 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001140:	b590      	push	{r4, r7, lr}
 8001142:	b08b      	sub	sp, #44	; 0x2c
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 800114c:	4a53      	ldr	r2, [pc, #332]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 8001152:	4b52      	ldr	r3, [pc, #328]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	2216      	movs	r2, #22
 800115c:	4950      	ldr	r1, [pc, #320]	; (80012a0 <MRT_LSM6DSR_Setup+0x160>)
 800115e:	f00b fcc8 	bl	800caf2 <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 8001162:	4b50      	ldr	r3, [pc, #320]	; (80012a4 <MRT_LSM6DSR_Setup+0x164>)
 8001164:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 8001166:	4b50      	ldr	r3, [pc, #320]	; (80012a8 <MRT_LSM6DSR_Setup+0x168>)
 8001168:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800116e:	2064      	movs	r0, #100	; 0x64
 8001170:	f006 fe0a 	bl	8007d88 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	494c      	ldr	r1, [pc, #304]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 800117a:	4618      	mov	r0, r3
 800117c:	f006 fab4 	bl	80076e8 <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	2215      	movs	r2, #21
 800118a:	4949      	ldr	r1, [pc, #292]	; (80012b0 <MRT_LSM6DSR_Setup+0x170>)
 800118c:	f00b fcb1 	bl	800caf2 <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 8001190:	4b46      	ldr	r3, [pc, #280]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b6a      	cmp	r3, #106	; 0x6a
 8001196:	d032      	beq.n	80011fe <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 8001198:	4b40      	ldr	r3, [pc, #256]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	2208      	movs	r2, #8
 80011a2:	4944      	ldr	r1, [pc, #272]	; (80012b4 <MRT_LSM6DSR_Setup+0x174>)
 80011a4:	f00b fca5 	bl	800caf2 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80011a8:	4b3c      	ldr	r3, [pc, #240]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	2210      	movs	r2, #16
 80011b2:	4941      	ldr	r1, [pc, #260]	; (80012b8 <MRT_LSM6DSR_Setup+0x178>)
 80011b4:	f00b fc9d 	bl	800caf2 <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 80011b8:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	f107 0310 	add.w	r3, r7, #16
 80011c2:	493e      	ldr	r1, [pc, #248]	; (80012bc <MRT_LSM6DSR_Setup+0x17c>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f011 f8f5 	bl	80123b4 <siprintf>

			__BKPT();
 80011ca:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80011cc:	4b33      	ldr	r3, [pc, #204]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ce:	681c      	ldr	r4, [r3, #0]
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f815 	bl	8000204 <strlen>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29a      	uxth	r2, r3
 80011de:	f107 0110 	add.w	r1, r7, #16
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	4620      	mov	r0, r4
 80011e8:	f00b fc83 	bl	800caf2 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	2216      	movs	r2, #22
 80011f6:	4932      	ldr	r1, [pc, #200]	; (80012c0 <MRT_LSM6DSR_Setup+0x180>)
 80011f8:	f00b fc7b 	bl	800caf2 <HAL_UART_Transmit>
		  while(1);
 80011fc:	e7fe      	b.n	80011fc <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 80011fe:	4b27      	ldr	r3, [pc, #156]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001200:	6818      	ldr	r0, [r3, #0]
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	2206      	movs	r2, #6
 8001208:	492e      	ldr	r1, [pc, #184]	; (80012c4 <MRT_LSM6DSR_Setup+0x184>)
 800120a:	f00b fc72 	bl	800caf2 <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800120e:	f107 031c 	add.w	r3, r7, #28
 8001212:	2101      	movs	r1, #1
 8001214:	4618      	mov	r0, r3
 8001216:	f006 fa78 	bl	800770a <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800121a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121e:	f006 fdb3 	bl	8007d88 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4928      	ldr	r1, [pc, #160]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001228:	4618      	mov	r0, r3
 800122a:	f006 fa94 	bl	8007756 <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f5      	bne.n	8001222 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f006 f903 	bl	8007448 <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	2101      	movs	r1, #1
 8001248:	4618      	mov	r0, r3
 800124a:	f005 fedf 	bl	800700c <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	2101      	movs	r1, #1
 8001254:	4618      	mov	r0, r3
 8001256:	f005 fffb 	bl	8007250 <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f005 fead 	bl	8006fc0 <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	210c      	movs	r1, #12
 800126c:	4618      	mov	r0, r3
 800126e:	f005 ffc9 	bl	8007204 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	2219      	movs	r2, #25
 800127c:	4913      	ldr	r1, [pc, #76]	; (80012cc <MRT_LSM6DSR_Setup+0x18c>)
 800127e:	f00b fc38 	bl	800caf2 <HAL_UART_Transmit>

	  return lsm_ctx;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	461c      	mov	r4, r3
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800128e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	372c      	adds	r7, #44	; 0x2c
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20004fdc 	.word	0x20004fdc
 80012a0:	080169f0 	.word	0x080169f0
 80012a4:	080010cd 	.word	0x080010cd
 80012a8:	08001107 	.word	0x08001107
 80012ac:	200002a4 	.word	0x200002a4
 80012b0:	08016a08 	.word	0x08016a08
 80012b4:	08016a20 	.word	0x08016a20
 80012b8:	08016a2c 	.word	0x08016a2c
 80012bc:	08016a40 	.word	0x08016a40
 80012c0:	08016a48 	.word	0x08016a48
 80012c4:	08016a60 	.word	0x08016a60
 80012c8:	200002a5 	.word	0x200002a5
 80012cc:	08016a68 	.word	0x08016a68

080012d0 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	1d3c      	adds	r4, r7, #4
 80012d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012dc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 80012de:	f107 0217 	add.w	r2, r7, #23
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f006 f8d4 	bl	8007494 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d02d      	beq.n	800134e <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80012f2:	2206      	movs	r2, #6
 80012f4:	2100      	movs	r1, #0
 80012f6:	4818      	ldr	r0, [pc, #96]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 80012f8:	f00f fd60 	bl	8010dbc <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4916      	ldr	r1, [pc, #88]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001300:	4618      	mov	r0, r3
 8001302:	f006 f980 	bl	8007606 <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130c:	4618      	mov	r0, r3
 800130e:	f005 fe0b 	bl	8006f28 <lsm6dsr_from_fs2g_to_mg>
 8001312:	eef0 7a40 	vmov.f32	s15, s0
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 800131e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	1d1c      	adds	r4, r3, #4
 8001326:	4610      	mov	r0, r2
 8001328:	f005 fdfe 	bl	8006f28 <lsm6dsr_from_fs2g_to_mg>
 800132c:	eef0 7a40 	vmov.f32	s15, s0
 8001330:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001336:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	f103 0408 	add.w	r4, r3, #8
 8001340:	4610      	mov	r0, r2
 8001342:	f005 fdf1 	bl	8006f28 <lsm6dsr_from_fs2g_to_mg>
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 800134e:	bf00      	nop
 8001350:	371c      	adds	r7, #28
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	20000294 	.word	0x20000294

0800135c <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	1d3c      	adds	r4, r7, #4
 8001364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001368:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 800136a:	f107 0217 	add.w	r2, r7, #23
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f006 f8c0 	bl	80074f8 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d012      	beq.n	80013a4 <MRT_LSM6DSR_getTemperature+0x48>
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	801a      	strh	r2, [r3, #0]
		//Read temperature data
		memset(&lsm_data_raw_temperature, 0x00, sizeof(int16_t));
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4909      	ldr	r1, [pc, #36]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001388:	4618      	mov	r0, r3
 800138a:	f006 f8ce 	bl	800752a <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001394:	4618      	mov	r0, r3
 8001396:	f005 fdf7 	bl	8006f88 <lsm6dsr_from_lsb_to_celsius>
 800139a:	eef0 7a40 	vmov.f32	s15, s0
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	edc3 7a00 	vstr	s15, [r3]

	}
}
 80013a4:	bf00      	nop
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd90      	pop	{r4, r7, pc}
 80013ac:	200002a2 	.word	0x200002a2

080013b0 <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	1d3c      	adds	r4, r7, #4
 80013b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80013bc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 80013be:	f107 0217 	add.w	r2, r7, #23
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f006 f87d 	bl	80074c6 <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d02d      	beq.n	800142e <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80013d2:	2206      	movs	r2, #6
 80013d4:	2100      	movs	r1, #0
 80013d6:	4818      	ldr	r0, [pc, #96]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013d8:	f00f fcf0 	bl	8010dbc <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	4916      	ldr	r1, [pc, #88]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f006 f8c5 	bl	8007570 <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80013e6:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f005 fdb3 	bl	8006f58 <lsm6dsr_from_fs2000dps_to_mdps>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80013fc:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013fe:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001406:	4610      	mov	r0, r2
 8001408:	f005 fda6 	bl	8006f58 <lsm6dsr_from_fs2000dps_to_mdps>
 800140c:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 8001410:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001416:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001420:	4610      	mov	r0, r2
 8001422:	f005 fd99 	bl	8006f58 <lsm6dsr_from_fs2000dps_to_mdps>
 8001426:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 800142a:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800142e:	bf00      	nop
 8001430:	371c      	adds	r7, #28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd90      	pop	{r4, r7, pc}
 8001436:	bf00      	nop
 8001438:	2000029c 	.word	0x2000029c

0800143c <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b08d      	sub	sp, #52	; 0x34
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 8001448:	4a4b      	ldr	r2, [pc, #300]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 800144e:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	2216      	movs	r2, #22
 8001458:	4948      	ldr	r1, [pc, #288]	; (800157c <MRT_LPS22HH_Setup+0x140>)
 800145a:	f00b fb4a 	bl	800caf2 <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 800145e:	4b48      	ldr	r3, [pc, #288]	; (8001580 <MRT_LPS22HH_Setup+0x144>)
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 8001462:	4b48      	ldr	r3, [pc, #288]	; (8001584 <MRT_LPS22HH_Setup+0x148>)
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800146a:	2064      	movs	r0, #100	; 0x64
 800146c:	f006 fc8c 	bl	8007d88 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 8001470:	4b45      	ldr	r3, [pc, #276]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 8001476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147a:	4943      	ldr	r1, [pc, #268]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 800147c:	4618      	mov	r0, r3
 800147e:	f005 fcd2 	bl	8006e26 <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 8001482:	4b3d      	ldr	r3, [pc, #244]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	2216      	movs	r2, #22
 800148c:	493f      	ldr	r1, [pc, #252]	; (800158c <MRT_LPS22HH_Setup+0x150>)
 800148e:	f00b fb30 	bl	800caf2 <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 8001492:	4b3d      	ldr	r3, [pc, #244]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2bb3      	cmp	r3, #179	; 0xb3
 8001498:	d031      	beq.n	80014fe <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 800149a:	4b37      	ldr	r3, [pc, #220]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	2208      	movs	r2, #8
 80014a4:	493a      	ldr	r1, [pc, #232]	; (8001590 <MRT_LPS22HH_Setup+0x154>)
 80014a6:	f00b fb24 	bl	800caf2 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80014aa:	4b33      	ldr	r3, [pc, #204]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	2210      	movs	r2, #16
 80014b4:	4937      	ldr	r1, [pc, #220]	; (8001594 <MRT_LPS22HH_Setup+0x158>)
 80014b6:	f00b fb1c 	bl	800caf2 <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4934      	ldr	r1, [pc, #208]	; (8001598 <MRT_LPS22HH_Setup+0x15c>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f010 ff74 	bl	80123b4 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80014cc:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ce:	681c      	ldr	r4, [r3, #0]
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe fe95 	bl	8000204 <strlen>
 80014da:	4603      	mov	r3, r0
 80014dc:	b29a      	uxth	r2, r3
 80014de:	f107 0114 	add.w	r1, r7, #20
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	4620      	mov	r0, r4
 80014e8:	f00b fb03 	bl	800caf2 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ee:	6818      	ldr	r0, [r3, #0]
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
 80014f4:	2216      	movs	r2, #22
 80014f6:	4929      	ldr	r1, [pc, #164]	; (800159c <MRT_LPS22HH_Setup+0x160>)
 80014f8:	f00b fafb 	bl	800caf2 <HAL_UART_Transmit>
		  while(1);
 80014fc:	e7fe      	b.n	80014fc <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	2204      	movs	r2, #4
 8001508:	4925      	ldr	r1, [pc, #148]	; (80015a0 <MRT_LPS22HH_Setup+0x164>)
 800150a:	f00b faf2 	bl	800caf2 <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f005 fc97 	bl	8006e48 <lps22hh_reset_set>

	  HAL_Delay(1000);
 800151a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800151e:	f006 fc33 	bl	8007d88 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 8001522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001526:	491f      	ldr	r1, [pc, #124]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001528:	4618      	mov	r0, r3
 800152a:	f005 fcb3 	bl	8006e94 <lps22hh_reset_get>
	  } while (lps_rst);
 800152e:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f5      	bne.n	8001522 <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153a:	2101      	movs	r1, #1
 800153c:	4618      	mov	r0, r3
 800153e:	f005 fb99 	bl	8006c74 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	2115      	movs	r1, #21
 8001548:	4618      	mov	r0, r3
 800154a:	f005 fbb9 	bl	8006cc0 <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	2218      	movs	r2, #24
 8001558:	4913      	ldr	r1, [pc, #76]	; (80015a8 <MRT_LPS22HH_Setup+0x16c>)
 800155a:	f00b faca 	bl	800caf2 <HAL_UART_Transmit>

	  return lps_ctx;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	461c      	mov	r4, r3
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800156a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	3734      	adds	r7, #52	; 0x34
 8001572:	46bd      	mov	sp, r7
 8001574:	bd90      	pop	{r4, r7, pc}
 8001576:	bf00      	nop
 8001578:	20004fdc 	.word	0x20004fdc
 800157c:	08016a80 	.word	0x08016a80
 8001580:	08001659 	.word	0x08001659
 8001584:	08001693 	.word	0x08001693
 8001588:	200002ae 	.word	0x200002ae
 800158c:	08016a08 	.word	0x08016a08
 8001590:	08016a20 	.word	0x08016a20
 8001594:	08016a2c 	.word	0x08016a2c
 8001598:	08016a40 	.word	0x08016a40
 800159c:	08016a48 	.word	0x08016a48
 80015a0:	08016a60 	.word	0x08016a60
 80015a4:	200002af 	.word	0x200002af
 80015a8:	08016a98 	.word	0x08016a98

080015ac <MRT_LPS22HH_getPressure>:



void MRT_LPS22HH_getPressure(stmdev_ctx_t lps_ctx,float* pressure){
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	1d3c      	adds	r4, r7, #4
 80015b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80015b8:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80015ba:	f107 0214 	add.w	r2, r7, #20
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	2301      	movs	r3, #1
 80015c2:	2127      	movs	r1, #39	; 0x27
 80015c4:	f005 faf4 	bl	8006bb0 <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&lps_ctx, &reg);

	if (reg.status.p_da) {
 80015c8:	7d3b      	ldrb	r3, [r7, #20]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d011      	beq.n	80015f8 <MRT_LPS22HH_getPressure+0x4c>
 80015d4:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	4908      	ldr	r1, [pc, #32]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f005 fbd5 	bl	8006d8e <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f005 fb11 	bl	8006c10 <lps22hh_from_lsb_to_hpa>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80015f8:	bf00      	nop
 80015fa:	371c      	adds	r7, #28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	200002a8 	.word	0x200002a8

08001604 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	1d3c      	adds	r4, r7, #4
 800160c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001610:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001612:	f107 0217 	add.w	r2, r7, #23
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4611      	mov	r1, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f005 fb9e 	bl	8006d5c <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d012      	beq.n	800164c <MRT_LPS22HH_getTemperature+0x48>
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001628:	2200      	movs	r2, #0
 800162a:	801a      	strh	r2, [r3, #0]
	  memset(&lps_data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4909      	ldr	r1, [pc, #36]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001630:	4618      	mov	r0, r3
 8001632:	f005 fbd5 	bl	8006de0 <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163c:	4618      	mov	r0, r3
 800163e:	f005 faff 	bl	8006c40 <lps22hh_from_lsb_to_celsius>
 8001642:	eef0 7a40 	vmov.f32	s15, s0
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800164c:	bf00      	nop
 800164e:	371c      	adds	r7, #28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}
 8001654:	200002ac 	.word	0x200002ac

08001658 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af04      	add	r7, sp, #16
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	461a      	mov	r2, r3
 8001664:	460b      	mov	r3, r1
 8001666:	72fb      	strb	r3, [r7, #11]
 8001668:	4613      	mov	r3, r2
 800166a:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	b29a      	uxth	r2, r3
 8001670:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	893b      	ldrh	r3, [r7, #8]
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2301      	movs	r3, #1
 8001680:	21b9      	movs	r1, #185	; 0xb9
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f007 fa64 	bl	8008b50 <HAL_I2C_Mem_Write>
  return 0;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b088      	sub	sp, #32
 8001696:	af04      	add	r7, sp, #16
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	461a      	mov	r2, r3
 800169e:	460b      	mov	r3, r1
 80016a0:	72fb      	strb	r3, [r7, #11]
 80016a2:	4613      	mov	r3, r2
 80016a4:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ae:	9302      	str	r3, [sp, #8]
 80016b0:	893b      	ldrh	r3, [r7, #8]
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	21b9      	movs	r1, #185	; 0xb9
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f007 fb41 	bl	8008d44 <HAL_I2C_Mem_Read>
  return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016d0:	f3bf 8f4f 	dsb	sy
}
 80016d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80016de:	4904      	ldr	r1, [pc, #16]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016e0:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <__NVIC_SystemReset+0x28>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80016e6:	f3bf 8f4f 	dsb	sy
}
 80016ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <__NVIC_SystemReset+0x20>
 80016f0:	e000ed00 	.word	0xe000ed00
 80016f4:	05fa0004 	.word	0x05fa0004

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b099      	sub	sp, #100	; 0x64
 80016fc:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fe:	f006 fb01 	bl	8007d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001702:	f000 f969 	bl	80019d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001706:	f000 fcf9 	bl	80020fc <MX_GPIO_Init>
  MX_ADC1_Init();
 800170a:	f000 f9c7 	bl	8001a9c <MX_ADC1_Init>
  MX_I2C1_Init();
 800170e:	f000 fa17 	bl	8001b40 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001712:	f000 fa55 	bl	8001bc0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001716:	f000 fa93 	bl	8001c40 <MX_I2C3_Init>
  MX_SPI2_Init();
 800171a:	f000 fb77 	bl	8001e0c <MX_SPI2_Init>
  MX_SPI4_Init();
 800171e:	f000 fbab 	bl	8001e78 <MX_SPI4_Init>
  MX_SPI5_Init();
 8001722:	f000 fbdf 	bl	8001ee4 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001726:	f000 fc13 	bl	8001f50 <MX_TIM2_Init>
  MX_UART8_Init();
 800172a:	f000 fc69 	bl	8002000 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800172e:	f000 fc91 	bl	8002054 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001732:	f000 fcb9 	bl	80020a8 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001736:	f000 fadd 	bl	8001cf4 <MX_RTC_Init>
  MX_IWDG_Init();
 800173a:	f000 fac1 	bl	8001cc0 <MX_IWDG_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2102      	movs	r1, #2
 8001742:	4886      	ldr	r0, [pc, #536]	; (800195c <main+0x264>)
 8001744:	f007 f88e 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	2104      	movs	r1, #4
 800174c:	4883      	ldr	r0, [pc, #524]	; (800195c <main+0x264>)
 800174e:	f007 f889 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001752:	2200      	movs	r2, #0
 8001754:	2108      	movs	r1, #8
 8001756:	4881      	ldr	r0, [pc, #516]	; (800195c <main+0x264>)
 8001758:	f007 f884 	bl	8008864 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 800175c:	2201      	movs	r2, #1
 800175e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001762:	487f      	ldr	r0, [pc, #508]	; (8001960 <main+0x268>)
 8001764:	f007 f87e 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 8001768:	2200      	movs	r2, #0
 800176a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800176e:	487c      	ldr	r0, [pc, #496]	; (8001960 <main+0x268>)
 8001770:	f007 f878 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 8001774:	2200      	movs	r2, #0
 8001776:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800177a:	4879      	ldr	r0, [pc, #484]	; (8001960 <main+0x268>)
 800177c:	f007 f872 	bl	8008864 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 8001780:	2201      	movs	r2, #1
 8001782:	2102      	movs	r1, #2
 8001784:	4876      	ldr	r0, [pc, #472]	; (8001960 <main+0x268>)
 8001786:	f007 f86d 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001790:	4874      	ldr	r0, [pc, #464]	; (8001964 <main+0x26c>)
 8001792:	f007 f867 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800179c:	4871      	ldr	r0, [pc, #452]	; (8001964 <main+0x26c>)
 800179e:	f007 f861 	bl	8008864 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 80017a2:	2200      	movs	r2, #0
 80017a4:	2104      	movs	r1, #4
 80017a6:	4870      	ldr	r0, [pc, #448]	; (8001968 <main+0x270>)
 80017a8:	f007 f85c 	bl	8008864 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017b2:	486d      	ldr	r0, [pc, #436]	; (8001968 <main+0x270>)
 80017b4:	f007 f856 	bl	8008864 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017be:	4868      	ldr	r0, [pc, #416]	; (8001960 <main+0x268>)
 80017c0:	f007 f850 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 80017c4:	2200      	movs	r2, #0
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	4868      	ldr	r0, [pc, #416]	; (800196c <main+0x274>)
 80017ca:	f007 f84b 	bl	8008864 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	2140      	movs	r1, #64	; 0x40
 80017d2:	4866      	ldr	r0, [pc, #408]	; (800196c <main+0x274>)
 80017d4:	f007 f846 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2120      	movs	r1, #32
 80017dc:	4863      	ldr	r0, [pc, #396]	; (800196c <main+0x274>)
 80017de:	f007 f841 	bl	8008864 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 80017e2:	2201      	movs	r2, #1
 80017e4:	2110      	movs	r1, #16
 80017e6:	4861      	ldr	r0, [pc, #388]	; (800196c <main+0x274>)
 80017e8:	f007 f83c 	bl	8008864 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer (done in .ioc)
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_UART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
 80017f0:	2213      	movs	r2, #19
 80017f2:	495f      	ldr	r1, [pc, #380]	; (8001970 <main+0x278>)
 80017f4:	485f      	ldr	r0, [pc, #380]	; (8001974 <main+0x27c>)
 80017f6:	f00b f97c 	bl	800caf2 <HAL_UART_Transmit>
   * -(Optional) Use MCU APB1 freeze register to freeze the WD in StandByMode instead of resetting the FC
   * -(Optional) Setup alarm A and the clock time in .ioc (not recommend because random resets)
   * The rest have been taken care of
   * You can access the flag of both alarm A and B with the variables flagA and flagB
   */
  MRT_setRTC(0x0,0x0,0x0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	2000      	movs	r0, #0
 8001800:	f006 f9aa 	bl	8007b58 <MRT_setRTC>
  MRT_setAlarmA(WHEN_SLEEP_TIME_HOURS,WHEN_SLEEP_TIME_MIN,WHEN_SLEEP_TIME_SEC);
 8001804:	2215      	movs	r2, #21
 8001806:	2100      	movs	r1, #0
 8001808:	2000      	movs	r0, #0
 800180a:	f006 f967 	bl	8007adc <MRT_setAlarmA>
  MRT_SetupRTOS(DEBUG_UART,SLEEP_TIME);
 800180e:	4e59      	ldr	r6, [pc, #356]	; (8001974 <main+0x27c>)
 8001810:	231e      	movs	r3, #30
 8001812:	930d      	str	r3, [sp, #52]	; 0x34
 8001814:	466d      	mov	r5, sp
 8001816:	f106 0410 	add.w	r4, r6, #16
 800181a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800181c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800181e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001820:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001822:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001824:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001826:	6823      	ldr	r3, [r4, #0]
 8001828:	602b      	str	r3, [r5, #0]
 800182a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800182e:	f006 f837 	bl	80078a0 <MRT_SetupRTOS>

  /*
   * For external FLASH memory
   *
   */
	MRT_externalFlashSetup(&DEBUG_UART);
 8001832:	4850      	ldr	r0, [pc, #320]	; (8001974 <main+0x27c>)
 8001834:	f001 ffb0 	bl	8003798 <MRT_externalFlashSetup>

  /*
   * For Iridium:
   * -Set the project as c++
   */
	HAL_GPIO_WritePin(Iridium_RST_GPIO_Port, Iridium_RST_Pin, SET);
 8001838:	2201      	movs	r2, #1
 800183a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800183e:	484a      	ldr	r0, [pc, #296]	; (8001968 <main+0x270>)
 8001840:	f007 f810 	bl	8008864 <HAL_GPIO_WritePin>
   uint8_t lol = MRT_Static_Iridium_Setup(DEBUG_UART);
 8001844:	4e4b      	ldr	r6, [pc, #300]	; (8001974 <main+0x27c>)
 8001846:	466d      	mov	r5, sp
 8001848:	f106 0410 	add.w	r4, r6, #16
 800184c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800184e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001850:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001852:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001854:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001856:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001858:	6823      	ldr	r3, [r4, #0]
 800185a:	602b      	str	r3, [r5, #0]
 800185c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001860:	f004 fbfa 	bl	8006058 <MRT_Static_Iridium_Setup>
 8001864:	4603      	mov	r3, r0
 8001866:	75fb      	strb	r3, [r7, #23]

  /*
   * For LSM6DSR
   *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
   */
  lsm_ctx = MRT_LSM6DSR_Setup(&LSM_I2C, &DEBUG_UART);
 8001868:	4c43      	ldr	r4, [pc, #268]	; (8001978 <main+0x280>)
 800186a:	463b      	mov	r3, r7
 800186c:	4a41      	ldr	r2, [pc, #260]	; (8001974 <main+0x27c>)
 800186e:	4943      	ldr	r1, [pc, #268]	; (800197c <main+0x284>)
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fc65 	bl	8001140 <MRT_LSM6DSR_Setup>
 8001876:	463b      	mov	r3, r7
 8001878:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800187c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

   /*
    * For LPS22HH
    *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
    */
  lps_ctx = MRT_LPS22HH_Setup(&LPS_I2C, &DEBUG_UART);
 8001880:	4c3f      	ldr	r4, [pc, #252]	; (8001980 <main+0x288>)
 8001882:	463b      	mov	r3, r7
 8001884:	4a3b      	ldr	r2, [pc, #236]	; (8001974 <main+0x27c>)
 8001886:	493d      	ldr	r1, [pc, #244]	; (800197c <main+0x284>)
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fdd7 	bl	800143c <MRT_LPS22HH_Setup>
 800188e:	463b      	mov	r3, r7
 8001890:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001894:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    * For the GPS:
    * -huart6 on v4.3
    * -Set its uart to 9600
    *
    */
   GPS_init(&GPS_UART, &DEBUG_UART);
 8001898:	4936      	ldr	r1, [pc, #216]	; (8001974 <main+0x27c>)
 800189a:	483a      	ldr	r0, [pc, #232]	; (8001984 <main+0x28c>)
 800189c:	f001 ff48 	bl	8003730 <GPS_init>

   /*
    * For the xtend
    * -huart3 on v4.3
    */
   HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET); //TODO is it necessary?
 80018a0:	2200      	movs	r2, #0
 80018a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018a6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018aa:	f006 ffdb 	bl	8008864 <HAL_GPIO_WritePin>

   /*
    * For the SRadio
    * -SPI2 on v4.3
    */
	set_hspi(SRADIO_SPI);
 80018ae:	4c36      	ldr	r4, [pc, #216]	; (8001988 <main+0x290>)
 80018b0:	4668      	mov	r0, sp
 80018b2:	f104 0310 	add.w	r3, r4, #16
 80018b6:	2248      	movs	r2, #72	; 0x48
 80018b8:	4619      	mov	r1, r3
 80018ba:	f00f fa57 	bl	8010d6c <memcpy>
 80018be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018c2:	f00b fd69 	bl	800d398 <set_hspi>
	// SPI2_SX_CS_GPIO_Port
	set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 80018c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ca:	4830      	ldr	r0, [pc, #192]	; (800198c <main+0x294>)
 80018cc:	f00b fd0c 	bl	800d2e8 <set_NSS_pin>
	set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 80018d0:	2108      	movs	r1, #8
 80018d2:	4823      	ldr	r0, [pc, #140]	; (8001960 <main+0x268>)
 80018d4:	f00b fd1e 	bl	800d314 <set_BUSY_pin>
	set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 80018d8:	2104      	movs	r1, #4
 80018da:	4821      	ldr	r0, [pc, #132]	; (8001960 <main+0x268>)
 80018dc:	f00b fd30 	bl	800d340 <set_NRESET_pin>
	set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 80018e0:	2110      	movs	r1, #16
 80018e2:	481f      	ldr	r0, [pc, #124]	; (8001960 <main+0x268>)
 80018e4:	f00b fd42 	bl	800d36c <set_DIO1_pin>
	Tx_setup();
 80018e8:	f00b fd6e 	bl	800d3c8 <Tx_setup>
   *random resets. Now the problem is how do we start the FC from the beginning if we have a random
   *amount of resets?
   *Solution : We use the external IN_Button has an external reset that resets the board from
   *the beginning using the callback function (defined in MRT_Helpers.c)
   */
  MX_IWDG_Init();
 80018ec:	f000 f9e8 	bl	8001cc0 <MX_IWDG_Init>
//TODO DISABLE EXTERNAL BUTTON INTERRUPT ONCE ROCKET IS ARMED

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80018f0:	f00c f9a8 	bl	800dc44 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 80018f4:	4a26      	ldr	r2, [pc, #152]	; (8001990 <main+0x298>)
 80018f6:	2100      	movs	r1, #0
 80018f8:	4826      	ldr	r0, [pc, #152]	; (8001994 <main+0x29c>)
 80018fa:	f00c f9ed 	bl	800dcd8 <osThreadNew>
 80018fe:	4603      	mov	r3, r0
 8001900:	4a25      	ldr	r2, [pc, #148]	; (8001998 <main+0x2a0>)
 8001902:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 8001904:	4a25      	ldr	r2, [pc, #148]	; (800199c <main+0x2a4>)
 8001906:	2100      	movs	r1, #0
 8001908:	4825      	ldr	r0, [pc, #148]	; (80019a0 <main+0x2a8>)
 800190a:	f00c f9e5 	bl	800dcd8 <osThreadNew>
 800190e:	4603      	mov	r3, r0
 8001910:	4a24      	ldr	r2, [pc, #144]	; (80019a4 <main+0x2ac>)
 8001912:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 8001914:	4a24      	ldr	r2, [pc, #144]	; (80019a8 <main+0x2b0>)
 8001916:	2100      	movs	r1, #0
 8001918:	4824      	ldr	r0, [pc, #144]	; (80019ac <main+0x2b4>)
 800191a:	f00c f9dd 	bl	800dcd8 <osThreadNew>
 800191e:	4603      	mov	r3, r0
 8001920:	4a23      	ldr	r2, [pc, #140]	; (80019b0 <main+0x2b8>)
 8001922:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 8001924:	4a23      	ldr	r2, [pc, #140]	; (80019b4 <main+0x2bc>)
 8001926:	2100      	movs	r1, #0
 8001928:	4823      	ldr	r0, [pc, #140]	; (80019b8 <main+0x2c0>)
 800192a:	f00c f9d5 	bl	800dcd8 <osThreadNew>
 800192e:	4603      	mov	r3, r0
 8001930:	4a22      	ldr	r2, [pc, #136]	; (80019bc <main+0x2c4>)
 8001932:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 8001934:	4a22      	ldr	r2, [pc, #136]	; (80019c0 <main+0x2c8>)
 8001936:	2100      	movs	r1, #0
 8001938:	4822      	ldr	r0, [pc, #136]	; (80019c4 <main+0x2cc>)
 800193a:	f00c f9cd 	bl	800dcd8 <osThreadNew>
 800193e:	4603      	mov	r3, r0
 8001940:	4a21      	ldr	r2, [pc, #132]	; (80019c8 <main+0x2d0>)
 8001942:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 8001944:	4a21      	ldr	r2, [pc, #132]	; (80019cc <main+0x2d4>)
 8001946:	2100      	movs	r1, #0
 8001948:	4821      	ldr	r0, [pc, #132]	; (80019d0 <main+0x2d8>)
 800194a:	f00c f9c5 	bl	800dcd8 <osThreadNew>
 800194e:	4603      	mov	r3, r0
 8001950:	4a20      	ldr	r2, [pc, #128]	; (80019d4 <main+0x2dc>)
 8001952:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001954:	f00c f99a 	bl	800dc8c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001958:	e7fe      	b.n	8001958 <main+0x260>
 800195a:	bf00      	nop
 800195c:	40020800 	.word	0x40020800
 8001960:	40021800 	.word	0x40021800
 8001964:	40021400 	.word	0x40021400
 8001968:	40021000 	.word	0x40021000
 800196c:	40020c00 	.word	0x40020c00
 8001970:	08016af4 	.word	0x08016af4
 8001974:	2000545c 	.word	0x2000545c
 8001978:	20005548 	.word	0x20005548
 800197c:	20004fe0 	.word	0x20004fe0
 8001980:	2000553c 	.word	0x2000553c
 8001984:	200054a0 	.word	0x200054a0
 8001988:	20005034 	.word	0x20005034
 800198c:	40020400 	.word	0x40020400
 8001990:	08018544 	.word	0x08018544
 8001994:	08002421 	.word	0x08002421
 8001998:	20005210 	.word	0x20005210
 800199c:	08018568 	.word	0x08018568
 80019a0:	08002479 	.word	0x08002479
 80019a4:	20005454 	.word	0x20005454
 80019a8:	0801858c 	.word	0x0801858c
 80019ac:	08002487 	.word	0x08002487
 80019b0:	20005458 	.word	0x20005458
 80019b4:	080185b0 	.word	0x080185b0
 80019b8:	08002495 	.word	0x08002495
 80019bc:	20005538 	.word	0x20005538
 80019c0:	080185d4 	.word	0x080185d4
 80019c4:	08002541 	.word	0x08002541
 80019c8:	200053e4 	.word	0x200053e4
 80019cc:	080185f8 	.word	0x080185f8
 80019d0:	080027fd 	.word	0x080027fd
 80019d4:	200051fc 	.word	0x200051fc

080019d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b094      	sub	sp, #80	; 0x50
 80019dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019de:	f107 0320 	add.w	r3, r7, #32
 80019e2:	2230      	movs	r2, #48	; 0x30
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f00f f9e8 	bl	8010dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	4b24      	ldr	r3, [pc, #144]	; (8001a94 <SystemClock_Config+0xbc>)
 8001a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a04:	4a23      	ldr	r2, [pc, #140]	; (8001a94 <SystemClock_Config+0xbc>)
 8001a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0c:	4b21      	ldr	r3, [pc, #132]	; (8001a94 <SystemClock_Config+0xbc>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <SystemClock_Config+0xc0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a24:	4a1c      	ldr	r2, [pc, #112]	; (8001a98 <SystemClock_Config+0xc0>)
 8001a26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	4b1a      	ldr	r3, [pc, #104]	; (8001a98 <SystemClock_Config+0xc0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a38:	2309      	movs	r3, #9
 8001a3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a42:	2301      	movs	r3, #1
 8001a44:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a4a:	f107 0320 	add.w	r3, r7, #32
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f008 f83a 	bl	8009ac8 <HAL_RCC_OscConfig>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001a5a:	f000 ff37 	bl	80028cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a5e:	230f      	movs	r3, #15
 8001a60:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001a62:	2301      	movs	r3, #1
 8001a64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a6e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f008 fa9c 	bl	8009fb8 <HAL_RCC_ClockConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001a86:	f000 ff21 	bl	80028cc <Error_Handler>
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	3750      	adds	r7, #80	; 0x50
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40007000 	.word	0x40007000

08001a9c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001aae:	4b21      	ldr	r3, [pc, #132]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ab0:	4a21      	ldr	r2, [pc, #132]	; (8001b38 <MX_ADC1_Init+0x9c>)
 8001ab2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ab4:	4b1f      	ldr	r3, [pc, #124]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aba:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001ac0:	4b1c      	ldr	r3, [pc, #112]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ac6:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001acc:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad4:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ada:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001adc:	4a17      	ldr	r2, [pc, #92]	; (8001b3c <MX_ADC1_Init+0xa0>)
 8001ade:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae0:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ae6:	4b13      	ldr	r3, [pc, #76]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001afa:	480e      	ldr	r0, [pc, #56]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001afc:	f006 f968 	bl	8007dd0 <HAL_ADC_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b06:	f000 fee1 	bl	80028cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b0a:	2306      	movs	r3, #6
 8001b0c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b16:	463b      	mov	r3, r7
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4806      	ldr	r0, [pc, #24]	; (8001b34 <MX_ADC1_Init+0x98>)
 8001b1c:	f006 f99c 	bl	8007e58 <HAL_ADC_ConfigChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b26:	f000 fed1 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20005218 	.word	0x20005218
 8001b38:	40012000 	.word	0x40012000
 8001b3c:	0f000001 	.word	0x0f000001

08001b40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b44:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b46:	4a1c      	ldr	r2, [pc, #112]	; (8001bb8 <MX_I2C1_Init+0x78>)
 8001b48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b4a:	4b1a      	ldr	r3, [pc, #104]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b4c:	4a1b      	ldr	r2, [pc, #108]	; (8001bbc <MX_I2C1_Init+0x7c>)
 8001b4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b50:	4b18      	ldr	r3, [pc, #96]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b56:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b64:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b6a:	4b12      	ldr	r3, [pc, #72]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b70:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b76:	4b0f      	ldr	r3, [pc, #60]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b7c:	480d      	ldr	r0, [pc, #52]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b7e:	f006 fea3 	bl	80088c8 <HAL_I2C_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b88:	f000 fea0 	bl	80028cc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4809      	ldr	r0, [pc, #36]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001b90:	f007 fe8f 	bl	80098b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001b9a:	f000 fe97 	bl	80028cc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4804      	ldr	r0, [pc, #16]	; (8001bb4 <MX_I2C1_Init+0x74>)
 8001ba2:	f007 fec2 	bl	800992a <HAL_I2CEx_ConfigDigitalFilter>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001bac:	f000 fe8e 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20005148 	.word	0x20005148
 8001bb8:	40005400 	.word	0x40005400
 8001bbc:	000186a0 	.word	0x000186a0

08001bc0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bc6:	4a1c      	ldr	r2, [pc, #112]	; (8001c38 <MX_I2C2_Init+0x78>)
 8001bc8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bcc:	4a1b      	ldr	r2, [pc, #108]	; (8001c3c <MX_I2C2_Init+0x7c>)
 8001bce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001bd6:	4b17      	ldr	r3, [pc, #92]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bdc:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001be2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf0:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bfc:	480d      	ldr	r0, [pc, #52]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001bfe:	f006 fe63 	bl	80088c8 <HAL_I2C_Init>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c08:	f000 fe60 	bl	80028cc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4809      	ldr	r0, [pc, #36]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001c10:	f007 fe4f 	bl	80098b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001c1a:	f000 fe57 	bl	80028cc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4804      	ldr	r0, [pc, #16]	; (8001c34 <MX_I2C2_Init+0x74>)
 8001c22:	f007 fe82 	bl	800992a <HAL_I2CEx_ConfigDigitalFilter>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001c2c:	f000 fe4e 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	200051a8 	.word	0x200051a8
 8001c38:	40005800 	.word	0x40005800
 8001c3c:	000186a0 	.word	0x000186a0

08001c40 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c46:	4a1c      	ldr	r2, [pc, #112]	; (8001cb8 <MX_I2C3_Init+0x78>)
 8001c48:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c4c:	4a1b      	ldr	r2, [pc, #108]	; (8001cbc <MX_I2C3_Init+0x7c>)
 8001c4e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c50:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c56:	4b17      	ldr	r3, [pc, #92]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c5c:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c62:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c64:	4b13      	ldr	r3, [pc, #76]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001c6a:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c70:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c76:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c7c:	480d      	ldr	r0, [pc, #52]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c7e:	f006 fe23 	bl	80088c8 <HAL_I2C_Init>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001c88:	f000 fe20 	bl	80028cc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4809      	ldr	r0, [pc, #36]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001c90:	f007 fe0f 	bl	80098b2 <HAL_I2CEx_ConfigAnalogFilter>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001c9a:	f000 fe17 	bl	80028cc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	4804      	ldr	r0, [pc, #16]	; (8001cb4 <MX_I2C3_Init+0x74>)
 8001ca2:	f007 fe42 	bl	800992a <HAL_I2CEx_ConfigDigitalFilter>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001cac:	f000 fe0e 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20004fe0 	.word	0x20004fe0
 8001cb8:	40005c00 	.word	0x40005c00
 8001cbc:	000186a0 	.word	0x000186a0

08001cc0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001cc4:	4b09      	ldr	r3, [pc, #36]	; (8001cec <MX_IWDG_Init+0x2c>)
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	; (8001cf0 <MX_IWDG_Init+0x30>)
 8001cc8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001cca:	4b08      	ldr	r3, [pc, #32]	; (8001cec <MX_IWDG_Init+0x2c>)
 8001ccc:	2204      	movs	r2, #4
 8001cce:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001cd0:	4b06      	ldr	r3, [pc, #24]	; (8001cec <MX_IWDG_Init+0x2c>)
 8001cd2:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001cd6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001cd8:	4804      	ldr	r0, [pc, #16]	; (8001cec <MX_IWDG_Init+0x2c>)
 8001cda:	f007 fe65 	bl	80099a8 <HAL_IWDG_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001ce4:	f000 fdf2 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	2000519c 	.word	0x2000519c
 8001cf0:	40003000 	.word	0x40003000

08001cf4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b090      	sub	sp, #64	; 0x40
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001cfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
 8001d08:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001d0e:	463b      	mov	r3, r7
 8001d10:	2228      	movs	r2, #40	; 0x28
 8001d12:	2100      	movs	r1, #0
 8001d14:	4618      	mov	r0, r3
 8001d16:	f00f f851 	bl	8010dbc <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d1a:	4b3a      	ldr	r3, [pc, #232]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d1c:	4a3a      	ldr	r2, [pc, #232]	; (8001e08 <MX_RTC_Init+0x114>)
 8001d1e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d20:	4b38      	ldr	r3, [pc, #224]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d26:	4b37      	ldr	r3, [pc, #220]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d28:	227f      	movs	r2, #127	; 0x7f
 8001d2a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d2c:	4b35      	ldr	r3, [pc, #212]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d2e:	22ff      	movs	r2, #255	; 0xff
 8001d30:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d32:	4b34      	ldr	r3, [pc, #208]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d38:	4b32      	ldr	r3, [pc, #200]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d3e:	4b31      	ldr	r3, [pc, #196]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d44:	482f      	ldr	r0, [pc, #188]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d46:	f008 fd21 	bl	800a78c <HAL_RTC_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001d50:	f000 fdbc 	bl	80028cc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d66:	2300      	movs	r3, #0
 8001d68:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001d6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d72:	2201      	movs	r2, #1
 8001d74:	4619      	mov	r1, r3
 8001d76:	4823      	ldr	r0, [pc, #140]	; (8001e04 <MX_RTC_Init+0x110>)
 8001d78:	f008 fd99 	bl	800a8ae <HAL_RTC_SetTime>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001d82:	f000 fda3 	bl	80028cc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001d86:	2301      	movs	r3, #1
 8001d88:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001d92:	2301      	movs	r3, #1
 8001d94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001d9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001da2:	2201      	movs	r2, #1
 8001da4:	4619      	mov	r1, r3
 8001da6:	4817      	ldr	r0, [pc, #92]	; (8001e04 <MX_RTC_Init+0x110>)
 8001da8:	f008 fe9c 	bl	800aae4 <HAL_RTC_SetDate>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001db2:	f000 fd8b 	bl	80028cc <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001db6:	2300      	movs	r3, #0
 8001db8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001de0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001de6:	463b      	mov	r3, r7
 8001de8:	2201      	movs	r2, #1
 8001dea:	4619      	mov	r1, r3
 8001dec:	4805      	ldr	r0, [pc, #20]	; (8001e04 <MX_RTC_Init+0x110>)
 8001dee:	f008 ff6f 	bl	800acd0 <HAL_RTC_SetAlarm_IT>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001df8:	f000 fd68 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	3740      	adds	r7, #64	; 0x40
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200053c0 	.word	0x200053c0
 8001e08:	40002800 	.word	0x40002800

08001e0c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e10:	4b17      	ldr	r3, [pc, #92]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e12:	4a18      	ldr	r2, [pc, #96]	; (8001e74 <MX_SPI2_Init+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e16:	4b16      	ldr	r3, [pc, #88]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e18:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e1c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e1e:	4b14      	ldr	r3, [pc, #80]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e24:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e2a:	4b11      	ldr	r3, [pc, #68]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e30:	4b0f      	ldr	r3, [pc, #60]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e3c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e44:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e50:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e56:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e58:	220a      	movs	r2, #10
 8001e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e5c:	4804      	ldr	r0, [pc, #16]	; (8001e70 <MX_SPI2_Init+0x64>)
 8001e5e:	f009 fa67 	bl	800b330 <HAL_SPI_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e68:	f000 fd30 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20005034 	.word	0x20005034
 8001e74:	40003800 	.word	0x40003800

08001e78 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001e7c:	4b17      	ldr	r3, [pc, #92]	; (8001edc <MX_SPI4_Init+0x64>)
 8001e7e:	4a18      	ldr	r2, [pc, #96]	; (8001ee0 <MX_SPI4_Init+0x68>)
 8001e80:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001e82:	4b16      	ldr	r3, [pc, #88]	; (8001edc <MX_SPI4_Init+0x64>)
 8001e84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e88:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001e8a:	4b14      	ldr	r3, [pc, #80]	; (8001edc <MX_SPI4_Init+0x64>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e90:	4b12      	ldr	r3, [pc, #72]	; (8001edc <MX_SPI4_Init+0x64>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <MX_SPI4_Init+0x64>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e9c:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <MX_SPI4_Init+0x64>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <MX_SPI4_Init+0x64>)
 8001ea4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ea8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	; (8001edc <MX_SPI4_Init+0x64>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <MX_SPI4_Init+0x64>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <MX_SPI4_Init+0x64>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ebc:	4b07      	ldr	r3, [pc, #28]	; (8001edc <MX_SPI4_Init+0x64>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <MX_SPI4_Init+0x64>)
 8001ec4:	220a      	movs	r2, #10
 8001ec6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001ec8:	4804      	ldr	r0, [pc, #16]	; (8001edc <MX_SPI4_Init+0x64>)
 8001eca:	f009 fa31 	bl	800b330 <HAL_SPI_Init>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001ed4:	f000 fcfa 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001ed8:	bf00      	nop
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20005368 	.word	0x20005368
 8001ee0:	40013400 	.word	0x40013400

08001ee4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001ee8:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001eea:	4a18      	ldr	r2, [pc, #96]	; (8001f4c <MX_SPI5_Init+0x68>)
 8001eec:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001eee:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001ef0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ef4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001efc:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f02:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f08:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f14:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f16:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f22:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f28:	4b07      	ldr	r3, [pc, #28]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001f2e:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f30:	220a      	movs	r2, #10
 8001f32:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f34:	4804      	ldr	r0, [pc, #16]	; (8001f48 <MX_SPI5_Init+0x64>)
 8001f36:	f009 f9fb 	bl	800b330 <HAL_SPI_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001f40:	f000 fcc4 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20005090 	.word	0x20005090
 8001f4c:	40015000 	.word	0x40015000

08001f50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	; 0x28
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f56:	f107 0320 	add.w	r3, r7, #32
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f60:	1d3b      	adds	r3, r7, #4
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
 8001f6c:	611a      	str	r2, [r3, #16]
 8001f6e:	615a      	str	r2, [r3, #20]
 8001f70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f72:	4b22      	ldr	r3, [pc, #136]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f78:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f7a:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f80:	4b1e      	ldr	r3, [pc, #120]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f86:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f94:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f9a:	4818      	ldr	r0, [pc, #96]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001f9c:	f00a f83a 	bl	800c014 <HAL_TIM_PWM_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001fa6:	f000 fc91 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fb2:	f107 0320 	add.w	r3, r7, #32
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4810      	ldr	r0, [pc, #64]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001fba:	f00a fcbd 	bl	800c938 <HAL_TIMEx_MasterConfigSynchronization>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001fc4:	f000 fc82 	bl	80028cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fc8:	2360      	movs	r3, #96	; 0x60
 8001fca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	2208      	movs	r2, #8
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4807      	ldr	r0, [pc, #28]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001fe0:	f00a f970 	bl	800c2c4 <HAL_TIM_PWM_ConfigChannel>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001fea:	f000 fc6f 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fee:	4803      	ldr	r0, [pc, #12]	; (8001ffc <MX_TIM2_Init+0xac>)
 8001ff0:	f000 fec2 	bl	8002d78 <HAL_TIM_MspPostInit>

}
 8001ff4:	bf00      	nop
 8001ff6:	3728      	adds	r7, #40	; 0x28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	200054f0 	.word	0x200054f0

08002000 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002004:	4b11      	ldr	r3, [pc, #68]	; (800204c <MX_UART8_Init+0x4c>)
 8002006:	4a12      	ldr	r2, [pc, #72]	; (8002050 <MX_UART8_Init+0x50>)
 8002008:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800200a:	4b10      	ldr	r3, [pc, #64]	; (800204c <MX_UART8_Init+0x4c>)
 800200c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002010:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <MX_UART8_Init+0x4c>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002018:	4b0c      	ldr	r3, [pc, #48]	; (800204c <MX_UART8_Init+0x4c>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800201e:	4b0b      	ldr	r3, [pc, #44]	; (800204c <MX_UART8_Init+0x4c>)
 8002020:	2200      	movs	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002024:	4b09      	ldr	r3, [pc, #36]	; (800204c <MX_UART8_Init+0x4c>)
 8002026:	220c      	movs	r2, #12
 8002028:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800202a:	4b08      	ldr	r3, [pc, #32]	; (800204c <MX_UART8_Init+0x4c>)
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002030:	4b06      	ldr	r3, [pc, #24]	; (800204c <MX_UART8_Init+0x4c>)
 8002032:	2200      	movs	r2, #0
 8002034:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002036:	4805      	ldr	r0, [pc, #20]	; (800204c <MX_UART8_Init+0x4c>)
 8002038:	f00a fd0e 	bl	800ca58 <HAL_UART_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8002042:	f000 fc43 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	2000545c 	.word	0x2000545c
 8002050:	40007c00 	.word	0x40007c00

08002054 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002058:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 800205a:	4a12      	ldr	r2, [pc, #72]	; (80020a4 <MX_USART3_UART_Init+0x50>)
 800205c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800205e:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 8002060:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002064:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 8002068:	2200      	movs	r2, #0
 800206a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 800206e:	2200      	movs	r2, #0
 8002070:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002072:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 8002074:	2200      	movs	r2, #0
 8002076:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 800207a:	220c      	movs	r2, #12
 800207c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207e:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002084:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <MX_USART3_UART_Init+0x4c>)
 800208c:	f00a fce4 	bl	800ca58 <HAL_UART_Init>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002096:	f000 fc19 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200050ec 	.word	0x200050ec
 80020a4:	40004800 	.word	0x40004800

080020a8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80020ac:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020ae:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <MX_USART6_UART_Init+0x50>)
 80020b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020ba:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80020c6:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80020cc:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020ce:	220c      	movs	r2, #12
 80020d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80020de:	4805      	ldr	r0, [pc, #20]	; (80020f4 <MX_USART6_UART_Init+0x4c>)
 80020e0:	f00a fcba 	bl	800ca58 <HAL_UART_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80020ea:	f000 fbef 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200054a0 	.word	0x200054a0
 80020f8:	40011400 	.word	0x40011400

080020fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08e      	sub	sp, #56	; 0x38
 8002100:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002102:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
 800210e:	60da      	str	r2, [r3, #12]
 8002110:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	623b      	str	r3, [r7, #32]
 8002116:	4bb5      	ldr	r3, [pc, #724]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	4ab4      	ldr	r2, [pc, #720]	; (80023ec <MX_GPIO_Init+0x2f0>)
 800211c:	f043 0310 	orr.w	r3, r3, #16
 8002120:	6313      	str	r3, [r2, #48]	; 0x30
 8002122:	4bb2      	ldr	r3, [pc, #712]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	623b      	str	r3, [r7, #32]
 800212c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
 8002132:	4bae      	ldr	r3, [pc, #696]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	4aad      	ldr	r2, [pc, #692]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002138:	f043 0304 	orr.w	r3, r3, #4
 800213c:	6313      	str	r3, [r2, #48]	; 0x30
 800213e:	4bab      	ldr	r3, [pc, #684]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	61fb      	str	r3, [r7, #28]
 8002148:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
 800214e:	4ba7      	ldr	r3, [pc, #668]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4aa6      	ldr	r2, [pc, #664]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002154:	f043 0320 	orr.w	r3, r3, #32
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4ba4      	ldr	r3, [pc, #656]	; (80023ec <MX_GPIO_Init+0x2f0>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0320 	and.w	r3, r3, #32
 8002162:	61bb      	str	r3, [r7, #24]
 8002164:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
 800216a:	4ba0      	ldr	r3, [pc, #640]	; (80023ec <MX_GPIO_Init+0x2f0>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	4a9f      	ldr	r2, [pc, #636]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002174:	6313      	str	r3, [r2, #48]	; 0x30
 8002176:	4b9d      	ldr	r3, [pc, #628]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
 8002186:	4b99      	ldr	r3, [pc, #612]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	4a98      	ldr	r2, [pc, #608]	; (80023ec <MX_GPIO_Init+0x2f0>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	6313      	str	r3, [r2, #48]	; 0x30
 8002192:	4b96      	ldr	r3, [pc, #600]	; (80023ec <MX_GPIO_Init+0x2f0>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b92      	ldr	r3, [pc, #584]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	4a91      	ldr	r2, [pc, #580]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	6313      	str	r3, [r2, #48]	; 0x30
 80021ae:	4b8f      	ldr	r3, [pc, #572]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	4b8b      	ldr	r3, [pc, #556]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4a8a      	ldr	r2, [pc, #552]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021c8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ca:	4b88      	ldr	r3, [pc, #544]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	607b      	str	r3, [r7, #4]
 80021da:	4b84      	ldr	r3, [pc, #528]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	4a83      	ldr	r2, [pc, #524]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021e0:	f043 0308 	orr.w	r3, r3, #8
 80021e4:	6313      	str	r3, [r2, #48]	; 0x30
 80021e6:	4b81      	ldr	r3, [pc, #516]	; (80023ec <MX_GPIO_Init+0x2f0>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f003 0308 	and.w	r3, r3, #8
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80021f2:	2200      	movs	r2, #0
 80021f4:	f248 4184 	movw	r1, #33924	; 0x8484
 80021f8:	487d      	ldr	r0, [pc, #500]	; (80023f0 <MX_GPIO_Init+0x2f4>)
 80021fa:	f006 fb33 	bl	8008864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80021fe:	2200      	movs	r2, #0
 8002200:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 8002204:	487b      	ldr	r0, [pc, #492]	; (80023f4 <MX_GPIO_Init+0x2f8>)
 8002206:	f006 fb2d 	bl	8008864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800220a:	2200      	movs	r2, #0
 800220c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002210:	4879      	ldr	r0, [pc, #484]	; (80023f8 <MX_GPIO_Init+0x2fc>)
 8002212:	f006 fb27 	bl	8008864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	2108      	movs	r1, #8
 800221a:	4878      	ldr	r0, [pc, #480]	; (80023fc <MX_GPIO_Init+0x300>)
 800221c:	f006 fb22 	bl	8008864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 8002220:	2200      	movs	r2, #0
 8002222:	f645 213e 	movw	r1, #23102	; 0x5a3e
 8002226:	4876      	ldr	r0, [pc, #472]	; (8002400 <MX_GPIO_Init+0x304>)
 8002228:	f006 fb1c 	bl	8008864 <HAL_GPIO_WritePin>
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 800222c:	2200      	movs	r2, #0
 800222e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002232:	4874      	ldr	r0, [pc, #464]	; (8002404 <MX_GPIO_Init+0x308>)
 8002234:	f006 fb16 	bl	8008864 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002238:	2200      	movs	r2, #0
 800223a:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 800223e:	4872      	ldr	r0, [pc, #456]	; (8002408 <MX_GPIO_Init+0x30c>)
 8002240:	f006 fb10 	bl	8008864 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002244:	f248 4384 	movw	r3, #33924	; 0x8484
 8002248:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224a:	2301      	movs	r3, #1
 800224c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002252:	2300      	movs	r3, #0
 8002254:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225a:	4619      	mov	r1, r3
 800225c:	4864      	ldr	r0, [pc, #400]	; (80023f0 <MX_GPIO_Init+0x2f4>)
 800225e:	f006 f93d 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 8002262:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002266:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002268:	2301      	movs	r3, #1
 800226a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002278:	4619      	mov	r1, r3
 800227a:	485e      	ldr	r0, [pc, #376]	; (80023f4 <MX_GPIO_Init+0x2f8>)
 800227c:	f006 f92e 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8002280:	2301      	movs	r3, #1
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002284:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002288:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 800228e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002292:	4619      	mov	r1, r3
 8002294:	4858      	ldr	r0, [pc, #352]	; (80023f8 <MX_GPIO_Init+0x2fc>)
 8002296:	f006 f921 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 800229a:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800229e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a0:	2301      	movs	r3, #1
 80022a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a8:	2300      	movs	r3, #0
 80022aa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b0:	4619      	mov	r1, r3
 80022b2:	4851      	ldr	r0, [pc, #324]	; (80023f8 <MX_GPIO_Init+0x2fc>)
 80022b4:	f006 f912 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 80022b8:	2308      	movs	r3, #8
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022bc:	2301      	movs	r3, #1
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	484b      	ldr	r0, [pc, #300]	; (80023fc <MX_GPIO_Init+0x300>)
 80022d0:	f006 f904 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80022d4:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022da:	2300      	movs	r3, #0
 80022dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e6:	4619      	mov	r1, r3
 80022e8:	4843      	ldr	r0, [pc, #268]	; (80023f8 <MX_GPIO_Init+0x2fc>)
 80022ea:	f006 f8f7 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80022ee:	2302      	movs	r3, #2
 80022f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f2:	2300      	movs	r3, #0
 80022f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80022fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022fe:	4619      	mov	r1, r3
 8002300:	4840      	ldr	r0, [pc, #256]	; (8002404 <MX_GPIO_Init+0x308>)
 8002302:	f006 f8eb 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 8002306:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230c:	2300      	movs	r3, #0
 800230e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002314:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002318:	4619      	mov	r1, r3
 800231a:	4836      	ldr	r0, [pc, #216]	; (80023f4 <MX_GPIO_Init+0x2f8>)
 800231c:	f006 f8de 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin IN_EJ_Main_Cont_Pin IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|IN_EJ_Main_Cont_Pin|IN_EJ_Drogue_Cont_Pin;
 8002320:	f242 4301 	movw	r3, #9217	; 0x2401
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002326:	2300      	movs	r3, #0
 8002328:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800232e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002332:	4619      	mov	r1, r3
 8002334:	4832      	ldr	r0, [pc, #200]	; (8002400 <MX_GPIO_Init+0x304>)
 8002336:	f006 f8d1 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_BUSY_Pin SX_DIO_Pin
                           SX_RF_SW_Pin OUT_VR_PWR_Pin OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin
                           OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 800233a:	f645 233e 	movw	r3, #23102	; 0x5a3e
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002340:	2301      	movs	r3, #1
 8002342:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002348:	2300      	movs	r3, #0
 800234a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800234c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002350:	4619      	mov	r1, r3
 8002352:	482b      	ldr	r0, [pc, #172]	; (8002400 <MX_GPIO_Init+0x304>)
 8002354:	f006 f8c2 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8002358:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800235c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800235e:	2300      	movs	r3, #0
 8002360:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800236a:	4619      	mov	r1, r3
 800236c:	4820      	ldr	r0, [pc, #128]	; (80023f0 <MX_GPIO_Init+0x2f4>)
 800236e:	f006 f8b5 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 8002372:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002376:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002378:	2301      	movs	r3, #1
 800237a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2300      	movs	r3, #0
 8002382:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 8002384:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002388:	4619      	mov	r1, r3
 800238a:	481e      	ldr	r0, [pc, #120]	; (8002404 <MX_GPIO_Init+0x308>)
 800238c:	f006 f8a6 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002390:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 8002394:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002396:	2301      	movs	r3, #1
 8002398:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239e:	2300      	movs	r3, #0
 80023a0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a6:	4619      	mov	r1, r3
 80023a8:	4817      	ldr	r0, [pc, #92]	; (8002408 <MX_GPIO_Init+0x30c>)
 80023aa:	f006 f897 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 80023ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023b4:	2300      	movs	r3, #0
 80023b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 80023bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c0:	4619      	mov	r1, r3
 80023c2:	4811      	ldr	r0, [pc, #68]	; (8002408 <MX_GPIO_Init+0x30c>)
 80023c4:	f006 f88a 	bl	80084dc <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 80023c8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80023d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023dc:	4619      	mov	r1, r3
 80023de:	4808      	ldr	r0, [pc, #32]	; (8002400 <MX_GPIO_Init+0x304>)
 80023e0:	f006 f87c 	bl	80084dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80023e4:	2200      	movs	r2, #0
 80023e6:	2105      	movs	r1, #5
 80023e8:	2006      	movs	r0, #6
 80023ea:	e00f      	b.n	800240c <MX_GPIO_Init+0x310>
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40021000 	.word	0x40021000
 80023f4:	40021400 	.word	0x40021400
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020000 	.word	0x40020000
 8002400:	40021800 	.word	0x40021800
 8002404:	40020400 	.word	0x40020400
 8002408:	40020c00 	.word	0x40020c00
 800240c:	f006 f82e 	bl	800846c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002410:	2006      	movs	r0, #6
 8002412:	f006 f847 	bl	80084a4 <HAL_NVIC_EnableIRQ>

}
 8002416:	bf00      	nop
 8002418:	3738      	adds	r7, #56	; 0x38
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop

08002420 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	//osThreadExit();

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 8002428:	f00b fce8 	bl	800ddfc <osThreadGetId>
 800242c:	4603      	mov	r3, r0
 800242e:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <StartMemory0+0x48>)
 8002430:	6013      	str	r3, [r2, #0]
		  //Write data to sd and flash


		  //Check if it's sleep time
		//if (flagA==1 && wu_flag !=1){
		  if (flagA==1){
 8002432:	4b0e      	ldr	r3, [pc, #56]	; (800246c <StartMemory0+0x4c>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d111      	bne.n	800245e <StartMemory0+0x3e>
			//Update iwdg_flag
			iwdg_flag = 1;
 800243a:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <StartMemory0+0x50>)
 800243c:	2201      	movs	r2, #1
 800243e:	701a      	strb	r2, [r3, #0]
			flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002440:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <StartMemory0+0x50>)
 8002442:	781a      	ldrb	r2, [r3, #0]
 8002444:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <StartMemory0+0x54>)
 8002446:	709a      	strb	r2, [r3, #2]
			W25qxx_EraseSector(1);
 8002448:	2001      	movs	r0, #1
 800244a:	f001 fd57 	bl	8003efc <W25qxx_EraseSector>
			W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800244e:	2303      	movs	r3, #3
 8002450:	2200      	movs	r2, #0
 8002452:	2101      	movs	r1, #1
 8002454:	4807      	ldr	r0, [pc, #28]	; (8002474 <StartMemory0+0x54>)
 8002456:	f001 fe9b 	bl	8004190 <W25qxx_WriteSector>

			//Reset to deactivate IWDG
			NVIC_SystemReset();
 800245a:	f7ff f937 	bl	80016cc <__NVIC_SystemReset>
		}

		  //osDelay(1000/DATA_FREQ);
		osDelay(3000);
 800245e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002462:	f00b fcdc 	bl	800de1e <osDelay>
		  if (flagA==1){
 8002466:	e7e4      	b.n	8002432 <StartMemory0+0x12>
 8002468:	20005134 	.word	0x20005134
 800246c:	2000050c 	.word	0x2000050c
 8002470:	200002df 	.word	0x200002df
 8002474:	20005130 	.word	0x20005130

08002478 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b0c2      	sub	sp, #264	; 0x108
 800247c:	af00      	add	r7, sp, #0
 800247e:	1d3b      	adds	r3, r7, #4
 8002480:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartEjection1 */

	osThreadExit();
 8002482:	f00b fcc6 	bl	800de12 <osThreadExit>

08002486 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry2 */

	osThreadExit();
 800248e:	f00b fcc0 	bl	800de12 <osThreadExit>
	...

08002494 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//osThreadExit();

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 800249c:	f00b fcae 	bl	800ddfc <osThreadGetId>
 80024a0:	4603      	mov	r3, r0
 80024a2:	4a1a      	ldr	r2, [pc, #104]	; (800250c <StartSensors3+0x78>)
 80024a4:	60d3      	str	r3, [r2, #12]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80024a6:	2201      	movs	r2, #1
 80024a8:	2102      	movs	r1, #2
 80024aa:	4819      	ldr	r0, [pc, #100]	; (8002510 <StartSensors3+0x7c>)
 80024ac:	f006 f9da 	bl	8008864 <HAL_GPIO_WritePin>


	  //GPS
	  GPS_Poll(&latitude, &longitude, &time);
 80024b0:	4a18      	ldr	r2, [pc, #96]	; (8002514 <StartSensors3+0x80>)
 80024b2:	4919      	ldr	r1, [pc, #100]	; (8002518 <StartSensors3+0x84>)
 80024b4:	4819      	ldr	r0, [pc, #100]	; (800251c <StartSensors3+0x88>)
 80024b6:	f000 fed9 	bl	800326c <GPS_Poll>

  	  //LSM6DSR
  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 80024ba:	4a19      	ldr	r2, [pc, #100]	; (8002520 <StartSensors3+0x8c>)
 80024bc:	4b19      	ldr	r3, [pc, #100]	; (8002524 <StartSensors3+0x90>)
 80024be:	ca07      	ldmia	r2, {r0, r1, r2}
 80024c0:	f7fe ff06 	bl	80012d0 <MRT_LSM6DSR_getAcceleration>
  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 80024c4:	4a16      	ldr	r2, [pc, #88]	; (8002520 <StartSensors3+0x8c>)
 80024c6:	4b18      	ldr	r3, [pc, #96]	; (8002528 <StartSensors3+0x94>)
 80024c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80024ca:	f7fe ff71 	bl	80013b0 <MRT_LSM6DSR_getAngularRate>
	  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 80024ce:	4a14      	ldr	r2, [pc, #80]	; (8002520 <StartSensors3+0x8c>)
 80024d0:	4b16      	ldr	r3, [pc, #88]	; (800252c <StartSensors3+0x98>)
 80024d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80024d4:	f7fe ff42 	bl	800135c <MRT_LSM6DSR_getTemperature>

	  //LPS22HH
  	  MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa);
 80024d8:	4a15      	ldr	r2, [pc, #84]	; (8002530 <StartSensors3+0x9c>)
 80024da:	4b16      	ldr	r3, [pc, #88]	; (8002534 <StartSensors3+0xa0>)
 80024dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80024de:	f7ff f865 	bl	80015ac <MRT_LPS22HH_getPressure>
	  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 80024e2:	4a13      	ldr	r2, [pc, #76]	; (8002530 <StartSensors3+0x9c>)
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <StartSensors3+0xa4>)
 80024e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80024e8:	f7ff f88c 	bl	8001604 <MRT_LPS22HH_getTemperature>

	  //TODO Pressure tank (just use an analog sensor if you don't have it)


	  //Thermocouple
	  Max31855_Read_Temp();
 80024ec:	f005 fb76 	bl	8007bdc <Max31855_Read_Temp>

	  HAL_IWDG_Refresh(&hiwdg);
 80024f0:	4812      	ldr	r0, [pc, #72]	; (800253c <StartSensors3+0xa8>)
 80024f2:	f007 fa9b 	bl	8009a2c <HAL_IWDG_Refresh>


	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 80024f6:	2200      	movs	r2, #0
 80024f8:	2102      	movs	r1, #2
 80024fa:	4805      	ldr	r0, [pc, #20]	; (8002510 <StartSensors3+0x7c>)
 80024fc:	f006 f9b2 	bl	8008864 <HAL_GPIO_WritePin>

	  osDelay(1000/POLL_FREQ);
 8002500:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002504:	f00b fc8b 	bl	800de1e <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8002508:	e7cd      	b.n	80024a6 <StartSensors3+0x12>
 800250a:	bf00      	nop
 800250c:	20005134 	.word	0x20005134
 8002510:	40020800 	.word	0x40020800
 8002514:	2000544c 	.word	0x2000544c
 8002518:	200053e0 	.word	0x200053e0
 800251c:	200054e8 	.word	0x200054e8
 8002520:	20005548 	.word	0x20005548
 8002524:	200002b8 	.word	0x200002b8
 8002528:	200002c4 	.word	0x200002c4
 800252c:	200002d0 	.word	0x200002d0
 8002530:	2000553c 	.word	0x2000553c
 8002534:	200002b0 	.word	0x200002b0
 8002538:	200002b4 	.word	0x200002b4
 800253c:	2000519c 	.word	0x2000519c

08002540 <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 8002540:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002544:	b0c6      	sub	sp, #280	; 0x118
 8002546:	af04      	add	r7, sp, #16
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	6018      	str	r0, [r3, #0]
	char buffer[TX_BUF_DIM];

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 800254c:	2201      	movs	r2, #1
 800254e:	2108      	movs	r1, #8
 8002550:	4898      	ldr	r0, [pc, #608]	; (80027b4 <StartPrinting+0x274>)
 8002552:	f006 f987 	bl	8008864 <HAL_GPIO_WritePin>

	  //GPS
  	  /*
  	   * TODO HOW DO WE RESET THE TIME
  	   */
	  memset(gps_data, 0, GPS_DATA_BUF_DIM);
 8002556:	2264      	movs	r2, #100	; 0x64
 8002558:	2100      	movs	r1, #0
 800255a:	4897      	ldr	r0, [pc, #604]	; (80027b8 <StartPrinting+0x278>)
 800255c:	f00e fc2e 	bl	8010dbc <memset>
	  sprintf(gps_data,"Alt: %.2f   Long: %.2f   Time: %.0f\r\n",latitude, longitude, time);
 8002560:	4b96      	ldr	r3, [pc, #600]	; (80027bc <StartPrinting+0x27c>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe f80f 	bl	8000588 <__aeabi_f2d>
 800256a:	4680      	mov	r8, r0
 800256c:	4689      	mov	r9, r1
 800256e:	4b94      	ldr	r3, [pc, #592]	; (80027c0 <StartPrinting+0x280>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe f808 	bl	8000588 <__aeabi_f2d>
 8002578:	4604      	mov	r4, r0
 800257a:	460d      	mov	r5, r1
 800257c:	4b91      	ldr	r3, [pc, #580]	; (80027c4 <StartPrinting+0x284>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7fe f801 	bl	8000588 <__aeabi_f2d>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800258e:	e9cd 4500 	strd	r4, r5, [sp]
 8002592:	4642      	mov	r2, r8
 8002594:	464b      	mov	r3, r9
 8002596:	498c      	ldr	r1, [pc, #560]	; (80027c8 <StartPrinting+0x288>)
 8002598:	4887      	ldr	r0, [pc, #540]	; (80027b8 <StartPrinting+0x278>)
 800259a:	f00f ff0b 	bl	80123b4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART,gps_data,strlen(gps_data),HAL_MAX_DELAY);
 800259e:	4886      	ldr	r0, [pc, #536]	; (80027b8 <StartPrinting+0x278>)
 80025a0:	f7fd fe30 	bl	8000204 <strlen>
 80025a4:	4603      	mov	r3, r0
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295
 80025ac:	4982      	ldr	r1, [pc, #520]	; (80027b8 <StartPrinting+0x278>)
 80025ae:	4887      	ldr	r0, [pc, #540]	; (80027cc <StartPrinting+0x28c>)
 80025b0:	f00a fa9f 	bl	800caf2 <HAL_UART_Transmit>

  	  //LSM6DSR
  	  memset(buffer, 0, TX_BUF_DIM);
 80025b4:	f107 0308 	add.w	r3, r7, #8
 80025b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f00e fbfc 	bl	8010dbc <memset>
  	  sprintf(buffer, "Acceleration [mg]:%4.2f\t%4.2f\t%4.2f\r\n",acceleration_mg[0], acceleration_mg[1], acceleration_mg[2]);
 80025c4:	4b82      	ldr	r3, [pc, #520]	; (80027d0 <StartPrinting+0x290>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fd ffdd 	bl	8000588 <__aeabi_f2d>
 80025ce:	4680      	mov	r8, r0
 80025d0:	4689      	mov	r9, r1
 80025d2:	4b7f      	ldr	r3, [pc, #508]	; (80027d0 <StartPrinting+0x290>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fd ffd6 	bl	8000588 <__aeabi_f2d>
 80025dc:	4604      	mov	r4, r0
 80025de:	460d      	mov	r5, r1
 80025e0:	4b7b      	ldr	r3, [pc, #492]	; (80027d0 <StartPrinting+0x290>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd ffcf 	bl	8000588 <__aeabi_f2d>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	f107 0008 	add.w	r0, r7, #8
 80025f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80025f6:	e9cd 4500 	strd	r4, r5, [sp]
 80025fa:	4642      	mov	r2, r8
 80025fc:	464b      	mov	r3, r9
 80025fe:	4975      	ldr	r1, [pc, #468]	; (80027d4 <StartPrinting+0x294>)
 8002600:	f00f fed8 	bl	80123b4 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002604:	f107 0308 	add.w	r3, r7, #8
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd fdfb 	bl	8000204 <strlen>
 800260e:	4603      	mov	r3, r0
 8002610:	b29a      	uxth	r2, r3
 8002612:	f107 0108 	add.w	r1, r7, #8
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	486c      	ldr	r0, [pc, #432]	; (80027cc <StartPrinting+0x28c>)
 800261c:	f00a fa69 	bl	800caf2 <HAL_UART_Transmit>

  	  /*
  	   * TODO NEEDS FILTERING BUT WORKS (maybe acceleration needs filtering too)
  	   */
  	  memset(buffer, 0, TX_BUF_DIM);
 8002620:	f107 0308 	add.w	r3, r7, #8
 8002624:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002628:	2100      	movs	r1, #0
 800262a:	4618      	mov	r0, r3
 800262c:	f00e fbc6 	bl	8010dbc <memset>
  	  sprintf(buffer,"Angular rate [mdps]:%4.2f\t%4.2f\t%4.2f\r\n",angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdps[2]);
 8002630:	4b69      	ldr	r3, [pc, #420]	; (80027d8 <StartPrinting+0x298>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fd ffa7 	bl	8000588 <__aeabi_f2d>
 800263a:	4680      	mov	r8, r0
 800263c:	4689      	mov	r9, r1
 800263e:	4b66      	ldr	r3, [pc, #408]	; (80027d8 <StartPrinting+0x298>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd ffa0 	bl	8000588 <__aeabi_f2d>
 8002648:	4604      	mov	r4, r0
 800264a:	460d      	mov	r5, r1
 800264c:	4b62      	ldr	r3, [pc, #392]	; (80027d8 <StartPrinting+0x298>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff99 	bl	8000588 <__aeabi_f2d>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	f107 0008 	add.w	r0, r7, #8
 800265e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002662:	e9cd 4500 	strd	r4, r5, [sp]
 8002666:	4642      	mov	r2, r8
 8002668:	464b      	mov	r3, r9
 800266a:	495c      	ldr	r1, [pc, #368]	; (80027dc <StartPrinting+0x29c>)
 800266c:	f00f fea2 	bl	80123b4 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002670:	f107 0308 	add.w	r3, r7, #8
 8002674:	4618      	mov	r0, r3
 8002676:	f7fd fdc5 	bl	8000204 <strlen>
 800267a:	4603      	mov	r3, r0
 800267c:	b29a      	uxth	r2, r3
 800267e:	f107 0108 	add.w	r1, r7, #8
 8002682:	f04f 33ff 	mov.w	r3, #4294967295
 8002686:	4851      	ldr	r0, [pc, #324]	; (80027cc <StartPrinting+0x28c>)
 8002688:	f00a fa33 	bl	800caf2 <HAL_UART_Transmit>

	  memset(buffer, 0, TX_BUF_DIM);
 800268c:	f107 0308 	add.w	r3, r7, #8
 8002690:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f00e fb90 	bl	8010dbc <memset>
	  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lsm_temperature_degC);
 800269c:	4b50      	ldr	r3, [pc, #320]	; (80027e0 <StartPrinting+0x2a0>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fd ff71 	bl	8000588 <__aeabi_f2d>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	f107 0008 	add.w	r0, r7, #8
 80026ae:	494d      	ldr	r1, [pc, #308]	; (80027e4 <StartPrinting+0x2a4>)
 80026b0:	f00f fe80 	bl	80123b4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 80026b4:	f107 0308 	add.w	r3, r7, #8
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd fda3 	bl	8000204 <strlen>
 80026be:	4603      	mov	r3, r0
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	f107 0108 	add.w	r1, r7, #8
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	4840      	ldr	r0, [pc, #256]	; (80027cc <StartPrinting+0x28c>)
 80026cc:	f00a fa11 	bl	800caf2 <HAL_UART_Transmit>


	  //LPS22HH
  	  memset(buffer, 0, TX_BUF_DIM);
 80026d0:	f107 0308 	add.w	r3, r7, #8
 80026d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f00e fb6e 	bl	8010dbc <memset>
  	  sprintf(buffer,"Pressure [hPa]:%6.2f\r\n",pressure_hPa);
 80026e0:	4b41      	ldr	r3, [pc, #260]	; (80027e8 <StartPrinting+0x2a8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff4f 	bl	8000588 <__aeabi_f2d>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	f107 0008 	add.w	r0, r7, #8
 80026f2:	493e      	ldr	r1, [pc, #248]	; (80027ec <StartPrinting+0x2ac>)
 80026f4:	f00f fe5e 	bl	80123b4 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 80026f8:	f107 0308 	add.w	r3, r7, #8
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fd fd81 	bl	8000204 <strlen>
 8002702:	4603      	mov	r3, r0
 8002704:	b29a      	uxth	r2, r3
 8002706:	f107 0108 	add.w	r1, r7, #8
 800270a:	f04f 33ff 	mov.w	r3, #4294967295
 800270e:	482f      	ldr	r0, [pc, #188]	; (80027cc <StartPrinting+0x28c>)
 8002710:	f00a f9ef 	bl	800caf2 <HAL_UART_Transmit>

	  memset(buffer, 0, TX_BUF_DIM);
 8002714:	f107 0308 	add.w	r3, r7, #8
 8002718:	f44f 7280 	mov.w	r2, #256	; 0x100
 800271c:	2100      	movs	r1, #0
 800271e:	4618      	mov	r0, r3
 8002720:	f00e fb4c 	bl	8010dbc <memset>
	  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lps_temperature_degC);
 8002724:	4b32      	ldr	r3, [pc, #200]	; (80027f0 <StartPrinting+0x2b0>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7fd ff2d 	bl	8000588 <__aeabi_f2d>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	f107 0008 	add.w	r0, r7, #8
 8002736:	492b      	ldr	r1, [pc, #172]	; (80027e4 <StartPrinting+0x2a4>)
 8002738:	f00f fe3c 	bl	80123b4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 800273c:	f107 0308 	add.w	r3, r7, #8
 8002740:	4618      	mov	r0, r3
 8002742:	f7fd fd5f 	bl	8000204 <strlen>
 8002746:	4603      	mov	r3, r0
 8002748:	b29a      	uxth	r2, r3
 800274a:	f107 0108 	add.w	r1, r7, #8
 800274e:	f04f 33ff 	mov.w	r3, #4294967295
 8002752:	481e      	ldr	r0, [pc, #120]	; (80027cc <StartPrinting+0x28c>)
 8002754:	f00a f9cd 	bl	800caf2 <HAL_UART_Transmit>


	  //Thermocouple
	  memset(buffer, 0, TX_BUF_DIM);
 8002758:	f107 0308 	add.w	r3, r7, #8
 800275c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002760:	2100      	movs	r1, #0
 8002762:	4618      	mov	r0, r3
 8002764:	f00e fb2a 	bl	8010dbc <memset>
	  sprintf(buffer, "Thermocouple temperature [degC]: %6.2f\r\n", THERMO_TEMP);
 8002768:	4b22      	ldr	r3, [pc, #136]	; (80027f4 <StartPrinting+0x2b4>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4618      	mov	r0, r3
 800276e:	f7fd ff0b 	bl	8000588 <__aeabi_f2d>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	f107 0008 	add.w	r0, r7, #8
 800277a:	491f      	ldr	r1, [pc, #124]	; (80027f8 <StartPrinting+0x2b8>)
 800277c:	f00f fe1a 	bl	80123b4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002780:	f107 0308 	add.w	r3, r7, #8
 8002784:	4618      	mov	r0, r3
 8002786:	f7fd fd3d 	bl	8000204 <strlen>
 800278a:	4603      	mov	r3, r0
 800278c:	b29a      	uxth	r2, r3
 800278e:	f107 0108 	add.w	r1, r7, #8
 8002792:	f04f 33ff 	mov.w	r3, #4294967295
 8002796:	480d      	ldr	r0, [pc, #52]	; (80027cc <StartPrinting+0x28c>)
 8002798:	f00a f9ab 	bl	800caf2 <HAL_UART_Transmit>


	  //Iridium
	  MRT_Static_Iridium_getTime();
 800279c:	f003 fc9e 	bl	80060dc <MRT_Static_Iridium_getTime>

	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80027a0:	2200      	movs	r2, #0
 80027a2:	2108      	movs	r1, #8
 80027a4:	4803      	ldr	r0, [pc, #12]	; (80027b4 <StartPrinting+0x274>)
 80027a6:	f006 f85d 	bl	8008864 <HAL_GPIO_WritePin>

	  osDelay(1000/DATA_FREQ);
 80027aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027ae:	f00b fb36 	bl	800de1e <osDelay>
  {
 80027b2:	e6cb      	b.n	800254c <StartPrinting+0xc>
 80027b4:	40020800 	.word	0x40020800
 80027b8:	200053e8 	.word	0x200053e8
 80027bc:	200054e8 	.word	0x200054e8
 80027c0:	200053e0 	.word	0x200053e0
 80027c4:	2000544c 	.word	0x2000544c
 80027c8:	08016b08 	.word	0x08016b08
 80027cc:	2000545c 	.word	0x2000545c
 80027d0:	200002b8 	.word	0x200002b8
 80027d4:	08016b30 	.word	0x08016b30
 80027d8:	200002c4 	.word	0x200002c4
 80027dc:	08016b58 	.word	0x08016b58
 80027e0:	200002d0 	.word	0x200002d0
 80027e4:	08016b80 	.word	0x08016b80
 80027e8:	200002b0 	.word	0x200002b0
 80027ec:	08016b9c 	.word	0x08016b9c
 80027f0:	200002b4 	.word	0x200002b4
 80027f4:	200054ec 	.word	0x200054ec
 80027f8:	08016bb4 	.word	0x08016bb4

080027fc <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b092      	sub	sp, #72	; 0x48
 8002800:	af02      	add	r7, sp, #8
 8002802:	6078      	str	r0, [r7, #4]

	char buffer[50];
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002804:	2201      	movs	r2, #1
 8002806:	2104      	movs	r1, #4
 8002808:	4820      	ldr	r0, [pc, #128]	; (800288c <StartWatchDog+0x90>)
 800280a:	f006 f82b 	bl	8008864 <HAL_GPIO_WritePin>
	 //HAL_IWDG_Refresh(&hiwdg);

	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800280e:	2200      	movs	r2, #0
 8002810:	491f      	ldr	r1, [pc, #124]	; (8002890 <StartWatchDog+0x94>)
 8002812:	4820      	ldr	r0, [pc, #128]	; (8002894 <StartWatchDog+0x98>)
 8002814:	f008 f908 	bl	800aa28 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002818:	2200      	movs	r2, #0
 800281a:	491f      	ldr	r1, [pc, #124]	; (8002898 <StartWatchDog+0x9c>)
 800281c:	481d      	ldr	r0, [pc, #116]	; (8002894 <StartWatchDog+0x98>)
 800281e:	f008 fa08 	bl	800ac32 <HAL_RTC_GetDate>

	  memset(buffer, 0, TX_BUF_DIM);
 8002822:	f107 030c 	add.w	r3, r7, #12
 8002826:	f44f 7280 	mov.w	r2, #256	; 0x100
 800282a:	2100      	movs	r1, #0
 800282c:	4618      	mov	r0, r3
 800282e:	f00e fac5 	bl	8010dbc <memset>
	  sprintf(buffer, "Time: %i:%i:%i	Date: \r\n", sTime.Hours,sTime.Minutes,sTime.Seconds);
 8002832:	4b17      	ldr	r3, [pc, #92]	; (8002890 <StartWatchDog+0x94>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b15      	ldr	r3, [pc, #84]	; (8002890 <StartWatchDog+0x94>)
 800283a:	785b      	ldrb	r3, [r3, #1]
 800283c:	4619      	mov	r1, r3
 800283e:	4b14      	ldr	r3, [pc, #80]	; (8002890 <StartWatchDog+0x94>)
 8002840:	789b      	ldrb	r3, [r3, #2]
 8002842:	f107 000c 	add.w	r0, r7, #12
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	460b      	mov	r3, r1
 800284a:	4914      	ldr	r1, [pc, #80]	; (800289c <StartWatchDog+0xa0>)
 800284c:	f00f fdb2 	bl	80123b4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002850:	f107 030c 	add.w	r3, r7, #12
 8002854:	4618      	mov	r0, r3
 8002856:	f7fd fcd5 	bl	8000204 <strlen>
 800285a:	4603      	mov	r3, r0
 800285c:	b29a      	uxth	r2, r3
 800285e:	f107 010c 	add.w	r1, r7, #12
 8002862:	f04f 33ff 	mov.w	r3, #4294967295
 8002866:	480e      	ldr	r0, [pc, #56]	; (80028a0 <StartWatchDog+0xa4>)
 8002868:	f00a f943 	bl	800caf2 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&DEBUG_UART, "YO\r\n", 4, HAL_MAX_DELAY);
 800286c:	f04f 33ff 	mov.w	r3, #4294967295
 8002870:	2204      	movs	r2, #4
 8002872:	490c      	ldr	r1, [pc, #48]	; (80028a4 <StartWatchDog+0xa8>)
 8002874:	480a      	ldr	r0, [pc, #40]	; (80028a0 <StartWatchDog+0xa4>)
 8002876:	f00a f93c 	bl	800caf2 <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 800287a:	2200      	movs	r2, #0
 800287c:	2104      	movs	r1, #4
 800287e:	4803      	ldr	r0, [pc, #12]	; (800288c <StartWatchDog+0x90>)
 8002880:	f005 fff0 	bl	8008864 <HAL_GPIO_WritePin>
    osDelay(200);
 8002884:	20c8      	movs	r0, #200	; 0xc8
 8002886:	f00b faca 	bl	800de1e <osDelay>
  {
 800288a:	e7bb      	b.n	8002804 <StartWatchDog+0x8>
 800288c:	40020800 	.word	0x40020800
 8002890:	20000510 	.word	0x20000510
 8002894:	200053c0 	.word	0x200053c0
 8002898:	20000524 	.word	0x20000524
 800289c:	08016be0 	.word	0x08016be0
 80028a0:	2000545c 	.word	0x2000545c
 80028a4:	08016bf8 	.word	0x08016bf8

080028a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a04      	ldr	r2, [pc, #16]	; (80028c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d101      	bne.n	80028be <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80028ba:	f005 fa45 	bl	8007d48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40001000 	.word	0x40001000

080028cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
	...

080028dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	607b      	str	r3, [r7, #4]
 80028e6:	4b12      	ldr	r3, [pc, #72]	; (8002930 <HAL_MspInit+0x54>)
 80028e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ea:	4a11      	ldr	r2, [pc, #68]	; (8002930 <HAL_MspInit+0x54>)
 80028ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028f0:	6453      	str	r3, [r2, #68]	; 0x44
 80028f2:	4b0f      	ldr	r3, [pc, #60]	; (8002930 <HAL_MspInit+0x54>)
 80028f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028fa:	607b      	str	r3, [r7, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	603b      	str	r3, [r7, #0]
 8002902:	4b0b      	ldr	r3, [pc, #44]	; (8002930 <HAL_MspInit+0x54>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	4a0a      	ldr	r2, [pc, #40]	; (8002930 <HAL_MspInit+0x54>)
 8002908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800290c:	6413      	str	r3, [r2, #64]	; 0x40
 800290e:	4b08      	ldr	r3, [pc, #32]	; (8002930 <HAL_MspInit+0x54>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002916:	603b      	str	r3, [r7, #0]
 8002918:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800291a:	2200      	movs	r2, #0
 800291c:	210f      	movs	r1, #15
 800291e:	f06f 0001 	mvn.w	r0, #1
 8002922:	f005 fda3 	bl	800846c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40023800 	.word	0x40023800

08002934 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08a      	sub	sp, #40	; 0x28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a17      	ldr	r2, [pc, #92]	; (80029b0 <HAL_ADC_MspInit+0x7c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d127      	bne.n	80029a6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
 800295a:	4b16      	ldr	r3, [pc, #88]	; (80029b4 <HAL_ADC_MspInit+0x80>)
 800295c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295e:	4a15      	ldr	r2, [pc, #84]	; (80029b4 <HAL_ADC_MspInit+0x80>)
 8002960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002964:	6453      	str	r3, [r2, #68]	; 0x44
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <HAL_ADC_MspInit+0x80>)
 8002968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	4b0f      	ldr	r3, [pc, #60]	; (80029b4 <HAL_ADC_MspInit+0x80>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	4a0e      	ldr	r2, [pc, #56]	; (80029b4 <HAL_ADC_MspInit+0x80>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	6313      	str	r3, [r2, #48]	; 0x30
 8002982:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <HAL_ADC_MspInit+0x80>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 800298e:	2340      	movs	r3, #64	; 0x40
 8002990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002992:	2303      	movs	r3, #3
 8002994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	4805      	ldr	r0, [pc, #20]	; (80029b8 <HAL_ADC_MspInit+0x84>)
 80029a2:	f005 fd9b 	bl	80084dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029a6:	bf00      	nop
 80029a8:	3728      	adds	r7, #40	; 0x28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40012000 	.word	0x40012000
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40020000 	.word	0x40020000

080029bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b08e      	sub	sp, #56	; 0x38
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c8:	2200      	movs	r2, #0
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	605a      	str	r2, [r3, #4]
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	60da      	str	r2, [r3, #12]
 80029d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a5c      	ldr	r2, [pc, #368]	; (8002b4c <HAL_I2C_MspInit+0x190>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d12d      	bne.n	8002a3a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	623b      	str	r3, [r7, #32]
 80029e2:	4b5b      	ldr	r3, [pc, #364]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4a5a      	ldr	r2, [pc, #360]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 80029e8:	f043 0302 	orr.w	r3, r3, #2
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
 80029ee:	4b58      	ldr	r3, [pc, #352]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	623b      	str	r3, [r7, #32]
 80029f8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a00:	2312      	movs	r3, #18
 8002a02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a04:	2301      	movs	r3, #1
 8002a06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a0c:	2304      	movs	r3, #4
 8002a0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a14:	4619      	mov	r1, r3
 8002a16:	484f      	ldr	r0, [pc, #316]	; (8002b54 <HAL_I2C_MspInit+0x198>)
 8002a18:	f005 fd60 	bl	80084dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	61fb      	str	r3, [r7, #28]
 8002a20:	4b4b      	ldr	r3, [pc, #300]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	4a4a      	ldr	r2, [pc, #296]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a2c:	4b48      	ldr	r3, [pc, #288]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a34:	61fb      	str	r3, [r7, #28]
 8002a36:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002a38:	e083      	b.n	8002b42 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a46      	ldr	r2, [pc, #280]	; (8002b58 <HAL_I2C_MspInit+0x19c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d12d      	bne.n	8002aa0 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a44:	2300      	movs	r3, #0
 8002a46:	61bb      	str	r3, [r7, #24]
 8002a48:	4b41      	ldr	r3, [pc, #260]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4c:	4a40      	ldr	r2, [pc, #256]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a4e:	f043 0302 	orr.w	r3, r3, #2
 8002a52:	6313      	str	r3, [r2, #48]	; 0x30
 8002a54:	4b3e      	ldr	r3, [pc, #248]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	61bb      	str	r3, [r7, #24]
 8002a5e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a60:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a66:	2312      	movs	r3, #18
 8002a68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a72:	2304      	movs	r3, #4
 8002a74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4835      	ldr	r0, [pc, #212]	; (8002b54 <HAL_I2C_MspInit+0x198>)
 8002a7e:	f005 fd2d 	bl	80084dc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
 8002a86:	4b32      	ldr	r3, [pc, #200]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	4a31      	ldr	r2, [pc, #196]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a90:	6413      	str	r3, [r2, #64]	; 0x40
 8002a92:	4b2f      	ldr	r3, [pc, #188]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	697b      	ldr	r3, [r7, #20]
}
 8002a9e:	e050      	b.n	8002b42 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a2d      	ldr	r2, [pc, #180]	; (8002b5c <HAL_I2C_MspInit+0x1a0>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d14b      	bne.n	8002b42 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	4b28      	ldr	r3, [pc, #160]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	4a27      	ldr	r2, [pc, #156]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002ab4:	f043 0304 	orr.w	r3, r3, #4
 8002ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aba:	4b25      	ldr	r3, [pc, #148]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	4b21      	ldr	r3, [pc, #132]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a20      	ldr	r2, [pc, #128]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b1e      	ldr	r3, [pc, #120]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ae2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ae8:	2312      	movs	r3, #18
 8002aea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aec:	2301      	movs	r3, #1
 8002aee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af0:	2303      	movs	r3, #3
 8002af2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002af4:	2304      	movs	r3, #4
 8002af6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002af8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002afc:	4619      	mov	r1, r3
 8002afe:	4818      	ldr	r0, [pc, #96]	; (8002b60 <HAL_I2C_MspInit+0x1a4>)
 8002b00:	f005 fcec 	bl	80084dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b0a:	2312      	movs	r3, #18
 8002b0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b16:	2304      	movs	r3, #4
 8002b18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4810      	ldr	r0, [pc, #64]	; (8002b64 <HAL_I2C_MspInit+0x1a8>)
 8002b22:	f005 fcdb 	bl	80084dc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
 8002b2a:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	4a08      	ldr	r2, [pc, #32]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002b30:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b34:	6413      	str	r3, [r2, #64]	; 0x40
 8002b36:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <HAL_I2C_MspInit+0x194>)
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b3e:	60bb      	str	r3, [r7, #8]
 8002b40:	68bb      	ldr	r3, [r7, #8]
}
 8002b42:	bf00      	nop
 8002b44:	3738      	adds	r7, #56	; 0x38
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40005400 	.word	0x40005400
 8002b50:	40023800 	.word	0x40023800
 8002b54:	40020400 	.word	0x40020400
 8002b58:	40005800 	.word	0x40005800
 8002b5c:	40005c00 	.word	0x40005c00
 8002b60:	40020800 	.word	0x40020800
 8002b64:	40020000 	.word	0x40020000

08002b68 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08e      	sub	sp, #56	; 0x38
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b70:	f107 0308 	add.w	r3, r7, #8
 8002b74:	2230      	movs	r2, #48	; 0x30
 8002b76:	2100      	movs	r1, #0
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f00e f91f 	bl	8010dbc <memset>
  if(hrtc->Instance==RTC)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a10      	ldr	r2, [pc, #64]	; (8002bc4 <HAL_RTC_MspInit+0x5c>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d119      	bne.n	8002bbc <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b88:	2320      	movs	r3, #32
 8002b8a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002b8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b90:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b92:	f107 0308 	add.w	r3, r7, #8
 8002b96:	4618      	mov	r0, r3
 8002b98:	f007 fc3a 	bl	800a410 <HAL_RCCEx_PeriphCLKConfig>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002ba2:	f7ff fe93 	bl	80028cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <HAL_RTC_MspInit+0x60>)
 8002ba8:	2201      	movs	r2, #1
 8002baa:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002bac:	2200      	movs	r2, #0
 8002bae:	2105      	movs	r1, #5
 8002bb0:	2029      	movs	r0, #41	; 0x29
 8002bb2:	f005 fc5b 	bl	800846c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002bb6:	2029      	movs	r0, #41	; 0x29
 8002bb8:	f005 fc74 	bl	80084a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002bbc:	bf00      	nop
 8002bbe:	3738      	adds	r7, #56	; 0x38
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40002800 	.word	0x40002800
 8002bc8:	42470e3c 	.word	0x42470e3c

08002bcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08e      	sub	sp, #56	; 0x38
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	60da      	str	r2, [r3, #12]
 8002be2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a4c      	ldr	r2, [pc, #304]	; (8002d1c <HAL_SPI_MspInit+0x150>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d12d      	bne.n	8002c4a <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
 8002bf2:	4b4b      	ldr	r3, [pc, #300]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a4a      	ldr	r2, [pc, #296]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfe:	4b48      	ldr	r3, [pc, #288]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c06:	623b      	str	r3, [r7, #32]
 8002c08:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61fb      	str	r3, [r7, #28]
 8002c0e:	4b44      	ldr	r3, [pc, #272]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	4a43      	ldr	r2, [pc, #268]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c14:	f043 0302 	orr.w	r3, r3, #2
 8002c18:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1a:	4b41      	ldr	r3, [pc, #260]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	61fb      	str	r3, [r7, #28]
 8002c24:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002c26:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c34:	2303      	movs	r3, #3
 8002c36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c38:	2305      	movs	r3, #5
 8002c3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c40:	4619      	mov	r1, r3
 8002c42:	4838      	ldr	r0, [pc, #224]	; (8002d24 <HAL_SPI_MspInit+0x158>)
 8002c44:	f005 fc4a 	bl	80084dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002c48:	e064      	b.n	8002d14 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a36      	ldr	r2, [pc, #216]	; (8002d28 <HAL_SPI_MspInit+0x15c>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d12d      	bne.n	8002cb0 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002c54:	2300      	movs	r3, #0
 8002c56:	61bb      	str	r3, [r7, #24]
 8002c58:	4b31      	ldr	r3, [pc, #196]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5c:	4a30      	ldr	r2, [pc, #192]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c5e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c62:	6453      	str	r3, [r2, #68]	; 0x44
 8002c64:	4b2e      	ldr	r3, [pc, #184]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c6c:	61bb      	str	r3, [r7, #24]
 8002c6e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c70:	2300      	movs	r3, #0
 8002c72:	617b      	str	r3, [r7, #20]
 8002c74:	4b2a      	ldr	r3, [pc, #168]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c78:	4a29      	ldr	r2, [pc, #164]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c7a:	f043 0310 	orr.w	r3, r3, #16
 8002c7e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c80:	4b27      	ldr	r3, [pc, #156]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	617b      	str	r3, [r7, #20]
 8002c8a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002c8c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c92:	2302      	movs	r3, #2
 8002c94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002c9e:	2305      	movs	r3, #5
 8002ca0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ca2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4820      	ldr	r0, [pc, #128]	; (8002d2c <HAL_SPI_MspInit+0x160>)
 8002caa:	f005 fc17 	bl	80084dc <HAL_GPIO_Init>
}
 8002cae:	e031      	b.n	8002d14 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_SPI_MspInit+0x164>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d12c      	bne.n	8002d14 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	4b18      	ldr	r3, [pc, #96]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc2:	4a17      	ldr	r2, [pc, #92]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002cc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	4a10      	ldr	r2, [pc, #64]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002ce0:	f043 0320 	orr.w	r3, r3, #32
 8002ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_SPI_MspInit+0x154>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002cf2:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d00:	2303      	movs	r3, #3
 8002d02:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002d04:	2305      	movs	r3, #5
 8002d06:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4809      	ldr	r0, [pc, #36]	; (8002d34 <HAL_SPI_MspInit+0x168>)
 8002d10:	f005 fbe4 	bl	80084dc <HAL_GPIO_Init>
}
 8002d14:	bf00      	nop
 8002d16:	3738      	adds	r7, #56	; 0x38
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40003800 	.word	0x40003800
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40020400 	.word	0x40020400
 8002d28:	40013400 	.word	0x40013400
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40015000 	.word	0x40015000
 8002d34:	40021400 	.word	0x40021400

08002d38 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b085      	sub	sp, #20
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d48:	d10d      	bne.n	8002d66 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_TIM_PWM_MspInit+0x3c>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	4a08      	ldr	r2, [pc, #32]	; (8002d74 <HAL_TIM_PWM_MspInit+0x3c>)
 8002d54:	f043 0301 	orr.w	r3, r3, #1
 8002d58:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <HAL_TIM_PWM_MspInit+0x3c>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d66:	bf00      	nop
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40023800 	.word	0x40023800

08002d78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 030c 	add.w	r3, r7, #12
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d98:	d11d      	bne.n	8002dd6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60bb      	str	r3, [r7, #8]
 8002d9e:	4b10      	ldr	r3, [pc, #64]	; (8002de0 <HAL_TIM_MspPostInit+0x68>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	4a0f      	ldr	r2, [pc, #60]	; (8002de0 <HAL_TIM_MspPostInit+0x68>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6313      	str	r3, [r2, #48]	; 0x30
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <HAL_TIM_MspPostInit+0x68>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	60bb      	str	r3, [r7, #8]
 8002db4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002db6:	2304      	movs	r3, #4
 8002db8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dba:	2302      	movs	r3, #2
 8002dbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002dca:	f107 030c 	add.w	r3, r7, #12
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4804      	ldr	r0, [pc, #16]	; (8002de4 <HAL_TIM_MspPostInit+0x6c>)
 8002dd2:	f005 fb83 	bl	80084dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dd6:	bf00      	nop
 8002dd8:	3720      	adds	r7, #32
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40020000 	.word	0x40020000

08002de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08e      	sub	sp, #56	; 0x38
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a4b      	ldr	r2, [pc, #300]	; (8002f34 <HAL_UART_MspInit+0x14c>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d12c      	bne.n	8002e64 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	623b      	str	r3, [r7, #32]
 8002e0e:	4b4a      	ldr	r3, [pc, #296]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	4a49      	ldr	r2, [pc, #292]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e18:	6413      	str	r3, [r2, #64]	; 0x40
 8002e1a:	4b47      	ldr	r3, [pc, #284]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002e22:	623b      	str	r3, [r7, #32]
 8002e24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
 8002e2a:	4b43      	ldr	r3, [pc, #268]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	4a42      	ldr	r2, [pc, #264]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e30:	f043 0310 	orr.w	r3, r3, #16
 8002e34:	6313      	str	r3, [r2, #48]	; 0x30
 8002e36:	4b40      	ldr	r3, [pc, #256]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f003 0310 	and.w	r3, r3, #16
 8002e3e:	61fb      	str	r3, [r7, #28]
 8002e40:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8002e42:	2303      	movs	r3, #3
 8002e44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e46:	2302      	movs	r3, #2
 8002e48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002e52:	2308      	movs	r3, #8
 8002e54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4837      	ldr	r0, [pc, #220]	; (8002f3c <HAL_UART_MspInit+0x154>)
 8002e5e:	f005 fb3d 	bl	80084dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e62:	e063      	b.n	8002f2c <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a35      	ldr	r2, [pc, #212]	; (8002f40 <HAL_UART_MspInit+0x158>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d12d      	bne.n	8002eca <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]
 8002e72:	4b31      	ldr	r3, [pc, #196]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	4a30      	ldr	r2, [pc, #192]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7e:	4b2e      	ldr	r3, [pc, #184]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e86:	61bb      	str	r3, [r7, #24]
 8002e88:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	4b2a      	ldr	r3, [pc, #168]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	4a29      	ldr	r2, [pc, #164]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e94:	f043 0308 	orr.w	r3, r3, #8
 8002e98:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9a:	4b27      	ldr	r3, [pc, #156]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8002ea6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002eaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eac:	2302      	movs	r3, #2
 8002eae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002eb8:	2307      	movs	r3, #7
 8002eba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4820      	ldr	r0, [pc, #128]	; (8002f44 <HAL_UART_MspInit+0x15c>)
 8002ec4:	f005 fb0a 	bl	80084dc <HAL_GPIO_Init>
}
 8002ec8:	e030      	b.n	8002f2c <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1e      	ldr	r2, [pc, #120]	; (8002f48 <HAL_UART_MspInit+0x160>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d12b      	bne.n	8002f2c <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	613b      	str	r3, [r7, #16]
 8002ed8:	4b17      	ldr	r3, [pc, #92]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	4a16      	ldr	r2, [pc, #88]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002ede:	f043 0320 	orr.w	r3, r3, #32
 8002ee2:	6453      	str	r3, [r2, #68]	; 0x44
 8002ee4:	4b14      	ldr	r3, [pc, #80]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee8:	f003 0320 	and.w	r3, r3, #32
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef8:	4a0f      	ldr	r2, [pc, #60]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002efa:	f043 0304 	orr.w	r3, r3, #4
 8002efe:	6313      	str	r3, [r2, #48]	; 0x30
 8002f00:	4b0d      	ldr	r3, [pc, #52]	; (8002f38 <HAL_UART_MspInit+0x150>)
 8002f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8002f0c:	23c0      	movs	r3, #192	; 0xc0
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f10:	2302      	movs	r3, #2
 8002f12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f1c:	2308      	movs	r3, #8
 8002f1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f24:	4619      	mov	r1, r3
 8002f26:	4809      	ldr	r0, [pc, #36]	; (8002f4c <HAL_UART_MspInit+0x164>)
 8002f28:	f005 fad8 	bl	80084dc <HAL_GPIO_Init>
}
 8002f2c:	bf00      	nop
 8002f2e:	3738      	adds	r7, #56	; 0x38
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40007c00 	.word	0x40007c00
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	40004800 	.word	0x40004800
 8002f44:	40020c00 	.word	0x40020c00
 8002f48:	40011400 	.word	0x40011400
 8002f4c:	40020800 	.word	0x40020800

08002f50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08c      	sub	sp, #48	; 0x30
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002f60:	2200      	movs	r2, #0
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	2036      	movs	r0, #54	; 0x36
 8002f66:	f005 fa81 	bl	800846c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f6a:	2036      	movs	r0, #54	; 0x36
 8002f6c:	f005 fa9a 	bl	80084a4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	4b1f      	ldr	r3, [pc, #124]	; (8002ff4 <HAL_InitTick+0xa4>)
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	4a1e      	ldr	r2, [pc, #120]	; (8002ff4 <HAL_InitTick+0xa4>)
 8002f7a:	f043 0310 	orr.w	r3, r3, #16
 8002f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f80:	4b1c      	ldr	r3, [pc, #112]	; (8002ff4 <HAL_InitTick+0xa4>)
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f003 0310 	and.w	r3, r3, #16
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f8c:	f107 0210 	add.w	r2, r7, #16
 8002f90:	f107 0314 	add.w	r3, r7, #20
 8002f94:	4611      	mov	r1, r2
 8002f96:	4618      	mov	r0, r3
 8002f98:	f007 fa08 	bl	800a3ac <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002f9c:	f007 f9de 	bl	800a35c <HAL_RCC_GetPCLK1Freq>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fa8:	4a13      	ldr	r2, [pc, #76]	; (8002ff8 <HAL_InitTick+0xa8>)
 8002faa:	fba2 2303 	umull	r2, r3, r2, r3
 8002fae:	0c9b      	lsrs	r3, r3, #18
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002fb4:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <HAL_InitTick+0xac>)
 8002fb6:	4a12      	ldr	r2, [pc, #72]	; (8003000 <HAL_InitTick+0xb0>)
 8002fb8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002fba:	4b10      	ldr	r3, [pc, #64]	; (8002ffc <HAL_InitTick+0xac>)
 8002fbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002fc0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002fc2:	4a0e      	ldr	r2, [pc, #56]	; (8002ffc <HAL_InitTick+0xac>)
 8002fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	; (8002ffc <HAL_InitTick+0xac>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fce:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <HAL_InitTick+0xac>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002fd4:	4809      	ldr	r0, [pc, #36]	; (8002ffc <HAL_InitTick+0xac>)
 8002fd6:	f008 ff53 	bl	800be80 <HAL_TIM_Base_Init>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d104      	bne.n	8002fea <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002fe0:	4806      	ldr	r0, [pc, #24]	; (8002ffc <HAL_InitTick+0xac>)
 8002fe2:	f008 ffa7 	bl	800bf34 <HAL_TIM_Base_Start_IT>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	e000      	b.n	8002fec <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3730      	adds	r7, #48	; 0x30
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	431bde83 	.word	0x431bde83
 8002ffc:	20005564 	.word	0x20005564
 8003000:	40001000 	.word	0x40001000

08003004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003008:	e7fe      	b.n	8003008 <NMI_Handler+0x4>

0800300a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800300a:	b480      	push	{r7}
 800300c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800300e:	e7fe      	b.n	800300e <HardFault_Handler+0x4>

08003010 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003014:	e7fe      	b.n	8003014 <MemManage_Handler+0x4>

08003016 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003016:	b480      	push	{r7}
 8003018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800301a:	e7fe      	b.n	800301a <BusFault_Handler+0x4>

0800301c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003020:	e7fe      	b.n	8003020 <UsageFault_Handler+0x4>

08003022 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003022:	b480      	push	{r7}
 8003024:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003034:	2001      	movs	r0, #1
 8003036:	f005 fc2f 	bl	8008898 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003044:	4802      	ldr	r0, [pc, #8]	; (8003050 <RTC_Alarm_IRQHandler+0x10>)
 8003046:	f007 ff7b 	bl	800af40 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	200053c0 	.word	0x200053c0

08003054 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003058:	4802      	ldr	r0, [pc, #8]	; (8003064 <TIM6_DAC_IRQHandler+0x10>)
 800305a:	f009 f82a 	bl	800c0b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20005564 	.word	0x20005564

08003068 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
	return 1;
 800306c:	2301      	movs	r3, #1
}
 800306e:	4618      	mov	r0, r3
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <_kill>:

int _kill(int pid, int sig)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003082:	f00d fc21 	bl	80108c8 <__errno>
 8003086:	4603      	mov	r3, r0
 8003088:	2216      	movs	r2, #22
 800308a:	601a      	str	r2, [r3, #0]
	return -1;
 800308c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003090:	4618      	mov	r0, r3
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <_exit>:

void _exit (int status)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030a0:	f04f 31ff 	mov.w	r1, #4294967295
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f7ff ffe7 	bl	8003078 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030aa:	e7fe      	b.n	80030aa <_exit+0x12>

080030ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	e00a      	b.n	80030d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030be:	f3af 8000 	nop.w
 80030c2:	4601      	mov	r1, r0
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	60ba      	str	r2, [r7, #8]
 80030ca:	b2ca      	uxtb	r2, r1
 80030cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	3301      	adds	r3, #1
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	429a      	cmp	r2, r3
 80030da:	dbf0      	blt.n	80030be <_read+0x12>
	}

return len;
 80030dc:	687b      	ldr	r3, [r7, #4]
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3718      	adds	r7, #24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b086      	sub	sp, #24
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	60f8      	str	r0, [r7, #12]
 80030ee:	60b9      	str	r1, [r7, #8]
 80030f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f2:	2300      	movs	r3, #0
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	e009      	b.n	800310c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	60ba      	str	r2, [r7, #8]
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	3301      	adds	r3, #1
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	dbf1      	blt.n	80030f8 <_write+0x12>
	}
	return len;
 8003114:	687b      	ldr	r3, [r7, #4]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <_close>:

int _close(int file)
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
	return -1;
 8003126:	f04f 33ff 	mov.w	r3, #4294967295
}
 800312a:	4618      	mov	r0, r3
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
 800313e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003146:	605a      	str	r2, [r3, #4]
	return 0;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <_isatty>:

int _isatty(int file)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
	return 1;
 800315e:	2301      	movs	r3, #1
}
 8003160:	4618      	mov	r0, r3
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
	return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003190:	4a14      	ldr	r2, [pc, #80]	; (80031e4 <_sbrk+0x5c>)
 8003192:	4b15      	ldr	r3, [pc, #84]	; (80031e8 <_sbrk+0x60>)
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800319c:	4b13      	ldr	r3, [pc, #76]	; (80031ec <_sbrk+0x64>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d102      	bne.n	80031aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031a4:	4b11      	ldr	r3, [pc, #68]	; (80031ec <_sbrk+0x64>)
 80031a6:	4a12      	ldr	r2, [pc, #72]	; (80031f0 <_sbrk+0x68>)
 80031a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031aa:	4b10      	ldr	r3, [pc, #64]	; (80031ec <_sbrk+0x64>)
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4413      	add	r3, r2
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d207      	bcs.n	80031c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031b8:	f00d fb86 	bl	80108c8 <__errno>
 80031bc:	4603      	mov	r3, r0
 80031be:	220c      	movs	r2, #12
 80031c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031c2:	f04f 33ff 	mov.w	r3, #4294967295
 80031c6:	e009      	b.n	80031dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031c8:	4b08      	ldr	r3, [pc, #32]	; (80031ec <_sbrk+0x64>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ce:	4b07      	ldr	r3, [pc, #28]	; (80031ec <_sbrk+0x64>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4413      	add	r3, r2
 80031d6:	4a05      	ldr	r2, [pc, #20]	; (80031ec <_sbrk+0x64>)
 80031d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031da:	68fb      	ldr	r3, [r7, #12]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	20030000 	.word	0x20030000
 80031e8:	00000400 	.word	0x00000400
 80031ec:	200002d8 	.word	0x200002d8
 80031f0:	20005740 	.word	0x20005740

080031f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031f8:	4b06      	ldr	r3, [pc, #24]	; (8003214 <SystemInit+0x20>)
 80031fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fe:	4a05      	ldr	r2, [pc, #20]	; (8003214 <SystemInit+0x20>)
 8003200:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003204:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003208:	bf00      	nop
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003218:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003250 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800321c:	480d      	ldr	r0, [pc, #52]	; (8003254 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800321e:	490e      	ldr	r1, [pc, #56]	; (8003258 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003220:	4a0e      	ldr	r2, [pc, #56]	; (800325c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003224:	e002      	b.n	800322c <LoopCopyDataInit>

08003226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800322a:	3304      	adds	r3, #4

0800322c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800322c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800322e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003230:	d3f9      	bcc.n	8003226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003232:	4a0b      	ldr	r2, [pc, #44]	; (8003260 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003234:	4c0b      	ldr	r4, [pc, #44]	; (8003264 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003238:	e001      	b.n	800323e <LoopFillZerobss>

0800323a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800323a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800323c:	3204      	adds	r2, #4

0800323e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800323e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003240:	d3fb      	bcc.n	800323a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003242:	f7ff ffd7 	bl	80031f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003246:	f00d fc3b 	bl	8010ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800324a:	f7fe fa55 	bl	80016f8 <main>
  bx  lr    
 800324e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003250:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003258:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 800325c:	08018ccc 	.word	0x08018ccc
  ldr r2, =_sbss
 8003260:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8003264:	20005740 	.word	0x20005740

08003268 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003268:	e7fe      	b.n	8003268 <ADC_IRQHandler>
	...

0800326c <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b08c      	sub	sp, #48	; 0x30
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 8003278:	2364      	movs	r3, #100	; 0x64
 800327a:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 8003280:	2300      	movs	r3, #0
 8003282:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 8003284:	e073      	b.n	800336e <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 8003286:	4b3f      	ldr	r3, [pc, #252]	; (8003384 <GPS_Poll+0x118>)
 8003288:	6818      	ldr	r0, [r3, #0]
 800328a:	2364      	movs	r3, #100	; 0x64
 800328c:	2201      	movs	r2, #1
 800328e:	493e      	ldr	r1, [pc, #248]	; (8003388 <GPS_Poll+0x11c>)
 8003290:	f009 fcc1 	bl	800cc16 <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 8003294:	4b3c      	ldr	r3, [pc, #240]	; (8003388 <GPS_Poll+0x11c>)
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b0a      	cmp	r3, #10
 800329a:	d00f      	beq.n	80032bc <GPS_Poll+0x50>
 800329c:	4b3b      	ldr	r3, [pc, #236]	; (800338c <GPS_Poll+0x120>)
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	2b63      	cmp	r3, #99	; 0x63
 80032a2:	d80b      	bhi.n	80032bc <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 80032a4:	4b39      	ldr	r3, [pc, #228]	; (800338c <GPS_Poll+0x120>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	1c5a      	adds	r2, r3, #1
 80032aa:	b2d1      	uxtb	r1, r2
 80032ac:	4a37      	ldr	r2, [pc, #220]	; (800338c <GPS_Poll+0x120>)
 80032ae:	7011      	strb	r1, [r2, #0]
 80032b0:	461a      	mov	r2, r3
 80032b2:	4b35      	ldr	r3, [pc, #212]	; (8003388 <GPS_Poll+0x11c>)
 80032b4:	7819      	ldrb	r1, [r3, #0]
 80032b6:	4b36      	ldr	r3, [pc, #216]	; (8003390 <GPS_Poll+0x124>)
 80032b8:	5499      	strb	r1, [r3, r2]
 80032ba:	e021      	b.n	8003300 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 80032bc:	4834      	ldr	r0, [pc, #208]	; (8003390 <GPS_Poll+0x124>)
 80032be:	f000 f86b 	bl	8003398 <GPS_validate>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d013      	beq.n	80032f0 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 80032c8:	4831      	ldr	r0, [pc, #196]	; (8003390 <GPS_Poll+0x124>)
 80032ca:	f000 f8c7 	bl	800345c <GPS_parse>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00d      	beq.n	80032f0 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 80032d4:	4b2f      	ldr	r3, [pc, #188]	; (8003394 <GPS_Poll+0x128>)
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 80032dc:	4b2d      	ldr	r3, [pc, #180]	; (8003394 <GPS_Poll+0x128>)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 80032e4:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <GPS_Poll+0x128>)
 80032e6:	695a      	ldr	r2, [r3, #20]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	601a      	str	r2, [r3, #0]
					done = 1;
 80032ec:	2301      	movs	r3, #1
 80032ee:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 80032f0:	4b26      	ldr	r3, [pc, #152]	; (800338c <GPS_Poll+0x120>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 80032f6:	2264      	movs	r2, #100	; 0x64
 80032f8:	2100      	movs	r1, #0
 80032fa:	4825      	ldr	r0, [pc, #148]	; (8003390 <GPS_Poll+0x124>)
 80032fc:	f00d fd5e 	bl	8010dbc <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 8003300:	2300      	movs	r3, #0
 8003302:	623b      	str	r3, [r7, #32]
 8003304:	4b1f      	ldr	r3, [pc, #124]	; (8003384 <GPS_Poll+0x118>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	623b      	str	r3, [r7, #32]
 800330e:	4b1d      	ldr	r3, [pc, #116]	; (8003384 <GPS_Poll+0x118>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	623b      	str	r3, [r7, #32]
 8003318:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
 800331e:	4b19      	ldr	r3, [pc, #100]	; (8003384 <GPS_Poll+0x118>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	61fb      	str	r3, [r7, #28]
 8003328:	4b16      	ldr	r3, [pc, #88]	; (8003384 <GPS_Poll+0x118>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 8003334:	2300      	movs	r3, #0
 8003336:	61bb      	str	r3, [r7, #24]
 8003338:	4b12      	ldr	r3, [pc, #72]	; (8003384 <GPS_Poll+0x118>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	61bb      	str	r3, [r7, #24]
 8003342:	4b10      	ldr	r3, [pc, #64]	; (8003384 <GPS_Poll+0x118>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	61bb      	str	r3, [r7, #24]
 800334c:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	4b0c      	ldr	r3, [pc, #48]	; (8003384 <GPS_Poll+0x118>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	4b09      	ldr	r3, [pc, #36]	; (8003384 <GPS_Poll+0x118>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 8003368:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800336a:	3301      	adds	r3, #1
 800336c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 800336e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003370:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003372:	429a      	cmp	r2, r3
 8003374:	d202      	bcs.n	800337c <GPS_Poll+0x110>
 8003376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003378:	2b00      	cmp	r3, #0
 800337a:	d084      	beq.n	8003286 <GPS_Poll+0x1a>
	}
}
 800337c:	bf00      	nop
 800337e:	3730      	adds	r7, #48	; 0x30
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	2000508c 	.word	0x2000508c
 8003388:	200002dc 	.word	0x200002dc
 800338c:	200002dd 	.word	0x200002dd
 8003390:	20005604 	.word	0x20005604
 8003394:	200055ac 	.word	0x200055ac

08003398 <GPS_validate>:

int GPS_validate(char *nmeastr){
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	4413      	add	r3, r2
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b24      	cmp	r3, #36	; 0x24
 80033b2:	d103      	bne.n	80033bc <GPS_validate+0x24>
        i++;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	3301      	adds	r3, #1
 80033b8:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80033ba:	e00c      	b.n	80033d6 <GPS_validate+0x3e>
        return 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	e047      	b.n	8003450 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	4413      	add	r3, r2
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	461a      	mov	r2, r3
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	4053      	eors	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
        i++;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	3301      	adds	r3, #1
 80033d4:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	4413      	add	r3, r2
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d008      	beq.n	80033f4 <GPS_validate+0x5c>
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4413      	add	r3, r2
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b2a      	cmp	r3, #42	; 0x2a
 80033ec:	d002      	beq.n	80033f4 <GPS_validate+0x5c>
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2b4a      	cmp	r3, #74	; 0x4a
 80033f2:	dde5      	ble.n	80033c0 <GPS_validate+0x28>
    }

    if(i >= 75){
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2b4a      	cmp	r3, #74	; 0x4a
 80033f8:	dd01      	ble.n	80033fe <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80033fa:	2300      	movs	r3, #0
 80033fc:	e028      	b.n	8003450 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	4413      	add	r3, r2
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	2b2a      	cmp	r3, #42	; 0x2a
 8003408:	d119      	bne.n	800343e <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	3301      	adds	r3, #1
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	4413      	add	r3, r2
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	3302      	adds	r3, #2
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	4413      	add	r3, r2
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8003422:	2300      	movs	r3, #0
 8003424:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8003426:	f107 0308 	add.w	r3, r7, #8
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	490a      	ldr	r1, [pc, #40]	; (8003458 <GPS_validate+0xc0>)
 800342e:	4618      	mov	r0, r3
 8003430:	f00e ffc0 	bl	80123b4 <siprintf>
    return((checkcalcstr[0] == check[0])
 8003434:	7a3a      	ldrb	r2, [r7, #8]
 8003436:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003438:	429a      	cmp	r2, r3
 800343a:	d108      	bne.n	800344e <GPS_validate+0xb6>
 800343c:	e001      	b.n	8003442 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800343e:	2300      	movs	r3, #0
 8003440:	e006      	b.n	8003450 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003442:	7a7a      	ldrb	r2, [r7, #9]
 8003444:	7b7b      	ldrb	r3, [r7, #13]
 8003446:	429a      	cmp	r2, r3
 8003448:	d101      	bne.n	800344e <GPS_validate+0xb6>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <GPS_validate+0xb8>
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	08016c00 	.word	0x08016c00

0800345c <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 800345c:	b580      	push	{r7, lr}
 800345e:	b08a      	sub	sp, #40	; 0x28
 8003460:	af08      	add	r7, sp, #32
 8003462:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8003464:	2206      	movs	r2, #6
 8003466:	496d      	ldr	r1, [pc, #436]	; (800361c <GPS_parse+0x1c0>)
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f00f f83c 	bl	80124e6 <strncmp>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d139      	bne.n	80034e8 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8003474:	4b6a      	ldr	r3, [pc, #424]	; (8003620 <GPS_parse+0x1c4>)
 8003476:	9307      	str	r3, [sp, #28]
 8003478:	4b6a      	ldr	r3, [pc, #424]	; (8003624 <GPS_parse+0x1c8>)
 800347a:	9306      	str	r3, [sp, #24]
 800347c:	4b6a      	ldr	r3, [pc, #424]	; (8003628 <GPS_parse+0x1cc>)
 800347e:	9305      	str	r3, [sp, #20]
 8003480:	4b6a      	ldr	r3, [pc, #424]	; (800362c <GPS_parse+0x1d0>)
 8003482:	9304      	str	r3, [sp, #16]
 8003484:	4b6a      	ldr	r3, [pc, #424]	; (8003630 <GPS_parse+0x1d4>)
 8003486:	9303      	str	r3, [sp, #12]
 8003488:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <GPS_parse+0x1d8>)
 800348a:	9302      	str	r3, [sp, #8]
 800348c:	4b6a      	ldr	r3, [pc, #424]	; (8003638 <GPS_parse+0x1dc>)
 800348e:	9301      	str	r3, [sp, #4]
 8003490:	4b6a      	ldr	r3, [pc, #424]	; (800363c <GPS_parse+0x1e0>)
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	4b6a      	ldr	r3, [pc, #424]	; (8003640 <GPS_parse+0x1e4>)
 8003496:	4a6b      	ldr	r2, [pc, #428]	; (8003644 <GPS_parse+0x1e8>)
 8003498:	496b      	ldr	r1, [pc, #428]	; (8003648 <GPS_parse+0x1ec>)
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f00e ffaa 	bl	80123f4 <siscanf>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f340 80b5 	ble.w	8003612 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80034a8:	4b68      	ldr	r3, [pc, #416]	; (800364c <GPS_parse+0x1f0>)
 80034aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80034ae:	4b67      	ldr	r3, [pc, #412]	; (800364c <GPS_parse+0x1f0>)
 80034b0:	7e1b      	ldrb	r3, [r3, #24]
 80034b2:	4618      	mov	r0, r3
 80034b4:	eeb0 0a67 	vmov.f32	s0, s15
 80034b8:	f000 f8ec 	bl	8003694 <GPS_nmea_to_dec>
 80034bc:	eef0 7a40 	vmov.f32	s15, s0
 80034c0:	4b62      	ldr	r3, [pc, #392]	; (800364c <GPS_parse+0x1f0>)
 80034c2:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80034c6:	4b61      	ldr	r3, [pc, #388]	; (800364c <GPS_parse+0x1f0>)
 80034c8:	edd3 7a03 	vldr	s15, [r3, #12]
 80034cc:	4b5f      	ldr	r3, [pc, #380]	; (800364c <GPS_parse+0x1f0>)
 80034ce:	7e5b      	ldrb	r3, [r3, #25]
 80034d0:	4618      	mov	r0, r3
 80034d2:	eeb0 0a67 	vmov.f32	s0, s15
 80034d6:	f000 f8dd 	bl	8003694 <GPS_nmea_to_dec>
 80034da:	eef0 7a40 	vmov.f32	s15, s0
 80034de:	4b5b      	ldr	r3, [pc, #364]	; (800364c <GPS_parse+0x1f0>)
 80034e0:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e095      	b.n	8003614 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 80034e8:	2206      	movs	r2, #6
 80034ea:	4959      	ldr	r1, [pc, #356]	; (8003650 <GPS_parse+0x1f4>)
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f00e fffa 	bl	80124e6 <strncmp>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d134      	bne.n	8003562 <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 80034f8:	4b56      	ldr	r3, [pc, #344]	; (8003654 <GPS_parse+0x1f8>)
 80034fa:	9305      	str	r3, [sp, #20]
 80034fc:	4b56      	ldr	r3, [pc, #344]	; (8003658 <GPS_parse+0x1fc>)
 80034fe:	9304      	str	r3, [sp, #16]
 8003500:	4b56      	ldr	r3, [pc, #344]	; (800365c <GPS_parse+0x200>)
 8003502:	9303      	str	r3, [sp, #12]
 8003504:	4b4b      	ldr	r3, [pc, #300]	; (8003634 <GPS_parse+0x1d8>)
 8003506:	9302      	str	r3, [sp, #8]
 8003508:	4b4b      	ldr	r3, [pc, #300]	; (8003638 <GPS_parse+0x1dc>)
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	4b4b      	ldr	r3, [pc, #300]	; (800363c <GPS_parse+0x1e0>)
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	4b4b      	ldr	r3, [pc, #300]	; (8003640 <GPS_parse+0x1e4>)
 8003512:	4a4c      	ldr	r2, [pc, #304]	; (8003644 <GPS_parse+0x1e8>)
 8003514:	4952      	ldr	r1, [pc, #328]	; (8003660 <GPS_parse+0x204>)
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f00e ff6c 	bl	80123f4 <siscanf>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	dd77      	ble.n	8003612 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003522:	4b4a      	ldr	r3, [pc, #296]	; (800364c <GPS_parse+0x1f0>)
 8003524:	edd3 7a04 	vldr	s15, [r3, #16]
 8003528:	4b48      	ldr	r3, [pc, #288]	; (800364c <GPS_parse+0x1f0>)
 800352a:	7e1b      	ldrb	r3, [r3, #24]
 800352c:	4618      	mov	r0, r3
 800352e:	eeb0 0a67 	vmov.f32	s0, s15
 8003532:	f000 f8af 	bl	8003694 <GPS_nmea_to_dec>
 8003536:	eef0 7a40 	vmov.f32	s15, s0
 800353a:	4b44      	ldr	r3, [pc, #272]	; (800364c <GPS_parse+0x1f0>)
 800353c:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003540:	4b42      	ldr	r3, [pc, #264]	; (800364c <GPS_parse+0x1f0>)
 8003542:	edd3 7a03 	vldr	s15, [r3, #12]
 8003546:	4b41      	ldr	r3, [pc, #260]	; (800364c <GPS_parse+0x1f0>)
 8003548:	7e5b      	ldrb	r3, [r3, #25]
 800354a:	4618      	mov	r0, r3
 800354c:	eeb0 0a67 	vmov.f32	s0, s15
 8003550:	f000 f8a0 	bl	8003694 <GPS_nmea_to_dec>
 8003554:	eef0 7a40 	vmov.f32	s15, s0
 8003558:	4b3c      	ldr	r3, [pc, #240]	; (800364c <GPS_parse+0x1f0>)
 800355a:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 800355e:	2301      	movs	r3, #1
 8003560:	e058      	b.n	8003614 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 8003562:	2206      	movs	r2, #6
 8003564:	493f      	ldr	r1, [pc, #252]	; (8003664 <GPS_parse+0x208>)
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f00e ffbd 	bl	80124e6 <strncmp>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d130      	bne.n	80035d4 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 8003572:	4b3d      	ldr	r3, [pc, #244]	; (8003668 <GPS_parse+0x20c>)
 8003574:	9303      	str	r3, [sp, #12]
 8003576:	4b33      	ldr	r3, [pc, #204]	; (8003644 <GPS_parse+0x1e8>)
 8003578:	9302      	str	r3, [sp, #8]
 800357a:	4b2e      	ldr	r3, [pc, #184]	; (8003634 <GPS_parse+0x1d8>)
 800357c:	9301      	str	r3, [sp, #4]
 800357e:	4b2e      	ldr	r3, [pc, #184]	; (8003638 <GPS_parse+0x1dc>)
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	4b2e      	ldr	r3, [pc, #184]	; (800363c <GPS_parse+0x1e0>)
 8003584:	4a2e      	ldr	r2, [pc, #184]	; (8003640 <GPS_parse+0x1e4>)
 8003586:	4939      	ldr	r1, [pc, #228]	; (800366c <GPS_parse+0x210>)
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f00e ff33 	bl	80123f4 <siscanf>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	dd3e      	ble.n	8003612 <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003594:	4b2d      	ldr	r3, [pc, #180]	; (800364c <GPS_parse+0x1f0>)
 8003596:	edd3 7a04 	vldr	s15, [r3, #16]
 800359a:	4b2c      	ldr	r3, [pc, #176]	; (800364c <GPS_parse+0x1f0>)
 800359c:	7e1b      	ldrb	r3, [r3, #24]
 800359e:	4618      	mov	r0, r3
 80035a0:	eeb0 0a67 	vmov.f32	s0, s15
 80035a4:	f000 f876 	bl	8003694 <GPS_nmea_to_dec>
 80035a8:	eef0 7a40 	vmov.f32	s15, s0
 80035ac:	4b27      	ldr	r3, [pc, #156]	; (800364c <GPS_parse+0x1f0>)
 80035ae:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80035b2:	4b26      	ldr	r3, [pc, #152]	; (800364c <GPS_parse+0x1f0>)
 80035b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80035b8:	4b24      	ldr	r3, [pc, #144]	; (800364c <GPS_parse+0x1f0>)
 80035ba:	7e5b      	ldrb	r3, [r3, #25]
 80035bc:	4618      	mov	r0, r3
 80035be:	eeb0 0a67 	vmov.f32	s0, s15
 80035c2:	f000 f867 	bl	8003694 <GPS_nmea_to_dec>
 80035c6:	eef0 7a40 	vmov.f32	s15, s0
 80035ca:	4b20      	ldr	r3, [pc, #128]	; (800364c <GPS_parse+0x1f0>)
 80035cc:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e01f      	b.n	8003614 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 80035d4:	2206      	movs	r2, #6
 80035d6:	4926      	ldr	r1, [pc, #152]	; (8003670 <GPS_parse+0x214>)
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f00e ff84 	bl	80124e6 <strncmp>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d116      	bne.n	8003612 <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 80035e4:	4b23      	ldr	r3, [pc, #140]	; (8003674 <GPS_parse+0x218>)
 80035e6:	9305      	str	r3, [sp, #20]
 80035e8:	4b23      	ldr	r3, [pc, #140]	; (8003678 <GPS_parse+0x21c>)
 80035ea:	9304      	str	r3, [sp, #16]
 80035ec:	4b23      	ldr	r3, [pc, #140]	; (800367c <GPS_parse+0x220>)
 80035ee:	9303      	str	r3, [sp, #12]
 80035f0:	4b1a      	ldr	r3, [pc, #104]	; (800365c <GPS_parse+0x200>)
 80035f2:	9302      	str	r3, [sp, #8]
 80035f4:	4b22      	ldr	r3, [pc, #136]	; (8003680 <GPS_parse+0x224>)
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	4b22      	ldr	r3, [pc, #136]	; (8003684 <GPS_parse+0x228>)
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	4b22      	ldr	r3, [pc, #136]	; (8003688 <GPS_parse+0x22c>)
 80035fe:	4a23      	ldr	r2, [pc, #140]	; (800368c <GPS_parse+0x230>)
 8003600:	4923      	ldr	r1, [pc, #140]	; (8003690 <GPS_parse+0x234>)
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f00e fef6 	bl	80123f4 <siscanf>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	dd01      	ble.n	8003612 <GPS_parse+0x1b6>
            return 0;
 800360e:	2300      	movs	r3, #0
 8003610:	e000      	b.n	8003614 <GPS_parse+0x1b8>
    }
    return 0;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	08016c08 	.word	0x08016c08
 8003620:	200055d8 	.word	0x200055d8
 8003624:	200055d4 	.word	0x200055d4
 8003628:	200055d0 	.word	0x200055d0
 800362c:	200055cc 	.word	0x200055cc
 8003630:	200055c8 	.word	0x200055c8
 8003634:	200055c5 	.word	0x200055c5
 8003638:	200055b8 	.word	0x200055b8
 800363c:	200055c4 	.word	0x200055c4
 8003640:	200055bc 	.word	0x200055bc
 8003644:	200055c0 	.word	0x200055c0
 8003648:	08016c10 	.word	0x08016c10
 800364c:	200055ac 	.word	0x200055ac
 8003650:	08016c38 	.word	0x08016c38
 8003654:	200055e4 	.word	0x200055e4
 8003658:	200055e0 	.word	0x200055e0
 800365c:	200055dc 	.word	0x200055dc
 8003660:	08016c40 	.word	0x08016c40
 8003664:	08016c60 	.word	0x08016c60
 8003668:	200055e8 	.word	0x200055e8
 800366c:	08016c68 	.word	0x08016c68
 8003670:	08016c84 	.word	0x08016c84
 8003674:	20005600 	.word	0x20005600
 8003678:	200055fc 	.word	0x200055fc
 800367c:	200055f9 	.word	0x200055f9
 8003680:	200055f8 	.word	0x200055f8
 8003684:	200055f4 	.word	0x200055f4
 8003688:	200055f0 	.word	0x200055f0
 800368c:	200055ec 	.word	0x200055ec
 8003690:	08016c8c 	.word	0x08016c8c

08003694 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8003694:	b480      	push	{r7}
 8003696:	b087      	sub	sp, #28
 8003698:	af00      	add	r7, sp, #0
 800369a:	ed87 0a01 	vstr	s0, [r7, #4]
 800369e:	4603      	mov	r3, r0
 80036a0:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 80036a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80036a6:	eddf 6a20 	vldr	s13, [pc, #128]	; 8003728 <GPS_nmea_to_dec+0x94>
 80036aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036b2:	ee17 3a90 	vmov	r3, s15
 80036b6:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	2264      	movs	r2, #100	; 0x64
 80036bc:	fb02 f303 	mul.w	r3, r2, r3
 80036c0:	ee07 3a90 	vmov	s15, r3
 80036c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80036cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036d0:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 80036d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80036d8:	eddf 6a14 	vldr	s13, [pc, #80]	; 800372c <GPS_nmea_to_dec+0x98>
 80036dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036e0:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	ee07 3a90 	vmov	s15, r3
 80036ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ee:	ed97 7a02 	vldr	s14, [r7, #8]
 80036f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036f6:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 80036fa:	78fb      	ldrb	r3, [r7, #3]
 80036fc:	2b53      	cmp	r3, #83	; 0x53
 80036fe:	d002      	beq.n	8003706 <GPS_nmea_to_dec+0x72>
 8003700:	78fb      	ldrb	r3, [r7, #3]
 8003702:	2b57      	cmp	r3, #87	; 0x57
 8003704:	d105      	bne.n	8003712 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8003706:	edd7 7a05 	vldr	s15, [r7, #20]
 800370a:	eef1 7a67 	vneg.f32	s15, s15
 800370e:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	ee07 3a90 	vmov	s15, r3
}
 8003718:	eeb0 0a67 	vmov.f32	s0, s15
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	42c80000 	.word	0x42c80000
 800372c:	42700000 	.word	0x42700000

08003730 <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 800373a:	4a09      	ldr	r2, [pc, #36]	; (8003760 <GPS_init+0x30>)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 8003740:	4a08      	ldr	r2, [pc, #32]	; (8003764 <GPS_init+0x34>)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 8003746:	4b07      	ldr	r3, [pc, #28]	; (8003764 <GPS_init+0x34>)
 8003748:	6818      	ldr	r0, [r3, #0]
 800374a:	f04f 33ff 	mov.w	r3, #4294967295
 800374e:	2210      	movs	r2, #16
 8003750:	4905      	ldr	r1, [pc, #20]	; (8003768 <GPS_init+0x38>)
 8003752:	f009 f9ce 	bl	800caf2 <HAL_UART_Transmit>
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	2000508c 	.word	0x2000508c
 8003764:	20005668 	.word	0x20005668
 8003768:	08016cac 	.word	0x08016cac

0800376c <__NVIC_SystemReset>:
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003770:	f3bf 8f4f 	dsb	sy
}
 8003774:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003776:	4b06      	ldr	r3, [pc, #24]	; (8003790 <__NVIC_SystemReset+0x24>)
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800377e:	4904      	ldr	r1, [pc, #16]	; (8003790 <__NVIC_SystemReset+0x24>)
 8003780:	4b04      	ldr	r3, [pc, #16]	; (8003794 <__NVIC_SystemReset+0x28>)
 8003782:	4313      	orrs	r3, r2
 8003784:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003786:	f3bf 8f4f 	dsb	sy
}
 800378a:	bf00      	nop
    __NOP();
 800378c:	bf00      	nop
 800378e:	e7fd      	b.n	800378c <__NVIC_SystemReset+0x20>
 8003790:	e000ed00 	.word	0xe000ed00
 8003794:	05fa0004 	.word	0x05fa0004

08003798 <MRT_externalFlashSetup>:
uint8_t NULL_BUFFER[NB_OF_FLAGS];

/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 80037a0:	2300      	movs	r3, #0
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	e007      	b.n	80037b6 <MRT_externalFlashSetup+0x1e>
		NULL_BUFFER[i] = 0; //Setup the null buffer for the correct number of values
 80037a6:	4a0f      	ldr	r2, [pc, #60]	; (80037e4 <MRT_externalFlashSetup+0x4c>)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	4413      	add	r3, r2
 80037ac:	2200      	movs	r2, #0
 80037ae:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	3301      	adds	r3, #1
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	ddf4      	ble.n	80037a6 <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 80037bc:	f000 fa4c 	bl	8003c58 <W25qxx_Init>
 80037c0:	4603      	mov	r3, r0
 80037c2:	f083 0301 	eor.w	r3, r3, #1
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 80037cc:	f7ff f87e 	bl	80028cc <Error_Handler>
	}
	MRT_getFlags();
 80037d0:	f000 f82a 	bl	8003828 <MRT_getFlags>
	MRT_resetInfo(uart);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f000 f8a9 	bl	800392c <MRT_resetInfo>
}
 80037da:	bf00      	nop
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20005674 	.word	0x20005674

080037e8 <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset
		MRT_resetFromStart();
 80037f8:	f000 f804 	bl	8003804 <MRT_resetFromStart>
	}

}
 80037fc:	bf00      	nop
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
	//Clear all saved data of stages
	//TODO

	//Clear wakeup and reset flags
	W25qxx_EraseSector(1);
 8003808:	2001      	movs	r0, #1
 800380a:	f000 fb77 	bl	8003efc <W25qxx_EraseSector>
	W25qxx_WriteSector(NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800380e:	2303      	movs	r3, #3
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	4803      	ldr	r0, [pc, #12]	; (8003824 <MRT_resetFromStart+0x20>)
 8003816:	f000 fcbb 	bl	8004190 <W25qxx_WriteSector>

	//Shutdown Iridium
	MRT_Static_Iridium_Shutdown();
 800381a:	f002 fc47 	bl	80060ac <MRT_Static_Iridium_Shutdown>

	//Reset function
	NVIC_SystemReset();
 800381e:	f7ff ffa5 	bl	800376c <__NVIC_SystemReset>
 8003822:	bf00      	nop
 8003824:	20005674 	.word	0x20005674

08003828 <MRT_getFlags>:
		flash_flags_buffer[i] = *flash_flags[i];
	}
}


void MRT_getFlags(void){
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800382e:	2303      	movs	r3, #3
 8003830:	2200      	movs	r2, #0
 8003832:	2101      	movs	r1, #1
 8003834:	4838      	ldr	r0, [pc, #224]	; (8003918 <MRT_getFlags+0xf0>)
 8003836:	f000 fde9 	bl	800440c <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 800383a:	4b38      	ldr	r3, [pc, #224]	; (800391c <MRT_getFlags+0xf4>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d10c      	bne.n	800385c <MRT_getFlags+0x34>
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 8003842:	4b36      	ldr	r3, [pc, #216]	; (800391c <MRT_getFlags+0xf4>)
 8003844:	781a      	ldrb	r2, [r3, #0]
 8003846:	4b34      	ldr	r3, [pc, #208]	; (8003918 <MRT_getFlags+0xf0>)
 8003848:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 800384a:	2001      	movs	r0, #1
 800384c:	f000 fb56 	bl	8003efc <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003850:	2303      	movs	r3, #3
 8003852:	2200      	movs	r2, #0
 8003854:	2101      	movs	r1, #1
 8003856:	4830      	ldr	r0, [pc, #192]	; (8003918 <MRT_getFlags+0xf0>)
 8003858:	f000 fc9a 	bl	8004190 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	for (int i = 0; i < NB_OF_FLAGS; i++){
 800385c:	2300      	movs	r3, #0
 800385e:	607b      	str	r3, [r7, #4]
 8003860:	e00b      	b.n	800387a <MRT_getFlags+0x52>
		*flash_flags[i] = flash_flags_buffer[i];
 8003862:	4a2f      	ldr	r2, [pc, #188]	; (8003920 <MRT_getFlags+0xf8>)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800386a:	492b      	ldr	r1, [pc, #172]	; (8003918 <MRT_getFlags+0xf0>)
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	440a      	add	r2, r1
 8003870:	7812      	ldrb	r2, [r2, #0]
 8003872:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3301      	adds	r3, #1
 8003878:	607b      	str	r3, [r7, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b02      	cmp	r3, #2
 800387e:	ddf0      	ble.n	8003862 <MRT_getFlags+0x3a>


	//Check flags values

	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8003880:	4b28      	ldr	r3, [pc, #160]	; (8003924 <MRT_getFlags+0xfc>)
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d013      	beq.n	80038b0 <MRT_getFlags+0x88>
 8003888:	4b26      	ldr	r3, [pc, #152]	; (8003924 <MRT_getFlags+0xfc>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d00f      	beq.n	80038b0 <MRT_getFlags+0x88>
		reset_flag = 0;
 8003890:	4b24      	ldr	r3, [pc, #144]	; (8003924 <MRT_getFlags+0xfc>)
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003896:	4b23      	ldr	r3, [pc, #140]	; (8003924 <MRT_getFlags+0xfc>)
 8003898:	781a      	ldrb	r2, [r3, #0]
 800389a:	4b1f      	ldr	r3, [pc, #124]	; (8003918 <MRT_getFlags+0xf0>)
 800389c:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 800389e:	2001      	movs	r0, #1
 80038a0:	f000 fb2c 	bl	8003efc <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80038a4:	2303      	movs	r3, #3
 80038a6:	2200      	movs	r2, #0
 80038a8:	2101      	movs	r1, #1
 80038aa:	481b      	ldr	r0, [pc, #108]	; (8003918 <MRT_getFlags+0xf0>)
 80038ac:	f000 fc70 	bl	8004190 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1){ //If random value (none was written)
 80038b0:	4b1a      	ldr	r3, [pc, #104]	; (800391c <MRT_getFlags+0xf4>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d013      	beq.n	80038e0 <MRT_getFlags+0xb8>
 80038b8:	4b18      	ldr	r3, [pc, #96]	; (800391c <MRT_getFlags+0xf4>)
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d00f      	beq.n	80038e0 <MRT_getFlags+0xb8>
		wu_flag = 0;
 80038c0:	4b16      	ldr	r3, [pc, #88]	; (800391c <MRT_getFlags+0xf4>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 80038c6:	4b15      	ldr	r3, [pc, #84]	; (800391c <MRT_getFlags+0xf4>)
 80038c8:	781a      	ldrb	r2, [r3, #0]
 80038ca:	4b13      	ldr	r3, [pc, #76]	; (8003918 <MRT_getFlags+0xf0>)
 80038cc:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 80038ce:	2001      	movs	r0, #1
 80038d0:	f000 fb14 	bl	8003efc <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80038d4:	2303      	movs	r3, #3
 80038d6:	2200      	movs	r2, #0
 80038d8:	2101      	movs	r1, #1
 80038da:	480f      	ldr	r0, [pc, #60]	; (8003918 <MRT_getFlags+0xf0>)
 80038dc:	f000 fc58 	bl	8004190 <W25qxx_WriteSector>
	}


	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 80038e0:	4b11      	ldr	r3, [pc, #68]	; (8003928 <MRT_getFlags+0x100>)
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d013      	beq.n	8003910 <MRT_getFlags+0xe8>
 80038e8:	4b0f      	ldr	r3, [pc, #60]	; (8003928 <MRT_getFlags+0x100>)
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d00f      	beq.n	8003910 <MRT_getFlags+0xe8>
		iwdg_flag = 0;
 80038f0:	4b0d      	ldr	r3, [pc, #52]	; (8003928 <MRT_getFlags+0x100>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 80038f6:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <MRT_getFlags+0x100>)
 80038f8:	781a      	ldrb	r2, [r3, #0]
 80038fa:	4b07      	ldr	r3, [pc, #28]	; (8003918 <MRT_getFlags+0xf0>)
 80038fc:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 80038fe:	2001      	movs	r0, #1
 8003900:	f000 fafc 	bl	8003efc <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003904:	2303      	movs	r3, #3
 8003906:	2200      	movs	r2, #0
 8003908:	2101      	movs	r1, #1
 800390a:	4803      	ldr	r0, [pc, #12]	; (8003918 <MRT_getFlags+0xf0>)
 800390c:	f000 fc40 	bl	8004190 <W25qxx_WriteSector>
	}
}
 8003910:	bf00      	nop
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	20005130 	.word	0x20005130
 800391c:	2000050d 	.word	0x2000050d
 8003920:	20000008 	.word	0x20000008
 8003924:	200002de 	.word	0x200002de
 8003928:	200002df 	.word	0x200002df

0800392c <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 800392c:	b580      	push	{r7, lr}
 800392e:	b092      	sub	sp, #72	; 0x48
 8003930:	af02      	add	r7, sp, #8
 8003932:	6078      	str	r0, [r7, #4]

	  char buffer[50];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\n",reset_flag, wu_flag, iwdg_flag);
 8003934:	4b3b      	ldr	r3, [pc, #236]	; (8003a24 <MRT_resetInfo+0xf8>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	461a      	mov	r2, r3
 800393a:	4b3b      	ldr	r3, [pc, #236]	; (8003a28 <MRT_resetInfo+0xfc>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	4619      	mov	r1, r3
 8003940:	4b3a      	ldr	r3, [pc, #232]	; (8003a2c <MRT_resetInfo+0x100>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	f107 000c 	add.w	r0, r7, #12
 8003948:	9300      	str	r3, [sp, #0]
 800394a:	460b      	mov	r3, r1
 800394c:	4938      	ldr	r1, [pc, #224]	; (8003a30 <MRT_resetInfo+0x104>)
 800394e:	f00e fd31 	bl	80123b4 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 8003952:	f107 030c 	add.w	r3, r7, #12
 8003956:	4618      	mov	r0, r3
 8003958:	f7fc fc54 	bl	8000204 <strlen>
 800395c:	4603      	mov	r3, r0
 800395e:	b29a      	uxth	r2, r3
 8003960:	f107 010c 	add.w	r1, r7, #12
 8003964:	f04f 33ff 	mov.w	r3, #4294967295
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f009 f8c2 	bl	800caf2 <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 800396e:	4b2f      	ldr	r3, [pc, #188]	; (8003a2c <MRT_resetInfo+0x100>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d122      	bne.n	80039bc <MRT_resetInfo+0x90>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 8003976:	f04f 33ff 	mov.w	r3, #4294967295
 800397a:	2213      	movs	r2, #19
 800397c:	492d      	ldr	r1, [pc, #180]	; (8003a34 <MRT_resetInfo+0x108>)
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f009 f8b7 	bl	800caf2 <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 8003984:	4b29      	ldr	r3, [pc, #164]	; (8003a2c <MRT_resetInfo+0x100>)
 8003986:	2200      	movs	r2, #0
 8003988:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 800398a:	4b28      	ldr	r3, [pc, #160]	; (8003a2c <MRT_resetInfo+0x100>)
 800398c:	781a      	ldrb	r2, [r3, #0]
 800398e:	4b2a      	ldr	r3, [pc, #168]	; (8003a38 <MRT_resetInfo+0x10c>)
 8003990:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 8003992:	2001      	movs	r0, #1
 8003994:	f000 fab2 	bl	8003efc <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003998:	2303      	movs	r3, #3
 800399a:	2200      	movs	r2, #0
 800399c:	2101      	movs	r1, #1
 800399e:	4826      	ldr	r0, [pc, #152]	; (8003a38 <MRT_resetInfo+0x10c>)
 80039a0:	f000 fbf6 	bl	8004190 <W25qxx_WriteSector>

		  //Disable alarm A only
		  MRT_setAlarmA(0,0,0);
 80039a4:	2200      	movs	r2, #0
 80039a6:	2100      	movs	r1, #0
 80039a8:	2000      	movs	r0, #0
 80039aa:	f004 f897 	bl	8007adc <MRT_setAlarmA>

		  HAL_Delay(1000);
 80039ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039b2:	f004 f9e9 	bl	8007d88 <HAL_Delay>


		  //MRT_Static_Iridium_Shutdown(); TODO

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 80039b6:	201e      	movs	r0, #30
 80039b8:	f004 f848 	bl	8007a4c <MRT_StandByMode>
	  }


	  //Check if we are after waking up
	  if (wu_flag==1){
 80039bc:	4b1a      	ldr	r3, [pc, #104]	; (8003a28 <MRT_resetInfo+0xfc>)
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d10f      	bne.n	80039e4 <MRT_resetInfo+0xb8>
		  HAL_UART_Transmit(uart, "FC wake up\r\n", 12, HAL_MAX_DELAY);
 80039c4:	f04f 33ff 	mov.w	r3, #4294967295
 80039c8:	220c      	movs	r2, #12
 80039ca:	491c      	ldr	r1, [pc, #112]	; (8003a3c <MRT_resetInfo+0x110>)
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f009 f890 	bl	800caf2 <HAL_UART_Transmit>

		  //Deactivate alarm interrupts
		  HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 80039d2:	2029      	movs	r0, #41	; 0x29
 80039d4:	f004 fd74 	bl	80084c0 <HAL_NVIC_DisableIRQ>
		  __HAL_RTC_ALARM_EXTI_DISABLE_IT();
 80039d8:	4b19      	ldr	r3, [pc, #100]	; (8003a40 <MRT_resetInfo+0x114>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a18      	ldr	r2, [pc, #96]	; (8003a40 <MRT_resetInfo+0x114>)
 80039de:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80039e2:	6013      	str	r3, [r2, #0]
	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 80039e4:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <MRT_resetInfo+0xf8>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d116      	bne.n	8003a1a <MRT_resetInfo+0xee>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 80039ec:	f04f 33ff 	mov.w	r3, #4294967295
 80039f0:	220e      	movs	r2, #14
 80039f2:	4914      	ldr	r1, [pc, #80]	; (8003a44 <MRT_resetInfo+0x118>)
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f009 f87c 	bl	800caf2 <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 80039fa:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <MRT_resetInfo+0xf8>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003a00:	4b08      	ldr	r3, [pc, #32]	; (8003a24 <MRT_resetInfo+0xf8>)
 8003a02:	781a      	ldrb	r2, [r3, #0]
 8003a04:	4b0c      	ldr	r3, [pc, #48]	; (8003a38 <MRT_resetInfo+0x10c>)
 8003a06:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 8003a08:	2001      	movs	r0, #1
 8003a0a:	f000 fa77 	bl	8003efc <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003a0e:	2303      	movs	r3, #3
 8003a10:	2200      	movs	r2, #0
 8003a12:	2101      	movs	r1, #1
 8003a14:	4808      	ldr	r0, [pc, #32]	; (8003a38 <MRT_resetInfo+0x10c>)
 8003a16:	f000 fbbb 	bl	8004190 <W25qxx_WriteSector>
	  }
}
 8003a1a:	bf00      	nop
 8003a1c:	3740      	adds	r7, #64	; 0x40
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	200002de 	.word	0x200002de
 8003a28:	2000050d 	.word	0x2000050d
 8003a2c:	200002df 	.word	0x200002df
 8003a30:	08016cf0 	.word	0x08016cf0
 8003a34:	08016d10 	.word	0x08016d10
 8003a38:	20005130 	.word	0x20005130
 8003a3c:	08016d24 	.word	0x08016d24
 8003a40:	40013c00 	.word	0x40013c00
 8003a44:	08016d34 	.word	0x08016d34

08003a48 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af02      	add	r7, sp, #8
 8003a4e:	4603      	mov	r3, r0
 8003a50:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8003a52:	f107 020f 	add.w	r2, r7, #15
 8003a56:	1df9      	adds	r1, r7, #7
 8003a58:	2364      	movs	r3, #100	; 0x64
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	4804      	ldr	r0, [pc, #16]	; (8003a70 <W25qxx_Spi+0x28>)
 8003a60:	f007 ff3c 	bl	800b8dc <HAL_SPI_TransmitReceive>
	return ret;
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	20005090 	.word	0x20005090

08003a74 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	2300      	movs	r3, #0
 8003a84:	607b      	str	r3, [r7, #4]
 8003a86:	2300      	movs	r3, #0
 8003a88:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2140      	movs	r1, #64	; 0x40
 8003a8e:	4813      	ldr	r0, [pc, #76]	; (8003adc <W25qxx_ReadID+0x68>)
 8003a90:	f004 fee8 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8003a94:	209f      	movs	r0, #159	; 0x9f
 8003a96:	f7ff ffd7 	bl	8003a48 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003a9a:	20a5      	movs	r0, #165	; 0xa5
 8003a9c:	f7ff ffd4 	bl	8003a48 <W25qxx_Spi>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003aa4:	20a5      	movs	r0, #165	; 0xa5
 8003aa6:	f7ff ffcf 	bl	8003a48 <W25qxx_Spi>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003aae:	20a5      	movs	r0, #165	; 0xa5
 8003ab0:	f7ff ffca 	bl	8003a48 <W25qxx_Spi>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003ab8:	2201      	movs	r2, #1
 8003aba:	2140      	movs	r1, #64	; 0x40
 8003abc:	4807      	ldr	r0, [pc, #28]	; (8003adc <W25qxx_ReadID+0x68>)
 8003abe:	f004 fed1 	bl	8008864 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	041a      	lsls	r2, r3, #16
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	021b      	lsls	r3, r3, #8
 8003aca:	4313      	orrs	r3, r2
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	60fb      	str	r3, [r7, #12]
	return Temp;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40020c00 	.word	0x40020c00

08003ae0 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8003ae0:	b590      	push	{r4, r7, lr}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2140      	movs	r1, #64	; 0x40
 8003aea:	4816      	ldr	r0, [pc, #88]	; (8003b44 <W25qxx_ReadUniqID+0x64>)
 8003aec:	f004 feba 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8003af0:	204b      	movs	r0, #75	; 0x4b
 8003af2:	f7ff ffa9 	bl	8003a48 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003af6:	2300      	movs	r3, #0
 8003af8:	71fb      	strb	r3, [r7, #7]
 8003afa:	e005      	b.n	8003b08 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003afc:	20a5      	movs	r0, #165	; 0xa5
 8003afe:	f7ff ffa3 	bl	8003a48 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003b02:	79fb      	ldrb	r3, [r7, #7]
 8003b04:	3301      	adds	r3, #1
 8003b06:	71fb      	strb	r3, [r7, #7]
 8003b08:	79fb      	ldrb	r3, [r7, #7]
 8003b0a:	2b03      	cmp	r3, #3
 8003b0c:	d9f6      	bls.n	8003afc <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8003b0e:	2300      	movs	r3, #0
 8003b10:	71bb      	strb	r3, [r7, #6]
 8003b12:	e00b      	b.n	8003b2c <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003b14:	79bc      	ldrb	r4, [r7, #6]
 8003b16:	20a5      	movs	r0, #165	; 0xa5
 8003b18:	f7ff ff96 	bl	8003a48 <W25qxx_Spi>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	461a      	mov	r2, r3
 8003b20:	4b09      	ldr	r3, [pc, #36]	; (8003b48 <W25qxx_ReadUniqID+0x68>)
 8003b22:	4423      	add	r3, r4
 8003b24:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8003b26:	79bb      	ldrb	r3, [r7, #6]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	71bb      	strb	r3, [r7, #6]
 8003b2c:	79bb      	ldrb	r3, [r7, #6]
 8003b2e:	2b07      	cmp	r3, #7
 8003b30:	d9f0      	bls.n	8003b14 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003b32:	2201      	movs	r2, #1
 8003b34:	2140      	movs	r1, #64	; 0x40
 8003b36:	4803      	ldr	r0, [pc, #12]	; (8003b44 <W25qxx_ReadUniqID+0x64>)
 8003b38:	f004 fe94 	bl	8008864 <HAL_GPIO_WritePin>
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd90      	pop	{r4, r7, pc}
 8003b44:	40020c00 	.word	0x40020c00
 8003b48:	20005678 	.word	0x20005678

08003b4c <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003b50:	2200      	movs	r2, #0
 8003b52:	2140      	movs	r1, #64	; 0x40
 8003b54:	4807      	ldr	r0, [pc, #28]	; (8003b74 <W25qxx_WriteEnable+0x28>)
 8003b56:	f004 fe85 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003b5a:	2006      	movs	r0, #6
 8003b5c:	f7ff ff74 	bl	8003a48 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003b60:	2201      	movs	r2, #1
 8003b62:	2140      	movs	r1, #64	; 0x40
 8003b64:	4803      	ldr	r0, [pc, #12]	; (8003b74 <W25qxx_WriteEnable+0x28>)
 8003b66:	f004 fe7d 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003b6a:	2001      	movs	r0, #1
 8003b6c:	f00a f957 	bl	800de1e <osDelay>
}
 8003b70:	bf00      	nop
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40020c00 	.word	0x40020c00

08003b78 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	4603      	mov	r3, r0
 8003b80:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003b86:	2200      	movs	r2, #0
 8003b88:	2140      	movs	r1, #64	; 0x40
 8003b8a:	481c      	ldr	r0, [pc, #112]	; (8003bfc <W25qxx_ReadStatusRegister+0x84>)
 8003b8c:	f004 fe6a 	bl	8008864 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d10c      	bne.n	8003bb0 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8003b96:	2005      	movs	r0, #5
 8003b98:	f7ff ff56 	bl	8003a48 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003b9c:	20a5      	movs	r0, #165	; 0xa5
 8003b9e:	f7ff ff53 	bl	8003a48 <W25qxx_Spi>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8003ba6:	4a16      	ldr	r2, [pc, #88]	; (8003c00 <W25qxx_ReadStatusRegister+0x88>)
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
 8003baa:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8003bae:	e01b      	b.n	8003be8 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d10c      	bne.n	8003bd0 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8003bb6:	2035      	movs	r0, #53	; 0x35
 8003bb8:	f7ff ff46 	bl	8003a48 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003bbc:	20a5      	movs	r0, #165	; 0xa5
 8003bbe:	f7ff ff43 	bl	8003a48 <W25qxx_Spi>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8003bc6:	4a0e      	ldr	r2, [pc, #56]	; (8003c00 <W25qxx_ReadStatusRegister+0x88>)
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8003bce:	e00b      	b.n	8003be8 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8003bd0:	2015      	movs	r0, #21
 8003bd2:	f7ff ff39 	bl	8003a48 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003bd6:	20a5      	movs	r0, #165	; 0xa5
 8003bd8:	f7ff ff36 	bl	8003a48 <W25qxx_Spi>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8003be0:	4a07      	ldr	r2, [pc, #28]	; (8003c00 <W25qxx_ReadStatusRegister+0x88>)
 8003be2:	7bfb      	ldrb	r3, [r7, #15]
 8003be4:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003be8:	2201      	movs	r2, #1
 8003bea:	2140      	movs	r1, #64	; 0x40
 8003bec:	4803      	ldr	r0, [pc, #12]	; (8003bfc <W25qxx_ReadStatusRegister+0x84>)
 8003bee:	f004 fe39 	bl	8008864 <HAL_GPIO_WritePin>
	return status;
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40020c00 	.word	0x40020c00
 8003c00:	20005678 	.word	0x20005678

08003c04 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003c08:	2001      	movs	r0, #1
 8003c0a:	f00a f908 	bl	800de1e <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2140      	movs	r1, #64	; 0x40
 8003c12:	480f      	ldr	r0, [pc, #60]	; (8003c50 <W25qxx_WaitForWriteEnd+0x4c>)
 8003c14:	f004 fe26 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003c18:	2005      	movs	r0, #5
 8003c1a:	f7ff ff15 	bl	8003a48 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003c1e:	20a5      	movs	r0, #165	; 0xa5
 8003c20:	f7ff ff12 	bl	8003a48 <W25qxx_Spi>
 8003c24:	4603      	mov	r3, r0
 8003c26:	461a      	mov	r2, r3
 8003c28:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <W25qxx_WaitForWriteEnd+0x50>)
 8003c2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8003c2e:	2001      	movs	r0, #1
 8003c30:	f00a f8f5 	bl	800de1e <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003c34:	4b07      	ldr	r3, [pc, #28]	; (8003c54 <W25qxx_WaitForWriteEnd+0x50>)
 8003c36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1ed      	bne.n	8003c1e <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003c42:	2201      	movs	r2, #1
 8003c44:	2140      	movs	r1, #64	; 0x40
 8003c46:	4802      	ldr	r0, [pc, #8]	; (8003c50 <W25qxx_WaitForWriteEnd+0x4c>)
 8003c48:	f004 fe0c 	bl	8008864 <HAL_GPIO_WritePin>
}
 8003c4c:	bf00      	nop
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40020c00 	.word	0x40020c00
 8003c54:	20005678 	.word	0x20005678

08003c58 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8003c5e:	4b90      	ldr	r3, [pc, #576]	; (8003ea0 <W25qxx_Init+0x248>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8003c66:	e002      	b.n	8003c6e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003c68:	2001      	movs	r0, #1
 8003c6a:	f00a f8d8 	bl	800de1e <osDelay>
	while (HAL_GetTick() < 100)
 8003c6e:	f004 f87f 	bl	8007d70 <HAL_GetTick>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b63      	cmp	r3, #99	; 0x63
 8003c76:	d9f7      	bls.n	8003c68 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003c78:	2201      	movs	r2, #1
 8003c7a:	2140      	movs	r1, #64	; 0x40
 8003c7c:	4889      	ldr	r0, [pc, #548]	; (8003ea4 <W25qxx_Init+0x24c>)
 8003c7e:	f004 fdf1 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8003c82:	2064      	movs	r0, #100	; 0x64
 8003c84:	f00a f8cb 	bl	800de1e <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8003c88:	4887      	ldr	r0, [pc, #540]	; (8003ea8 <W25qxx_Init+0x250>)
 8003c8a:	f00e fac7 	bl	801221c <puts>
#endif
	id = W25qxx_ReadID();
 8003c8e:	f7ff fef1 	bl	8003a74 <W25qxx_ReadID>
 8003c92:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	4885      	ldr	r0, [pc, #532]	; (8003eac <W25qxx_Init+0x254>)
 8003c98:	f00e fa3a 	bl	8012110 <iprintf>
#endif
	switch (id & 0x000000FF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	3b11      	subs	r3, #17
 8003ca2:	2b0f      	cmp	r3, #15
 8003ca4:	f200 808b 	bhi.w	8003dbe <W25qxx_Init+0x166>
 8003ca8:	a201      	add	r2, pc, #4	; (adr r2, 8003cb0 <W25qxx_Init+0x58>)
 8003caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cae:	bf00      	nop
 8003cb0:	08003dab 	.word	0x08003dab
 8003cb4:	08003d97 	.word	0x08003d97
 8003cb8:	08003d83 	.word	0x08003d83
 8003cbc:	08003d6f 	.word	0x08003d6f
 8003cc0:	08003d5b 	.word	0x08003d5b
 8003cc4:	08003d47 	.word	0x08003d47
 8003cc8:	08003d33 	.word	0x08003d33
 8003ccc:	08003d1d 	.word	0x08003d1d
 8003cd0:	08003d07 	.word	0x08003d07
 8003cd4:	08003dbf 	.word	0x08003dbf
 8003cd8:	08003dbf 	.word	0x08003dbf
 8003cdc:	08003dbf 	.word	0x08003dbf
 8003ce0:	08003dbf 	.word	0x08003dbf
 8003ce4:	08003dbf 	.word	0x08003dbf
 8003ce8:	08003dbf 	.word	0x08003dbf
 8003cec:	08003cf1 	.word	0x08003cf1
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8003cf0:	4b6b      	ldr	r3, [pc, #428]	; (8003ea0 <W25qxx_Init+0x248>)
 8003cf2:	220a      	movs	r2, #10
 8003cf4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8003cf6:	4b6a      	ldr	r3, [pc, #424]	; (8003ea0 <W25qxx_Init+0x248>)
 8003cf8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cfc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 8003cfe:	486c      	ldr	r0, [pc, #432]	; (8003eb0 <W25qxx_Init+0x258>)
 8003d00:	f00e fa8c 	bl	801221c <puts>
#endif
		break;
 8003d04:	e064      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8003d06:	4b66      	ldr	r3, [pc, #408]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d08:	2209      	movs	r2, #9
 8003d0a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8003d0c:	4b64      	ldr	r3, [pc, #400]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d12:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8003d14:	4867      	ldr	r0, [pc, #412]	; (8003eb4 <W25qxx_Init+0x25c>)
 8003d16:	f00e fa81 	bl	801221c <puts>
#endif
		break;
 8003d1a:	e059      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8003d1c:	4b60      	ldr	r3, [pc, #384]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d1e:	2208      	movs	r2, #8
 8003d20:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003d22:	4b5f      	ldr	r3, [pc, #380]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d28:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8003d2a:	4863      	ldr	r0, [pc, #396]	; (8003eb8 <W25qxx_Init+0x260>)
 8003d2c:	f00e fa76 	bl	801221c <puts>
#endif
		break;
 8003d30:	e04e      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8003d32:	4b5b      	ldr	r3, [pc, #364]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d34:	2207      	movs	r2, #7
 8003d36:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8003d38:	4b59      	ldr	r3, [pc, #356]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d3a:	2280      	movs	r2, #128	; 0x80
 8003d3c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 8003d3e:	485f      	ldr	r0, [pc, #380]	; (8003ebc <W25qxx_Init+0x264>)
 8003d40:	f00e fa6c 	bl	801221c <puts>
#endif
		break;
 8003d44:	e044      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8003d46:	4b56      	ldr	r3, [pc, #344]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d48:	2206      	movs	r2, #6
 8003d4a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003d4c:	4b54      	ldr	r3, [pc, #336]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d4e:	2240      	movs	r2, #64	; 0x40
 8003d50:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8003d52:	485b      	ldr	r0, [pc, #364]	; (8003ec0 <W25qxx_Init+0x268>)
 8003d54:	f00e fa62 	bl	801221c <puts>
#endif
		break;
 8003d58:	e03a      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003d5a:	4b51      	ldr	r3, [pc, #324]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d5c:	2205      	movs	r2, #5
 8003d5e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8003d60:	4b4f      	ldr	r3, [pc, #316]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d62:	2220      	movs	r2, #32
 8003d64:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8003d66:	4857      	ldr	r0, [pc, #348]	; (8003ec4 <W25qxx_Init+0x26c>)
 8003d68:	f00e fa58 	bl	801221c <puts>
#endif
		break;
 8003d6c:	e030      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003d6e:	4b4c      	ldr	r3, [pc, #304]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d70:	2204      	movs	r2, #4
 8003d72:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8003d74:	4b4a      	ldr	r3, [pc, #296]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d76:	2210      	movs	r2, #16
 8003d78:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 8003d7a:	4853      	ldr	r0, [pc, #332]	; (8003ec8 <W25qxx_Init+0x270>)
 8003d7c:	f00e fa4e 	bl	801221c <puts>
#endif
		break;
 8003d80:	e026      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003d82:	4b47      	ldr	r3, [pc, #284]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d84:	2203      	movs	r2, #3
 8003d86:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8003d88:	4b45      	ldr	r3, [pc, #276]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d8a:	2208      	movs	r2, #8
 8003d8c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8003d8e:	484f      	ldr	r0, [pc, #316]	; (8003ecc <W25qxx_Init+0x274>)
 8003d90:	f00e fa44 	bl	801221c <puts>
#endif
		break;
 8003d94:	e01c      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8003d96:	4b42      	ldr	r3, [pc, #264]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d98:	2202      	movs	r2, #2
 8003d9a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003d9c:	4b40      	ldr	r3, [pc, #256]	; (8003ea0 <W25qxx_Init+0x248>)
 8003d9e:	2204      	movs	r2, #4
 8003da0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8003da2:	484b      	ldr	r0, [pc, #300]	; (8003ed0 <W25qxx_Init+0x278>)
 8003da4:	f00e fa3a 	bl	801221c <puts>
#endif
		break;
 8003da8:	e012      	b.n	8003dd0 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003daa:	4b3d      	ldr	r3, [pc, #244]	; (8003ea0 <W25qxx_Init+0x248>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003db0:	4b3b      	ldr	r3, [pc, #236]	; (8003ea0 <W25qxx_Init+0x248>)
 8003db2:	2202      	movs	r2, #2
 8003db4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 8003db6:	4847      	ldr	r0, [pc, #284]	; (8003ed4 <W25qxx_Init+0x27c>)
 8003db8:	f00e fa30 	bl	801221c <puts>
#endif
		break;
 8003dbc:	e008      	b.n	8003dd0 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8003dbe:	4846      	ldr	r0, [pc, #280]	; (8003ed8 <W25qxx_Init+0x280>)
 8003dc0:	f00e fa2c 	bl	801221c <puts>
#endif
		w25qxx.Lock = 0;
 8003dc4:	4b36      	ldr	r3, [pc, #216]	; (8003ea0 <W25qxx_Init+0x248>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	e063      	b.n	8003e98 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8003dd0:	4b33      	ldr	r3, [pc, #204]	; (8003ea0 <W25qxx_Init+0x248>)
 8003dd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dd6:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003dd8:	4b31      	ldr	r3, [pc, #196]	; (8003ea0 <W25qxx_Init+0x248>)
 8003dda:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003dde:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003de0:	4b2f      	ldr	r3, [pc, #188]	; (8003ea0 <W25qxx_Init+0x248>)
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	011b      	lsls	r3, r3, #4
 8003de6:	4a2e      	ldr	r2, [pc, #184]	; (8003ea0 <W25qxx_Init+0x248>)
 8003de8:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8003dea:	4b2d      	ldr	r3, [pc, #180]	; (8003ea0 <W25qxx_Init+0x248>)
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	4a2c      	ldr	r2, [pc, #176]	; (8003ea0 <W25qxx_Init+0x248>)
 8003df0:	6912      	ldr	r2, [r2, #16]
 8003df2:	fb02 f303 	mul.w	r3, r2, r3
 8003df6:	4a2a      	ldr	r2, [pc, #168]	; (8003ea0 <W25qxx_Init+0x248>)
 8003df8:	8952      	ldrh	r2, [r2, #10]
 8003dfa:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dfe:	4a28      	ldr	r2, [pc, #160]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e00:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003e02:	4b27      	ldr	r3, [pc, #156]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	4a25      	ldr	r2, [pc, #148]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e0a:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8003e0c:	4b24      	ldr	r3, [pc, #144]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	4a23      	ldr	r2, [pc, #140]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e12:	6912      	ldr	r2, [r2, #16]
 8003e14:	fb02 f303 	mul.w	r3, r2, r3
 8003e18:	0a9b      	lsrs	r3, r3, #10
 8003e1a:	4a21      	ldr	r2, [pc, #132]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e1c:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8003e1e:	f7ff fe5f 	bl	8003ae0 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8003e22:	2001      	movs	r0, #1
 8003e24:	f7ff fea8 	bl	8003b78 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8003e28:	2002      	movs	r0, #2
 8003e2a:	f7ff fea5 	bl	8003b78 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8003e2e:	2003      	movs	r0, #3
 8003e30:	f7ff fea2 	bl	8003b78 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8003e34:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e36:	895b      	ldrh	r3, [r3, #10]
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4828      	ldr	r0, [pc, #160]	; (8003edc <W25qxx_Init+0x284>)
 8003e3c:	f00e f968 	bl	8012110 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 8003e40:	4b17      	ldr	r3, [pc, #92]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	4619      	mov	r1, r3
 8003e46:	4826      	ldr	r0, [pc, #152]	; (8003ee0 <W25qxx_Init+0x288>)
 8003e48:	f00e f962 	bl	8012110 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8003e4c:	4b14      	ldr	r3, [pc, #80]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	4619      	mov	r1, r3
 8003e52:	4824      	ldr	r0, [pc, #144]	; (8003ee4 <W25qxx_Init+0x28c>)
 8003e54:	f00e f95c 	bl	8012110 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8003e58:	4b11      	ldr	r3, [pc, #68]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4822      	ldr	r0, [pc, #136]	; (8003ee8 <W25qxx_Init+0x290>)
 8003e60:	f00e f956 	bl	8012110 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8003e64:	4b0e      	ldr	r3, [pc, #56]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	4619      	mov	r1, r3
 8003e6a:	4820      	ldr	r0, [pc, #128]	; (8003eec <W25qxx_Init+0x294>)
 8003e6c:	f00e f950 	bl	8012110 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8003e70:	4b0b      	ldr	r3, [pc, #44]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	4619      	mov	r1, r3
 8003e76:	481e      	ldr	r0, [pc, #120]	; (8003ef0 <W25qxx_Init+0x298>)
 8003e78:	f00e f94a 	bl	8012110 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8003e7c:	4b08      	ldr	r3, [pc, #32]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	4619      	mov	r1, r3
 8003e82:	481c      	ldr	r0, [pc, #112]	; (8003ef4 <W25qxx_Init+0x29c>)
 8003e84:	f00e f944 	bl	8012110 <iprintf>
	printf("w25qxx Init Done\r\n");
 8003e88:	481b      	ldr	r0, [pc, #108]	; (8003ef8 <W25qxx_Init+0x2a0>)
 8003e8a:	f00e f9c7 	bl	801221c <puts>
#endif
	w25qxx.Lock = 0;
 8003e8e:	4b04      	ldr	r3, [pc, #16]	; (8003ea0 <W25qxx_Init+0x248>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8003e96:	2301      	movs	r3, #1
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	20005678 	.word	0x20005678
 8003ea4:	40020c00 	.word	0x40020c00
 8003ea8:	08016d44 	.word	0x08016d44
 8003eac:	08016d5c 	.word	0x08016d5c
 8003eb0:	08016d70 	.word	0x08016d70
 8003eb4:	08016d88 	.word	0x08016d88
 8003eb8:	08016da0 	.word	0x08016da0
 8003ebc:	08016db8 	.word	0x08016db8
 8003ec0:	08016dd0 	.word	0x08016dd0
 8003ec4:	08016de8 	.word	0x08016de8
 8003ec8:	08016e00 	.word	0x08016e00
 8003ecc:	08016e18 	.word	0x08016e18
 8003ed0:	08016e30 	.word	0x08016e30
 8003ed4:	08016e48 	.word	0x08016e48
 8003ed8:	08016e60 	.word	0x08016e60
 8003edc:	08016e74 	.word	0x08016e74
 8003ee0:	08016e94 	.word	0x08016e94
 8003ee4:	08016eac 	.word	0x08016eac
 8003ee8:	08016ecc 	.word	0x08016ecc
 8003eec:	08016ee8 	.word	0x08016ee8
 8003ef0:	08016f08 	.word	0x08016f08
 8003ef4:	08016f24 	.word	0x08016f24
 8003ef8:	08016f44 	.word	0x08016f44

08003efc <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003f04:	e002      	b.n	8003f0c <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003f06:	2001      	movs	r0, #1
 8003f08:	f009 ff89 	bl	800de1e <osDelay>
	while (w25qxx.Lock == 1)
 8003f0c:	4b2d      	ldr	r3, [pc, #180]	; (8003fc4 <W25qxx_EraseSector+0xc8>)
 8003f0e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d0f7      	beq.n	8003f06 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8003f16:	4b2b      	ldr	r3, [pc, #172]	; (8003fc4 <W25qxx_EraseSector+0xc8>)
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 8003f1e:	f003 ff27 	bl	8007d70 <HAL_GetTick>
 8003f22:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4828      	ldr	r0, [pc, #160]	; (8003fc8 <W25qxx_EraseSector+0xcc>)
 8003f28:	f00e f8f2 	bl	8012110 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 8003f2c:	f7ff fe6a 	bl	8003c04 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8003f30:	4b24      	ldr	r3, [pc, #144]	; (8003fc4 <W25qxx_EraseSector+0xc8>)
 8003f32:	691a      	ldr	r2, [r3, #16]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	fb02 f303 	mul.w	r3, r2, r3
 8003f3a:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8003f3c:	f7ff fe06 	bl	8003b4c <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003f40:	2200      	movs	r2, #0
 8003f42:	2140      	movs	r1, #64	; 0x40
 8003f44:	4821      	ldr	r0, [pc, #132]	; (8003fcc <W25qxx_EraseSector+0xd0>)
 8003f46:	f004 fc8d 	bl	8008864 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003f4a:	4b1e      	ldr	r3, [pc, #120]	; (8003fc4 <W25qxx_EraseSector+0xc8>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d909      	bls.n	8003f66 <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8003f52:	2021      	movs	r0, #33	; 0x21
 8003f54:	f7ff fd78 	bl	8003a48 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	0e1b      	lsrs	r3, r3, #24
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff fd72 	bl	8003a48 <W25qxx_Spi>
 8003f64:	e002      	b.n	8003f6c <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8003f66:	2020      	movs	r0, #32
 8003f68:	f7ff fd6e 	bl	8003a48 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	0c1b      	lsrs	r3, r3, #16
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff fd68 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	0a1b      	lsrs	r3, r3, #8
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7ff fd62 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff fd5d 	bl	8003a48 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003f8e:	2201      	movs	r2, #1
 8003f90:	2140      	movs	r1, #64	; 0x40
 8003f92:	480e      	ldr	r0, [pc, #56]	; (8003fcc <W25qxx_EraseSector+0xd0>)
 8003f94:	f004 fc66 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003f98:	f7ff fe34 	bl	8003c04 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 8003f9c:	f003 fee8 	bl	8007d70 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	4809      	ldr	r0, [pc, #36]	; (8003fd0 <W25qxx_EraseSector+0xd4>)
 8003faa:	f00e f8b1 	bl	8012110 <iprintf>
#endif
	W25qxx_Delay(1);
 8003fae:	2001      	movs	r0, #1
 8003fb0:	f009 ff35 	bl	800de1e <osDelay>
	w25qxx.Lock = 0;
 8003fb4:	4b03      	ldr	r3, [pc, #12]	; (8003fc4 <W25qxx_EraseSector+0xc8>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003fbc:	bf00      	nop
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20005678 	.word	0x20005678
 8003fc8:	08016f9c 	.word	0x08016f9c
 8003fcc:	40020c00 	.word	0x40020c00
 8003fd0:	08016fc0 	.word	0x08016fc0

08003fd4 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003fdc:	4b07      	ldr	r3, [pc, #28]	; (8003ffc <W25qxx_SectorToPage+0x28>)
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	4a05      	ldr	r2, [pc, #20]	; (8003ffc <W25qxx_SectorToPage+0x28>)
 8003fe8:	8952      	ldrh	r2, [r2, #10]
 8003fea:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	20005678 	.word	0x20005678

08004000 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800400e:	e002      	b.n	8004016 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8004010:	2001      	movs	r0, #1
 8004012:	f009 ff04 	bl	800de1e <osDelay>
	while (w25qxx.Lock == 1)
 8004016:	4b57      	ldr	r3, [pc, #348]	; (8004174 <W25qxx_WritePage+0x174>)
 8004018:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800401c:	2b01      	cmp	r3, #1
 800401e:	d0f7      	beq.n	8004010 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8004020:	4b54      	ldr	r3, [pc, #336]	; (8004174 <W25qxx_WritePage+0x174>)
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4413      	add	r3, r2
 800402e:	4a51      	ldr	r2, [pc, #324]	; (8004174 <W25qxx_WritePage+0x174>)
 8004030:	8952      	ldrh	r2, [r2, #10]
 8004032:	4293      	cmp	r3, r2
 8004034:	d802      	bhi.n	800403c <W25qxx_WritePage+0x3c>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d105      	bne.n	8004048 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800403c:	4b4d      	ldr	r3, [pc, #308]	; (8004174 <W25qxx_WritePage+0x174>)
 800403e:	895b      	ldrh	r3, [r3, #10]
 8004040:	461a      	mov	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	4413      	add	r3, r2
 800404e:	4a49      	ldr	r2, [pc, #292]	; (8004174 <W25qxx_WritePage+0x174>)
 8004050:	8952      	ldrh	r2, [r2, #10]
 8004052:	4293      	cmp	r3, r2
 8004054:	d905      	bls.n	8004062 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004056:	4b47      	ldr	r3, [pc, #284]	; (8004174 <W25qxx_WritePage+0x174>)
 8004058:	895b      	ldrh	r3, [r3, #10]
 800405a:	461a      	mov	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	68b9      	ldr	r1, [r7, #8]
 8004068:	4843      	ldr	r0, [pc, #268]	; (8004178 <W25qxx_WritePage+0x178>)
 800406a:	f00e f851 	bl	8012110 <iprintf>
	W25qxx_Delay(100);
 800406e:	2064      	movs	r0, #100	; 0x64
 8004070:	f009 fed5 	bl	800de1e <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004074:	f003 fe7c 	bl	8007d70 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 800407a:	f7ff fdc3 	bl	8003c04 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800407e:	f7ff fd65 	bl	8003b4c <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004082:	2200      	movs	r2, #0
 8004084:	2140      	movs	r1, #64	; 0x40
 8004086:	483d      	ldr	r0, [pc, #244]	; (800417c <W25qxx_WritePage+0x17c>)
 8004088:	f004 fbec 	bl	8008864 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 800408c:	4b39      	ldr	r3, [pc, #228]	; (8004174 <W25qxx_WritePage+0x174>)
 800408e:	895b      	ldrh	r3, [r3, #10]
 8004090:	461a      	mov	r2, r3
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	fb03 f302 	mul.w	r3, r3, r2
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	4413      	add	r3, r2
 800409c:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 800409e:	4b35      	ldr	r3, [pc, #212]	; (8004174 <W25qxx_WritePage+0x174>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b08      	cmp	r3, #8
 80040a4:	d909      	bls.n	80040ba <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 80040a6:	2012      	movs	r0, #18
 80040a8:	f7ff fcce 	bl	8003a48 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	0e1b      	lsrs	r3, r3, #24
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff fcc8 	bl	8003a48 <W25qxx_Spi>
 80040b8:	e002      	b.n	80040c0 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 80040ba:	2002      	movs	r0, #2
 80040bc:	f7ff fcc4 	bl	8003a48 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	0c1b      	lsrs	r3, r3, #16
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7ff fcbe 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	0a1b      	lsrs	r3, r3, #8
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff fcb8 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff fcb3 	bl	8003a48 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	2364      	movs	r3, #100	; 0x64
 80040e8:	68f9      	ldr	r1, [r7, #12]
 80040ea:	4825      	ldr	r0, [pc, #148]	; (8004180 <W25qxx_WritePage+0x180>)
 80040ec:	f007 f9a9 	bl	800b442 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80040f0:	2201      	movs	r2, #1
 80040f2:	2140      	movs	r1, #64	; 0x40
 80040f4:	4821      	ldr	r0, [pc, #132]	; (800417c <W25qxx_WritePage+0x17c>)
 80040f6:	f004 fbb5 	bl	8008864 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80040fa:	f7ff fd83 	bl	8003c04 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 80040fe:	f003 fe37 	bl	8007d70 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
 800410e:	e018      	b.n	8004142 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f003 0307 	and.w	r3, r3, #7
 8004116:	2b00      	cmp	r3, #0
 8004118:	d108      	bne.n	800412c <W25qxx_WritePage+0x12c>
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2b02      	cmp	r3, #2
 800411e:	d905      	bls.n	800412c <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 8004120:	4818      	ldr	r0, [pc, #96]	; (8004184 <W25qxx_WritePage+0x184>)
 8004122:	f00e f87b 	bl	801221c <puts>
			W25qxx_Delay(10);
 8004126:	200a      	movs	r0, #10
 8004128:	f009 fe79 	bl	800de1e <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	4413      	add	r3, r2
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	4619      	mov	r1, r3
 8004136:	4814      	ldr	r0, [pc, #80]	; (8004188 <W25qxx_WritePage+0x188>)
 8004138:	f00d ffea 	bl	8012110 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	3301      	adds	r3, #1
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d3e2      	bcc.n	8004110 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 800414a:	480e      	ldr	r0, [pc, #56]	; (8004184 <W25qxx_WritePage+0x184>)
 800414c:	f00e f866 	bl	801221c <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8004150:	6939      	ldr	r1, [r7, #16]
 8004152:	480e      	ldr	r0, [pc, #56]	; (800418c <W25qxx_WritePage+0x18c>)
 8004154:	f00d ffdc 	bl	8012110 <iprintf>
	W25qxx_Delay(100);
 8004158:	2064      	movs	r0, #100	; 0x64
 800415a:	f009 fe60 	bl	800de1e <osDelay>
#endif
	W25qxx_Delay(1);
 800415e:	2001      	movs	r0, #1
 8004160:	f009 fe5d 	bl	800de1e <osDelay>
	w25qxx.Lock = 0;
 8004164:	4b03      	ldr	r3, [pc, #12]	; (8004174 <W25qxx_WritePage+0x174>)
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800416c:	bf00      	nop
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	20005678 	.word	0x20005678
 8004178:	08017224 	.word	0x08017224
 800417c:	40020c00 	.word	0x40020c00
 8004180:	20005090 	.word	0x20005090
 8004184:	08017260 	.word	0x08017260
 8004188:	08017264 	.word	0x08017264
 800418c:	0801726c 	.word	0x0801726c

08004190 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
 800419c:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 800419e:	4b36      	ldr	r3, [pc, #216]	; (8004278 <W25qxx_WriteSector+0xe8>)
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d802      	bhi.n	80041ae <W25qxx_WriteSector+0x1e>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d102      	bne.n	80041b4 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80041ae:	4b32      	ldr	r3, [pc, #200]	; (8004278 <W25qxx_WriteSector+0xe8>)
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	68b9      	ldr	r1, [r7, #8]
 80041ba:	4830      	ldr	r0, [pc, #192]	; (800427c <W25qxx_WriteSector+0xec>)
 80041bc:	f00d ffa8 	bl	8012110 <iprintf>
	W25qxx_Delay(100);
 80041c0:	2064      	movs	r0, #100	; 0x64
 80041c2:	f009 fe2c 	bl	800de1e <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80041c6:	4b2c      	ldr	r3, [pc, #176]	; (8004278 <W25qxx_WriteSector+0xe8>)
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d306      	bcc.n	80041de <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 80041d0:	482b      	ldr	r0, [pc, #172]	; (8004280 <W25qxx_WriteSector+0xf0>)
 80041d2:	f00e f823 	bl	801221c <puts>
		W25qxx_Delay(100);
 80041d6:	2064      	movs	r0, #100	; 0x64
 80041d8:	f009 fe21 	bl	800de1e <osDelay>
#endif
		return;
 80041dc:	e048      	b.n	8004270 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	441a      	add	r2, r3
 80041e4:	4b24      	ldr	r3, [pc, #144]	; (8004278 <W25qxx_WriteSector+0xe8>)
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d905      	bls.n	80041f8 <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80041ec:	4b22      	ldr	r3, [pc, #136]	; (8004278 <W25qxx_WriteSector+0xe8>)
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	e001      	b.n	80041fc <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80041fc:	68b8      	ldr	r0, [r7, #8]
 80041fe:	f7ff fee9 	bl	8003fd4 <W25qxx_SectorToPage>
 8004202:	4602      	mov	r2, r0
 8004204:	4b1c      	ldr	r3, [pc, #112]	; (8004278 <W25qxx_WriteSector+0xe8>)
 8004206:	895b      	ldrh	r3, [r3, #10]
 8004208:	4619      	mov	r1, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004210:	4413      	add	r3, r2
 8004212:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004214:	4b18      	ldr	r3, [pc, #96]	; (8004278 <W25qxx_WriteSector+0xe8>)
 8004216:	895b      	ldrh	r3, [r3, #10]
 8004218:	461a      	mov	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004220:	fb02 f201 	mul.w	r2, r2, r1
 8004224:	1a9b      	subs	r3, r3, r2
 8004226:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	69f9      	ldr	r1, [r7, #28]
 800422e:	68f8      	ldr	r0, [r7, #12]
 8004230:	f7ff fee6 	bl	8004000 <W25qxx_WritePage>
		StartPage++;
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	3301      	adds	r3, #1
 8004238:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 800423a:	4b0f      	ldr	r3, [pc, #60]	; (8004278 <W25qxx_WriteSector+0xe8>)
 800423c:	895b      	ldrh	r3, [r3, #10]
 800423e:	461a      	mov	r2, r3
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	1a9a      	subs	r2, r3, r2
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	4413      	add	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800424a:	4b0b      	ldr	r3, [pc, #44]	; (8004278 <W25qxx_WriteSector+0xe8>)
 800424c:	895b      	ldrh	r3, [r3, #10]
 800424e:	461a      	mov	r2, r3
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	4413      	add	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800425a:	2300      	movs	r3, #0
 800425c:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	2b00      	cmp	r3, #0
 8004262:	dce1      	bgt.n	8004228 <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004264:	4807      	ldr	r0, [pc, #28]	; (8004284 <W25qxx_WriteSector+0xf4>)
 8004266:	f00d ffd9 	bl	801221c <puts>
	W25qxx_Delay(100);
 800426a:	2064      	movs	r0, #100	; 0x64
 800426c:	f009 fdd7 	bl	800de1e <osDelay>
#endif
}
 8004270:	3720      	adds	r7, #32
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	20005678 	.word	0x20005678
 800427c:	08017290 	.word	0x08017290
 8004280:	080172d0 	.word	0x080172d0
 8004284:	080172f0 	.word	0x080172f0

08004288 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004296:	e002      	b.n	800429e <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8004298:	2001      	movs	r0, #1
 800429a:	f009 fdc0 	bl	800de1e <osDelay>
	while (w25qxx.Lock == 1)
 800429e:	4b54      	ldr	r3, [pc, #336]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042a0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d0f7      	beq.n	8004298 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80042a8:	4b51      	ldr	r3, [pc, #324]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80042b0:	4b4f      	ldr	r3, [pc, #316]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042b2:	895b      	ldrh	r3, [r3, #10]
 80042b4:	461a      	mov	r2, r3
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d802      	bhi.n	80042c2 <W25qxx_ReadPage+0x3a>
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d102      	bne.n	80042c8 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80042c2:	4b4b      	ldr	r3, [pc, #300]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042c4:	895b      	ldrh	r3, [r3, #10]
 80042c6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	4413      	add	r3, r2
 80042ce:	4a48      	ldr	r2, [pc, #288]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042d0:	8952      	ldrh	r2, [r2, #10]
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d905      	bls.n	80042e2 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80042d6:	4b46      	ldr	r3, [pc, #280]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042d8:	895b      	ldrh	r3, [r3, #10]
 80042da:	461a      	mov	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	68b9      	ldr	r1, [r7, #8]
 80042e8:	4842      	ldr	r0, [pc, #264]	; (80043f4 <W25qxx_ReadPage+0x16c>)
 80042ea:	f00d ff11 	bl	8012110 <iprintf>
	W25qxx_Delay(100);
 80042ee:	2064      	movs	r0, #100	; 0x64
 80042f0:	f009 fd95 	bl	800de1e <osDelay>
	uint32_t StartTime = HAL_GetTick();
 80042f4:	f003 fd3c 	bl	8007d70 <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80042fa:	4b3d      	ldr	r3, [pc, #244]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80042fc:	895b      	ldrh	r3, [r3, #10]
 80042fe:	461a      	mov	r2, r3
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	fb03 f302 	mul.w	r3, r3, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	4413      	add	r3, r2
 800430a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800430c:	2200      	movs	r2, #0
 800430e:	2140      	movs	r1, #64	; 0x40
 8004310:	4839      	ldr	r0, [pc, #228]	; (80043f8 <W25qxx_ReadPage+0x170>)
 8004312:	f004 faa7 	bl	8008864 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004316:	4b36      	ldr	r3, [pc, #216]	; (80043f0 <W25qxx_ReadPage+0x168>)
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	2b08      	cmp	r3, #8
 800431c:	d909      	bls.n	8004332 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 800431e:	200c      	movs	r0, #12
 8004320:	f7ff fb92 	bl	8003a48 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	0e1b      	lsrs	r3, r3, #24
 8004328:	b2db      	uxtb	r3, r3
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fb8c 	bl	8003a48 <W25qxx_Spi>
 8004330:	e002      	b.n	8004338 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8004332:	200b      	movs	r0, #11
 8004334:	f7ff fb88 	bl	8003a48 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	0c1b      	lsrs	r3, r3, #16
 800433c:	b2db      	uxtb	r3, r3
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff fb82 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	0a1b      	lsrs	r3, r3, #8
 8004348:	b2db      	uxtb	r3, r3
 800434a:	4618      	mov	r0, r3
 800434c:	f7ff fb7c 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff fb77 	bl	8003a48 <W25qxx_Spi>
	W25qxx_Spi(0);
 800435a:	2000      	movs	r0, #0
 800435c:	f7ff fb74 	bl	8003a48 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	b29a      	uxth	r2, r3
 8004364:	2364      	movs	r3, #100	; 0x64
 8004366:	68f9      	ldr	r1, [r7, #12]
 8004368:	4824      	ldr	r0, [pc, #144]	; (80043fc <W25qxx_ReadPage+0x174>)
 800436a:	f007 f9a6 	bl	800b6ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800436e:	2201      	movs	r2, #1
 8004370:	2140      	movs	r1, #64	; 0x40
 8004372:	4821      	ldr	r0, [pc, #132]	; (80043f8 <W25qxx_ReadPage+0x170>)
 8004374:	f004 fa76 	bl	8008864 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004378:	f003 fcfa 	bl	8007d70 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]
 8004388:	e018      	b.n	80043bc <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	2b00      	cmp	r3, #0
 8004392:	d108      	bne.n	80043a6 <W25qxx_ReadPage+0x11e>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2b02      	cmp	r3, #2
 8004398:	d905      	bls.n	80043a6 <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 800439a:	4819      	ldr	r0, [pc, #100]	; (8004400 <W25qxx_ReadPage+0x178>)
 800439c:	f00d ff3e 	bl	801221c <puts>
			W25qxx_Delay(10);
 80043a0:	200a      	movs	r0, #10
 80043a2:	f009 fd3c 	bl	800de1e <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	4413      	add	r3, r2
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	4619      	mov	r1, r3
 80043b0:	4814      	ldr	r0, [pc, #80]	; (8004404 <W25qxx_ReadPage+0x17c>)
 80043b2:	f00d fead 	bl	8012110 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	3301      	adds	r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d3e2      	bcc.n	800438a <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 80043c4:	480e      	ldr	r0, [pc, #56]	; (8004400 <W25qxx_ReadPage+0x178>)
 80043c6:	f00d ff29 	bl	801221c <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 80043ca:	6939      	ldr	r1, [r7, #16]
 80043cc:	480e      	ldr	r0, [pc, #56]	; (8004408 <W25qxx_ReadPage+0x180>)
 80043ce:	f00d fe9f 	bl	8012110 <iprintf>
	W25qxx_Delay(100);
 80043d2:	2064      	movs	r0, #100	; 0x64
 80043d4:	f009 fd23 	bl	800de1e <osDelay>
#endif
	W25qxx_Delay(1);
 80043d8:	2001      	movs	r0, #1
 80043da:	f009 fd20 	bl	800de1e <osDelay>
	w25qxx.Lock = 0;
 80043de:	4b04      	ldr	r3, [pc, #16]	; (80043f0 <W25qxx_ReadPage+0x168>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80043e6:	bf00      	nop
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	20005678 	.word	0x20005678
 80043f4:	0801743c 	.word	0x0801743c
 80043f8:	40020c00 	.word	0x40020c00
 80043fc:	20005090 	.word	0x20005090
 8004400:	08017260 	.word	0x08017260
 8004404:	08017264 	.word	0x08017264
 8004408:	08017478 	.word	0x08017478

0800440c <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b088      	sub	sp, #32
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 800441a:	4b36      	ldr	r3, [pc, #216]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	429a      	cmp	r2, r3
 8004422:	d802      	bhi.n	800442a <W25qxx_ReadSector+0x1e>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d102      	bne.n	8004430 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 800442a:	4b32      	ldr	r3, [pc, #200]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	68b9      	ldr	r1, [r7, #8]
 8004436:	4830      	ldr	r0, [pc, #192]	; (80044f8 <W25qxx_ReadSector+0xec>)
 8004438:	f00d fe6a 	bl	8012110 <iprintf>
	W25qxx_Delay(100);
 800443c:	2064      	movs	r0, #100	; 0x64
 800443e:	f009 fcee 	bl	800de1e <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004442:	4b2c      	ldr	r3, [pc, #176]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	429a      	cmp	r2, r3
 800444a:	d306      	bcc.n	800445a <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 800444c:	482b      	ldr	r0, [pc, #172]	; (80044fc <W25qxx_ReadSector+0xf0>)
 800444e:	f00d fee5 	bl	801221c <puts>
		W25qxx_Delay(100);
 8004452:	2064      	movs	r0, #100	; 0x64
 8004454:	f009 fce3 	bl	800de1e <osDelay>
#endif
		return;
 8004458:	e048      	b.n	80044ec <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	441a      	add	r2, r3
 8004460:	4b24      	ldr	r3, [pc, #144]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	429a      	cmp	r2, r3
 8004466:	d905      	bls.n	8004474 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8004468:	4b22      	ldr	r3, [pc, #136]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	61bb      	str	r3, [r7, #24]
 8004472:	e001      	b.n	8004478 <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004478:	68b8      	ldr	r0, [r7, #8]
 800447a:	f7ff fdab 	bl	8003fd4 <W25qxx_SectorToPage>
 800447e:	4602      	mov	r2, r0
 8004480:	4b1c      	ldr	r3, [pc, #112]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 8004482:	895b      	ldrh	r3, [r3, #10]
 8004484:	4619      	mov	r1, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	fbb3 f3f1 	udiv	r3, r3, r1
 800448c:	4413      	add	r3, r2
 800448e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004490:	4b18      	ldr	r3, [pc, #96]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 8004492:	895b      	ldrh	r3, [r3, #10]
 8004494:	461a      	mov	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	fbb3 f1f2 	udiv	r1, r3, r2
 800449c:	fb02 f201 	mul.w	r2, r2, r1
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	69f9      	ldr	r1, [r7, #28]
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f7ff feec 	bl	8004288 <W25qxx_ReadPage>
		StartPage++;
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	3301      	adds	r3, #1
 80044b4:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 80044b6:	4b0f      	ldr	r3, [pc, #60]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 80044b8:	895b      	ldrh	r3, [r3, #10]
 80044ba:	461a      	mov	r2, r3
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	1a9a      	subs	r2, r3, r2
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	4413      	add	r3, r2
 80044c4:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80044c6:	4b0b      	ldr	r3, [pc, #44]	; (80044f4 <W25qxx_ReadSector+0xe8>)
 80044c8:	895b      	ldrh	r3, [r3, #10]
 80044ca:	461a      	mov	r2, r3
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	1ad3      	subs	r3, r2, r3
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	4413      	add	r3, r2
 80044d4:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	dce1      	bgt.n	80044a4 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 80044e0:	4807      	ldr	r0, [pc, #28]	; (8004500 <W25qxx_ReadSector+0xf4>)
 80044e2:	f00d fe9b 	bl	801221c <puts>
	W25qxx_Delay(100);
 80044e6:	2064      	movs	r0, #100	; 0x64
 80044e8:	f009 fc99 	bl	800de1e <osDelay>
#endif
}
 80044ec:	3720      	adds	r7, #32
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20005678 	.word	0x20005678
 80044f8:	0801749c 	.word	0x0801749c
 80044fc:	080174dc 	.word	0x080174dc
 8004500:	080174fc 	.word	0x080174fc

08004504 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	4611      	mov	r1, r2
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	4798      	blx	r3
 800451e:	4603      	mov	r3, r0
 8004520:	4618      	mov	r0, r3
 8004522:	3708      	adds	r7, #8
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
 800452c:	2301      	movs	r3, #1
 800452e:	4618      	mov	r0, r3
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	460b      	mov	r3, r1
 8004542:	70fb      	strb	r3, [r7, #3]
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	70fb      	strb	r3, [r7, #3]
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 800457a:	2309      	movs	r3, #9
 800457c:	e01b      	b.n	80045b6 <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalBegin();
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 fa76 	bl	8004a78 <_ZN10IridiumSBD13internalBeginEv>
 800458c:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00b      	beq.n	80045b4 <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 fdac 	bl	8005104 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 80045ac:	2100      	movs	r1, #0
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 fcf6 	bl	8004fa0 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 80045b4:	68fb      	ldr	r3, [r7, #12]
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <_ZN10IridiumSBD5sleepEv>:
   return ret;
}

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b084      	sub	sp, #16
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d001      	beq.n	80045d4 <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 80045d0:	2309      	movs	r3, #9
 80045d2:	e028      	b.n	8004626 <_ZN10IridiumSBD5sleepEv+0x68>

   if (this->useSerial && (this->sleepPin == -1))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d007      	beq.n	80045ee <_ZN10IridiumSBD5sleepEv+0x30>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e8:	d101      	bne.n	80045ee <_ZN10IridiumSBD5sleepEv+0x30>
      return ISBD_NO_SLEEP_PIN;
 80045ea:	230b      	movs	r3, #11
 80045ec:	e01b      	b.n	8004626 <_ZN10IridiumSBD5sleepEv+0x68>

   this->reentrant = true;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalSleep();
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fbc8 	bl	8004d8c <_ZN10IridiumSBD13internalSleepEv>
 80045fc:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   if (ret == ISBD_SUCCESS)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10b      	bne.n	8004624 <_ZN10IridiumSBD5sleepEv+0x66>
   {
      if (this->useSerial)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004612:	2b00      	cmp	r3, #0
 8004614:	d002      	beq.n	800461c <_ZN10IridiumSBD5sleepEv+0x5e>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 fd74 	bl	8005104 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 800461c:	2100      	movs	r1, #0
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 fcbe 	bl	8004fa0 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004624:	68fb      	ldr	r3, [r7, #12]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b082      	sub	sp, #8
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	460b      	mov	r3, r1
 8004638:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	78fa      	ldrb	r2, [r7, #3]
 800463e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
   if (enable)
 8004642:	78fb      	ldrb	r3, [r7, #3]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00e      	beq.n	8004666 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004656:	f083 0301 	eor.w	r3, r3, #1
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f9b3 	bl	80049cc <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
	...

08004670 <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 8004670:	b5b0      	push	{r4, r5, r7, lr}
 8004672:	b09c      	sub	sp, #112	; 0x70
 8004674:	af02      	add	r7, sp, #8
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 800467a:	2301      	movs	r3, #1
 800467c:	2201      	movs	r2, #1
 800467e:	493f      	ldr	r1, [pc, #252]	; (800477c <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 fd4d 	bl	8005120 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8004686:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800468a:	4b3d      	ldr	r3, [pc, #244]	; (8004780 <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	4b3d      	ldr	r3, [pc, #244]	; (8004784 <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 8004690:	2218      	movs	r2, #24
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 fb8c 	bl	8004db0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004698:	4603      	mov	r3, r0
 800469a:	f083 0301 	eor.w	r3, r3, #1
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d009      	beq.n	80046b8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fc49 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 80046b0:	2304      	movs	r3, #4
 80046b2:	e05e      	b.n	8004772 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 80046b4:	2303      	movs	r3, #3
 80046b6:	e05c      	b.n	8004772 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 80046b8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80046bc:	4618      	mov	r0, r3
 80046be:	f00c fa23 	bl	8010b08 <isxdigit>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 80046c8:	230c      	movs	r3, #12
 80046ca:	e052      	b.n	8004772 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 80046cc:	2372      	movs	r3, #114	; 0x72
 80046ce:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 80046d0:	2304      	movs	r3, #4
 80046d2:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 80046d4:	230b      	movs	r3, #11
 80046d6:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 80046d8:	230e      	movs	r3, #14
 80046da:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 80046dc:	2317      	movs	r3, #23
 80046de:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 80046e0:	2337      	movs	r3, #55	; 0x37
 80046e2:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 80046e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80046e8:	2210      	movs	r2, #16
 80046ea:	2100      	movs	r1, #0
 80046ec:	4618      	mov	r0, r3
 80046ee:	f00e fe3f 	bl	8013370 <strtoul>
 80046f2:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 80046f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046f6:	4a24      	ldr	r2, [pc, #144]	; (8004788 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 80046f8:	fba2 2303 	umull	r2, r3, r2, r3
 80046fc:	099b      	lsrs	r3, r3, #6
 80046fe:	225a      	movs	r2, #90	; 0x5a
 8004700:	fb02 f303 	mul.w	r3, r2, r3
 8004704:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 8004706:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004708:	085b      	lsrs	r3, r3, #1
 800470a:	4a20      	ldr	r2, [pc, #128]	; (800478c <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 800470c:	fba2 2303 	umull	r2, r3, r2, r3
 8004710:	095b      	lsrs	r3, r3, #5
 8004712:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 8004720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004722:	225a      	movs	r2, #90	; 0x5a
 8004724:	fb02 f303 	mul.w	r3, r2, r3
 8004728:	4a17      	ldr	r2, [pc, #92]	; (8004788 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	099b      	lsrs	r3, r3, #6
 8004730:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004732:	4413      	add	r3, r2
 8004734:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 8004736:	f107 0314 	add.w	r3, r7, #20
 800473a:	4618      	mov	r0, r3
 800473c:	f00c fc1e 	bl	8010f7c <mktime>
 8004740:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 8004744:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004746:	4618      	mov	r0, r3
 8004748:	f04f 0100 	mov.w	r1, #0
 800474c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004750:	1884      	adds	r4, r0, r2
 8004752:	eb41 0503 	adc.w	r5, r1, r3
 8004756:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 800475a:	f107 0308 	add.w	r3, r7, #8
 800475e:	4618      	mov	r0, r3
 8004760:	f00c f9da 	bl	8010b18 <localtime>
 8004764:	4603      	mov	r3, r0
 8004766:	2224      	movs	r2, #36	; 0x24
 8004768:	4619      	mov	r1, r3
 800476a:	6838      	ldr	r0, [r7, #0]
 800476c:	f00c fafe 	bl	8010d6c <memcpy>
   return ISBD_SUCCESS;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3768      	adds	r7, #104	; 0x68
 8004776:	46bd      	mov	sp, r7
 8004778:	bdb0      	pop	{r4, r5, r7, pc}
 800477a:	bf00      	nop
 800477c:	080175b8 	.word	0x080175b8
 8004780:	080175d0 	.word	0x080175d0
 8004784:	080175c4 	.word	0x080175c4
 8004788:	10624dd3 	.word	0x10624dd3
 800478c:	b60b60b7 	.word	0xb60b60b7

08004790 <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af02      	add	r7, sp, #8
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b07      	cmp	r3, #7
 80047a0:	d801      	bhi.n	80047a6 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 80047a2:	2308      	movs	r3, #8
 80047a4:	e01e      	b.n	80047e4 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 80047a6:	2301      	movs	r3, #1
 80047a8:	2201      	movs	r2, #1
 80047aa:	4910      	ldr	r1, [pc, #64]	; (80047ec <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f000 fcb7 	bl	8005120 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	4b0e      	ldr	r3, [pc, #56]	; (80047f0 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 80047b6:	9300      	str	r3, [sp, #0]
 80047b8:	4b0e      	ldr	r3, [pc, #56]	; (80047f4 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 80047ba:	68b9      	ldr	r1, [r7, #8]
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 faf7 	bl	8004db0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f083 0301 	eor.w	r3, r3, #1
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d009      	beq.n	80047e2 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fbb4 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 80047da:	2304      	movs	r3, #4
 80047dc:	e002      	b.n	80047e4 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 80047de:	2303      	movs	r3, #3
 80047e0:	e000      	b.n	80047e4 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	080175d8 	.word	0x080175d8
 80047f0:	080175d0 	.word	0x080175d0
 80047f4:	080175e4 	.word	0x080175e4

080047f8 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	460b      	mov	r3, r1
 8004802:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800480a:	2b00      	cmp	r3, #0
 800480c:	d004      	beq.n	8004818 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 800480e:	4918      	ldr	r1, [pc, #96]	; (8004870 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 fd2d 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004816:	e028      	b.n	800486a <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f001 f80b 	bl	8005834 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 800481e:	78fb      	ldrb	r3, [r7, #3]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00b      	beq.n	800483c <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004830:	4313      	orrs	r3, r2
 8004832:	b2da      	uxtb	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 800483a:	e00f      	b.n	800485c <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004842:	b25a      	sxtb	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800484a:	b25b      	sxtb	r3, r3
 800484c:	43db      	mvns	r3, r3
 800484e:	b25b      	sxtb	r3, r3
 8004850:	4013      	ands	r3, r2
 8004852:	b25b      	sxtb	r3, r3
 8004854:	b2da      	uxtb	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004862:	4619      	mov	r1, r3
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f001 f820 	bl	80058aa <_ZN10IridiumSBD11set9603pinsEh>
}
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	08017600 	.word	0x08017600

08004874 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004882:	2b00      	cmp	r3, #0
 8004884:	d005      	beq.n	8004892 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004886:	4912      	ldr	r1, [pc, #72]	; (80048d0 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 fcf1 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 800488e:	2300      	movs	r3, #0
 8004890:	e01a      	b.n	80048c8 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 ffce 	bl	8005834 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 80048a4:	4013      	ands	r3, r2
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 80048c2:	2301      	movs	r3, #1
 80048c4:	e000      	b.n	80048c8 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 80048c6:	2300      	movs	r3, #0
  }
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3708      	adds	r7, #8
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	0801764c 	.word	0x0801764c

080048d4 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	460b      	mov	r3, r1
 80048de:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d004      	beq.n	80048f4 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 80048ea:	4918      	ldr	r1, [pc, #96]	; (800494c <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 fcbf 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80048f2:	e028      	b.n	8004946 <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 ff9d 	bl	8005834 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 80048fa:	78fb      	ldrb	r3, [r7, #3]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00b      	beq.n	8004918 <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 800490c:	4313      	orrs	r3, r2
 800490e:	b2da      	uxtb	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004916:	e00f      	b.n	8004938 <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800491e:	b25a      	sxtb	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004926:	b25b      	sxtb	r3, r3
 8004928:	43db      	mvns	r3, r3
 800492a:	b25b      	sxtb	r3, r3
 800492c:	4013      	ands	r3, r2
 800492e:	b25b      	sxtb	r3, r3
 8004930:	b2da      	uxtb	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800493e:	4619      	mov	r1, r3
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 ffb2 	bl	80058aa <_ZN10IridiumSBD11set9603pinsEh>
}
 8004946:	3708      	adds	r7, #8
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	08017698 	.word	0x08017698

08004950 <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	460b      	mov	r3, r1
 800495a:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004962:	2b00      	cmp	r3, #0
 8004964:	d004      	beq.n	8004970 <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004966:	4918      	ldr	r1, [pc, #96]	; (80049c8 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 fc81 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 800496e:	e028      	b.n	80049c2 <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f000 ff5f 	bl	8005834 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004976:	78fb      	ldrb	r3, [r7, #3]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00b      	beq.n	8004994 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004988:	4313      	orrs	r3, r2
 800498a:	b2da      	uxtb	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004992:	e00f      	b.n	80049b4 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800499a:	b25a      	sxtb	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 80049a2:	b25b      	sxtb	r3, r3
 80049a4:	43db      	mvns	r3, r3
 80049a6:	b25b      	sxtb	r3, r3
 80049a8:	4013      	ands	r3, r2
 80049aa:	b25b      	sxtb	r3, r3
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80049ba:	4619      	mov	r1, r3
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 ff74 	bl	80058aa <_ZN10IridiumSBD11set9603pinsEh>
}
 80049c2:	3708      	adds	r7, #8
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	080176e0 	.word	0x080176e0

080049cc <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d004      	beq.n	80049e8 <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 80049de:	4913      	ldr	r1, [pc, #76]	; (8004a2c <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f000 fc45 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80049e6:	e01d      	b.n	8004a24 <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 ff23 	bl	8005834 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80049f4:	b25a      	sxtb	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80049fc:	b25b      	sxtb	r3, r3
 80049fe:	43db      	mvns	r3, r3
 8004a00:	b25b      	sxtb	r3, r3
 8004a02:	4013      	ands	r3, r2
 8004a04:	b25b      	sxtb	r3, r3
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  set9603pins(IO_REGISTER); // Update the pins
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004a14:	4619      	mov	r1, r3
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 ff47 	bl	80058aa <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
}
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	080177b0 	.word	0x080177b0

08004a30 <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e013      	b.n	8004a6e <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a50:	4619      	mov	r1, r3
 8004a52:	4610      	mov	r0, r2
 8004a54:	f001 fc62 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f001 fca7 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	bf0c      	ite	eq
 8004a68:	2301      	moveq	r3, #1
 8004a6a:	2300      	movne	r3, #0
 8004a6c:	b2db      	uxtb	r3, r3
   }
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b090      	sub	sp, #64	; 0x40
 8004a7c:	af02      	add	r7, sp, #8
 8004a7e:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 8004a80:	49b1      	ldr	r1, [pc, #708]	; (8004d48 <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fbf4 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8004a8e:	f083 0301 	eor.w	r3, r3, #1
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e150      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aa2:	f083 0301 	eor.w	r3, r3, #1
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 fec1 	bl	8005834 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fde6 	bl	8005684 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 8004ab8:	2101      	movs	r1, #1
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 fa70 	bl	8004fa0 <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 8004ac6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004aca:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 8004acc:	f003 f950 	bl	8007d70 <HAL_GetTick>
 8004ad0:	62b8      	str	r0, [r7, #40]	; 0x28
 8004ad2:	f003 f94d 	bl	8007d70 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	bf8c      	ite	hi
 8004ae2:	2301      	movhi	r3, #1
 8004ae4:	2300      	movls	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d007      	beq.n	8004afc <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fa25 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d0ec      	beq.n	8004ad2 <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 8004af8:	2304      	movs	r3, #4
 8004afa:	e120      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 faee 	bl	80050e8 <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 8004b0c:	f003 f930 	bl	8007d70 <HAL_GetTick>
 8004b10:	6278      	str	r0, [r7, #36]	; 0x24
 8004b12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004b16:	f083 0301 	eor.w	r3, r3, #1
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d010      	beq.n	8004b42 <_ZN10IridiumSBD13internalBeginEv+0xca>
 8004b20:	f003 f926 	bl	8007d70 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b28:	1ad2      	subs	r2, r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004b30:	4619      	mov	r1, r3
 8004b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b36:	fb03 f301 	mul.w	r3, r3, r1
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d201      	bcs.n	8004b42 <_ZN10IridiumSBD13internalBeginEv+0xca>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <_ZN10IridiumSBD13internalBeginEv+0xcc>
 8004b42:	2300      	movs	r3, #0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d018      	beq.n	8004b7a <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 8004b48:	2301      	movs	r3, #1
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	497f      	ldr	r1, [pc, #508]	; (8004d4c <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fae6 	bl	8005120 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8004b54:	4b7e      	ldr	r3, [pc, #504]	; (8004d50 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	2300      	movs	r3, #0
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f926 	bl	8004db0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004b64:	4603      	mov	r3, r0
 8004b66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f9e6 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0cd      	beq.n	8004b12 <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 8004b76:	2304      	movs	r3, #4
 8004b78:	e0e1      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 8004b7a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004b7e:	f083 0301 	eor.w	r3, r3, #1
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d005      	beq.n	8004b94 <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 8004b88:	4972      	ldr	r1, [pc, #456]	; (8004d54 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fb70 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 8004b90:	2305      	movs	r3, #5
 8004b92:	e0d4      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 8004b94:	4a70      	ldr	r2, [pc, #448]	; (8004d58 <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 8004b96:	f107 0310 	add.w	r3, r7, #16
 8004b9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	633b      	str	r3, [r7, #48]	; 0x30
 8004ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	dc26      	bgt.n	8004bf8 <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 8004baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004bb2:	4413      	add	r3, r2
 8004bb4:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 fb0a 	bl	80051d4 <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 8004bc0:	4b63      	ldr	r3, [pc, #396]	; (8004d50 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2100      	movs	r1, #0
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 f8f0 	bl	8004db0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	f083 0301 	eor.w	r3, r3, #1
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d009      	beq.n	8004bf0 <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f9ad 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <_ZN10IridiumSBD13internalBeginEv+0x174>
 8004be8:	2304      	movs	r3, #4
 8004bea:	e0a8      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8004bec:	2303      	movs	r3, #3
 8004bee:	e0a6      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 8004bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	633b      	str	r3, [r7, #48]	; 0x30
 8004bf6:	e7d5      	b.n	8004ba4 <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8004bf8:	4958      	ldr	r1, [pc, #352]	; (8004d5c <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 fb38 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <_ZN10IridiumSBD13internalBeginEv+0x196>
 8004c0a:	4b55      	ldr	r3, [pc, #340]	; (8004d60 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8004c0c:	e000      	b.n	8004c10 <_ZN10IridiumSBD13internalBeginEv+0x198>
 8004c0e:	4b55      	ldr	r3, [pc, #340]	; (8004d64 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8004c10:	4619      	mov	r1, r3
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 fb2c 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004c18:	4953      	ldr	r1, [pc, #332]	; (8004d68 <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 fb28 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d004      	beq.n	8004c34 <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 8004c2a:	2101      	movs	r1, #1
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f7ff fcfe 	bl	800462e <_ZN10IridiumSBD16enableRingAlertsEb>
 8004c32:	e00a      	b.n	8004c4a <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c3a:	f083 0301 	eor.w	r3, r3, #1
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f7ff fec1 	bl	80049cc <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8004c54:	4945      	ldr	r1, [pc, #276]	; (8004d6c <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8004c56:	e000      	b.n	8004c5a <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 8004c58:	4945      	ldr	r1, [pc, #276]	; (8004d70 <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fa5e 	bl	8005120 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8004c64:	4b3a      	ldr	r3, [pc, #232]	; (8004d50 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f89e 	bl	8004db0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004c74:	4603      	mov	r3, r0
 8004c76:	f083 0301 	eor.w	r3, r3, #1
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d009      	beq.n	8004c94 <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f95b 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <_ZN10IridiumSBD13internalBeginEv+0x218>
 8004c8c:	2304      	movs	r3, #4
 8004c8e:	e056      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8004c90:	2303      	movs	r3, #3
 8004c92:	e054      	b.n	8004d3e <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 8004c94:	f107 0308 	add.w	r3, r7, #8
 8004c98:	2208      	movs	r2, #8
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff fd77 	bl	8004790 <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 8004ca2:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d008      	beq.n	8004cbc <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 8004caa:	4932      	ldr	r1, [pc, #200]	; (8004d74 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fadf 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004cba:	e027      	b.n	8004d0c <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 8004cbc:	492e      	ldr	r1, [pc, #184]	; (8004d78 <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 fad6 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004cc4:	f107 0308 	add.w	r3, r7, #8
 8004cc8:	4619      	mov	r1, r3
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 faf6 	bl	80052bc <_ZN10IridiumSBD9diagprintEPKc>
 8004cd0:	492a      	ldr	r1, [pc, #168]	; (8004d7c <_ZN10IridiumSBD13internalBeginEv+0x304>)
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 facc 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 8004cd8:	7a3b      	ldrb	r3, [r7, #8]
 8004cda:	2b54      	cmp	r3, #84	; 0x54
 8004cdc:	d116      	bne.n	8004d0c <_ZN10IridiumSBD13internalBeginEv+0x294>
 8004cde:	7a7b      	ldrb	r3, [r7, #9]
 8004ce0:	2b41      	cmp	r3, #65	; 0x41
 8004ce2:	d113      	bne.n	8004d0c <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8004ce4:	f107 0308 	add.w	r3, r7, #8
 8004ce8:	3302      	adds	r3, #2
 8004cea:	220a      	movs	r2, #10
 8004cec:	2100      	movs	r1, #0
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f00e fb3e 	bl	8013370 <strtoul>
 8004cf4:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	bf94      	ite	ls
 8004d00:	2301      	movls	r3, #1
 8004d02:	2300      	movhi	r3, #0
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 8004d0c:	491c      	ldr	r1, [pc, #112]	; (8004d80 <_ZN10IridiumSBD13internalBeginEv+0x308>)
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 faae 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 8004d1e:	4b10      	ldr	r3, [pc, #64]	; (8004d60 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8004d20:	e000      	b.n	8004d24 <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 8004d22:	4b10      	ldr	r3, [pc, #64]	; (8004d64 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8004d24:	4619      	mov	r1, r3
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 faa2 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004d2c:	4915      	ldr	r1, [pc, #84]	; (8004d84 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 fa9e 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 8004d34:	4914      	ldr	r1, [pc, #80]	; (8004d88 <_ZN10IridiumSBD13internalBeginEv+0x310>)
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fa9a 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3738      	adds	r7, #56	; 0x38
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	080178d0 	.word	0x080178d0
 8004d4c:	080178e8 	.word	0x080178e8
 8004d50:	080175d0 	.word	0x080175d0
 8004d54:	080178ec 	.word	0x080178ec
 8004d58:	080179c0 	.word	0x080179c0
 8004d5c:	08017904 	.word	0x08017904
 8004d60:	08017914 	.word	0x08017914
 8004d64:	08017918 	.word	0x08017918
 8004d68:	08017920 	.word	0x08017920
 8004d6c:	0801792c 	.word	0x0801792c
 8004d70:	0801793c 	.word	0x0801793c
 8004d74:	0801794c 	.word	0x0801794c
 8004d78:	08017964 	.word	0x08017964
 8004d7c:	0801797c 	.word	0x0801797c
 8004d80:	08017980 	.word	0x08017980
 8004d84:	08017994 	.word	0x08017994
 8004d88:	080179a4 	.word	0x080179a4

08004d8c <_ZN10IridiumSBD13internalSleepEv>:
   okToProceed = isxdigit(msstmResponseBuf[0]);
   return ISBD_SUCCESS;
}

int IridiumSBD::internalSleep()
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 8004d9e:	230a      	movs	r3, #10
 8004da0:	e000      	b.n	8004da4 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 8004db0:	b590      	push	{r4, r7, lr}
 8004db2:	b08b      	sub	sp, #44	; 0x2c
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
 8004dbc:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 8004dbe:	495d      	ldr	r1, [pc, #372]	; (8004f34 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x184>)
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 fa55 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 8004dc6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 fa77 	bl	80052bc <_ZN10IridiumSBD9diagprintEPKc>
   HAL_UART_Transmit(&(this->uart),(uint8_t*) terminator, strlen(terminator), HAL_MAX_DELAY); //TODO doesn't print otherwise
 8004dce:	68fc      	ldr	r4, [r7, #12]
 8004dd0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004dd2:	f7fb fa17 	bl	8000204 <strlen>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	f04f 33ff 	mov.w	r3, #4294967295
 8004dde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004de0:	4620      	mov	r0, r4
 8004de2:	f007 fe86 	bl	800caf2 <HAL_UART_Transmit>
   diagprint(F("\r\n"));
 8004de6:	4954      	ldr	r1, [pc, #336]	; (8004f38 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x188>)
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fa41 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d005      	beq.n	8004e00 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x50>
      memset(response, 0, responseSize);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	461a      	mov	r2, r3
 8004df8:	2100      	movs	r1, #0
 8004dfa:	68b8      	ldr	r0, [r7, #8]
 8004dfc:	f00b ffde 	bl	8010dbc <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 8004e00:	2300      	movs	r3, #0
 8004e02:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8004e04:	2300      	movs	r3, #0
 8004e06:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x62>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	e000      	b.n	8004e14 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x64>
 8004e12:	2302      	movs	r3, #2
 8004e14:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 8004e16:	f002 ffab 	bl	8007d70 <HAL_GetTick>
 8004e1a:	61b8      	str	r0, [r7, #24]
 8004e1c:	f002 ffa8 	bl	8007d70 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	1ad2      	subs	r2, r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e32:	fb03 f301 	mul.w	r3, r3, r1
 8004e36:	429a      	cmp	r2, r3
 8004e38:	bf34      	ite	cc
 8004e3a:	2301      	movcc	r3, #1
 8004e3c:	2300      	movcs	r3, #0
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d072      	beq.n	8004f2a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17a>
   {
      if (cancelled())
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f879 	bl	8004f3c <_ZN10IridiumSBD9cancelledEv>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         return false;
 8004e50:	2300      	movs	r3, #0
 8004e52:	e06b      	b.n	8004f2c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>

      while (filteredavailable() > 0)
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 fbb3 	bl	80055c0 <_ZN10IridiumSBD17filteredavailableEv>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	bfcc      	ite	gt
 8004e60:	2301      	movgt	r3, #1
 8004e62:	2300      	movle	r3, #0
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d0d8      	beq.n	8004e1c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x6c>
      {
         char c = filteredread();
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	f000 fbc4 	bl	80055f8 <_ZN10IridiumSBD12filteredreadEv>
 8004e70:	4603      	mov	r3, r0
 8004e72:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d03b      	beq.n	8004ef2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
         {
            switch (promptState)
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xd8>
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d01d      	beq.n	8004ec2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 8004e86:	e034      	b.n	8004ef2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	7dfa      	ldrb	r2, [r7, #23]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d10b      	bne.n	8004eae <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfe>
               {
                  ++matchPromptPos;
 8004e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e98:	3301      	adds	r3, #1
 8004e9a:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d121      	bne.n	8004eec <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                     promptState = GATHERING_RESPONSE;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 8004eac:	e01e      	b.n	8004eec <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	7dfa      	ldrb	r2, [r7, #23]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d101      	bne.n	8004ebc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e000      	b.n	8004ebe <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10e>
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 8004ec0:	e014      	b.n	8004eec <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d013      	beq.n	8004ef0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               {
                  if (c == '\r' || responseSize < 2)
 8004ec8:	7dfb      	ldrb	r3, [r7, #23]
 8004eca:	2b0d      	cmp	r3, #13
 8004ecc:	d002      	beq.n	8004ed4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	dc02      	bgt.n	8004eda <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 8004ed8:	e00a      	b.n	8004ef0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
                     *response++ = c;
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	60ba      	str	r2, [r7, #8]
 8004ee0:	7dfa      	ldrb	r2, [r7, #23]
 8004ee2:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	607b      	str	r3, [r7, #4]
               break;
 8004eea:	e001      	b.n	8004ef0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               break;
 8004eec:	bf00      	nop
 8004eee:	e000      	b.n	8004ef2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
               break;
 8004ef0:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ef6:	4413      	add	r3, r2
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	7dfa      	ldrb	r2, [r7, #23]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d10a      	bne.n	8004f16 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x166>
         {
            ++matchTerminatorPos;
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	3301      	adds	r3, #1
 8004f04:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 8004f06:	6a3b      	ldr	r3, [r7, #32]
 8004f08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f0a:	4413      	add	r3, r2
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1a0      	bne.n	8004e54 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
               return true;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e00a      	b.n	8004f2c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 8004f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	7dfa      	ldrb	r2, [r7, #23]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d101      	bne.n	8004f24 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>
 8004f20:	2301      	movs	r3, #1
 8004f22:	e000      	b.n	8004f26 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x176>
 8004f24:	2300      	movs	r3, #0
 8004f26:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 8004f28:	e794      	b.n	8004e54 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	372c      	adds	r7, #44	; 0x2c
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd90      	pop	{r4, r7, pc}
 8004f34:	08017b04 	.word	0x08017b04
 8004f38:	0801797c 	.word	0x0801797c

08004f3c <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d019      	beq.n	8004f82 <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f58:	d008      	beq.n	8004f6c <_ZN10IridiumSBD9cancelledEv+0x30>
 8004f5a:	2110      	movs	r1, #16
 8004f5c:	480e      	ldr	r0, [pc, #56]	; (8004f98 <_ZN10IridiumSBD9cancelledEv+0x5c>)
 8004f5e:	f003 fc69 	bl	8008834 <HAL_GPIO_ReadPin>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <_ZN10IridiumSBD9cancelledEv+0x30>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e000      	b.n	8004f6e <_ZN10IridiumSBD9cancelledEv+0x32>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d007      	beq.n	8004f82 <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		 diagprint(F("ringPin seen!\r\n"));
 8004f7a:	4908      	ldr	r1, [pc, #32]	; (8004f9c <_ZN10IridiumSBD9cancelledEv+0x60>)
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 f977 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 8004f82:	f7ff fad1 	bl	8004528 <_Z12ISBDCallbackv>
 8004f86:	4603      	mov	r3, r0
 8004f88:	f083 0301 	eor.w	r3, r3, #1
 8004f8c:	b2db      	uxtb	r3, r3
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	40020800 	.word	0x40020800
 8004f9c:	08017b1c 	.word	0x08017b1c

08004fa0 <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	460b      	mov	r3, r1
 8004faa:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 8004fac:	78fb      	ldrb	r3, [r7, #3]
 8004fae:	f083 0301 	eor.w	r3, r3, #1
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d011      	beq.n	8004fe8 <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fce:	d04c      	beq.n	800506a <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d106      	bne.n	8004fe8 <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f84e 	bl	800507c <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d018      	beq.n	8005020 <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 8004fee:	4921      	ldr	r1, [pc, #132]	; (8005074 <_ZN10IridiumSBD5powerEb+0xd4>)
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f93d 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d004      	beq.n	800500a <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 8005000:	2101      	movs	r1, #1
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f848 	bl	8005098 <_ZN10IridiumSBD11setSleepPinEh>
 8005008:	e003      	b.n	8005012 <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 800500a:	2101      	movs	r1, #1
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7ff fc9f 	bl	8004950 <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 8005012:	f002 fead 	bl	8007d70 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 800501e:	e025      	b.n	800506c <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 8005020:	f002 fea6 	bl	8007d70 <HAL_GetTick>
 8005024:	4602      	mov	r2, r0
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005036:	d205      	bcs.n	8005044 <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 800503e:	4618      	mov	r0, r3
 8005040:	f002 fea2 	bl	8007d88 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 8005044:	490c      	ldr	r1, [pc, #48]	; (8005078 <_ZN10IridiumSBD5powerEb+0xd8>)
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f912 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005052:	2b00      	cmp	r3, #0
 8005054:	d004      	beq.n	8005060 <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 8005056:	2100      	movs	r1, #0
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 f81d 	bl	8005098 <_ZN10IridiumSBD11setSleepPinEh>
 800505e:	e005      	b.n	800506c <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 8005060:	2100      	movs	r1, #0
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff fc74 	bl	8004950 <_ZN10IridiumSBD10enable9603Eb>
 8005068:	e000      	b.n	800506c <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 800506a:	bf00      	nop
      }
   }
}
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	08017b70 	.word	0x08017b70
 8005078:	08017b88 	.word	0x08017b88

0800507c <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 8005084:	4903      	ldr	r1, [pc, #12]	; (8005094 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f8f2 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800508c:	bf00      	nop
 800508e:	3708      	adds	r7, #8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	08017ba0 	.word	0x08017ba0

08005098 <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	460b      	mov	r3, r1
 80050a2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 80050a4:	2201      	movs	r2, #1
 80050a6:	2108      	movs	r1, #8
 80050a8:	480b      	ldr	r0, [pc, #44]	; (80050d8 <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 80050aa:	f003 fbdb 	bl	8008864 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 80050ae:	490b      	ldr	r1, [pc, #44]	; (80050dc <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f8dd 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 80050b6:	78fb      	ldrb	r3, [r7, #3]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d104      	bne.n	80050c6 <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 80050bc:	4908      	ldr	r1, [pc, #32]	; (80050e0 <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 f8d6 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 80050c4:	e003      	b.n	80050ce <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 80050c6:	4907      	ldr	r1, [pc, #28]	; (80050e4 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 f8d1 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80050ce:	bf00      	nop
 80050d0:	3708      	adds	r7, #8
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	40020800 	.word	0x40020800
 80050dc:	08017bcc 	.word	0x08017bcc
 80050e0:	08017be8 	.word	0x08017be8
 80050e4:	08017bf0 	.word	0x08017bf0

080050e8 <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 80050f0:	4903      	ldr	r1, [pc, #12]	; (8005100 <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f8bc 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80050f8:	bf00      	nop
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	08017bf8 	.word	0x08017bf8

08005104 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 800510c:	4903      	ldr	r1, [pc, #12]	; (800511c <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 f8ae 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005114:	bf00      	nop
 8005116:	3708      	adds	r7, #8
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	08017c18 	.word	0x08017c18

08005120 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	4611      	mov	r1, r2
 800512c:	461a      	mov	r2, r3
 800512e:	460b      	mov	r3, r1
 8005130:	71fb      	strb	r3, [r7, #7]
 8005132:	4613      	mov	r3, r2
 8005134:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 8005136:	79fb      	ldrb	r3, [r7, #7]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 800513c:	4922      	ldr	r1, [pc, #136]	; (80051c8 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 f8de 	bl	8005300 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8005144:	68b9      	ldr	r1, [r7, #8]
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 f8da 	bl	8005300 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 800514c:	79bb      	ldrb	r3, [r7, #6]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 8005152:	491e      	ldr	r1, [pc, #120]	; (80051cc <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 f8d3 	bl	8005300 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005160:	2b00      	cmp	r3, #0
 8005162:	d006      	beq.n	8005172 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005168:	68b9      	ldr	r1, [r7, #8]
 800516a:	4618      	mov	r0, r3
 800516c:	f001 f80a 	bl	8006184 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8005170:	e025      	b.n	80051be <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800517c:	4619      	mov	r1, r3
 800517e:	4610      	mov	r0, r2
 8005180:	f001 f8cc 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005188:	21ff      	movs	r1, #255	; 0xff
 800518a:	4618      	mov	r0, r3
 800518c:	f7ff f9ba 	bl	8004504 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005194:	68b9      	ldr	r1, [r7, #8]
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fff4 	bl	8006184 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051a0:	4618      	mov	r0, r3
 80051a2:	f001 f905 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	bf14      	ite	ne
 80051ac:	2301      	movne	r3, #1
 80051ae:	2300      	moveq	r3, #0
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 80051b6:	4906      	ldr	r1, [pc, #24]	; (80051d0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 f859 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80051be:	bf00      	nop
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	08017c34 	.word	0x08017c34
 80051cc:	0801797c 	.word	0x0801797c
 80051d0:	080179fc 	.word	0x080179fc

080051d4 <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 80051de:	4921      	ldr	r1, [pc, #132]	; (8005264 <_ZN10IridiumSBD4sendEPKc+0x90>)
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 f88d 	bl	8005300 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 80051e6:	6839      	ldr	r1, [r7, #0]
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f8af 	bl	800534c <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 80051ee:	491e      	ldr	r1, [pc, #120]	; (8005268 <_ZN10IridiumSBD4sendEPKc+0x94>)
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f885 	bl	8005300 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d006      	beq.n	800520e <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005204:	6839      	ldr	r1, [r7, #0]
 8005206:	4618      	mov	r0, r3
 8005208:	f000 ffca 	bl	80061a0 <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 800520c:	e025      	b.n	800525a <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005218:	4619      	mov	r1, r3
 800521a:	4610      	mov	r0, r2
 800521c:	f001 f87e 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005224:	21ff      	movs	r1, #255	; 0xff
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff f96c 	bl	8004504 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005230:	6839      	ldr	r1, [r7, #0]
 8005232:	4618      	mov	r0, r3
 8005234:	f000 ffb4 	bl	80061a0 <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523c:	4618      	mov	r0, r3
 800523e:	f001 f8b7 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	bf14      	ite	ne
 8005248:	2301      	movne	r3, #1
 800524a:	2300      	moveq	r3, #0
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d003      	beq.n	800525a <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 8005252:	4906      	ldr	r1, [pc, #24]	; (800526c <_ZN10IridiumSBD4sendEPKc+0x98>)
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 f80b 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800525a:	bf00      	nop
 800525c:	3708      	adds	r7, #8
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	08017c34 	.word	0x08017c34
 8005268:	0801797c 	.word	0x0801797c
 800526c:	080179fc 	.word	0x080179fc

08005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 8005270:	b590      	push	{r4, r7, lr}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	1c5a      	adds	r2, r3, #1
 8005282:	60fa      	str	r2, [r7, #12]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8005288:	7afb      	ldrb	r3, [r7, #11]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d005      	beq.n	800529a <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 800528e:	7afb      	ldrb	r3, [r7, #11]
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff f95c 	bl	8004550 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 8005298:	e7f1      	b.n	800527e <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800529a:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 800529c:	687c      	ldr	r4, [r7, #4]
 800529e:	6838      	ldr	r0, [r7, #0]
 80052a0:	f7fa ffb0 	bl	8000204 <strlen>
 80052a4:	4603      	mov	r3, r0
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	f04f 33ff 	mov.w	r3, #4294967295
 80052ac:	6839      	ldr	r1, [r7, #0]
 80052ae:	4620      	mov	r0, r4
 80052b0:	f007 fc1f 	bl	800caf2 <HAL_UART_Transmit>
}
 80052b4:	bf00      	nop
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd90      	pop	{r4, r7, pc}

080052bc <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 80052bc:	b590      	push	{r4, r7, lr}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
   while (*str)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	781b      	ldrb	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d008      	beq.n	80052e0 <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	603a      	str	r2, [r7, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	4619      	mov	r1, r3
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f7ff f939 	bl	8004550 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 80052de:	e7f2      	b.n	80052c6 <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80052e0:	687c      	ldr	r4, [r7, #4]
 80052e2:	6838      	ldr	r0, [r7, #0]
 80052e4:	f7fa ff8e 	bl	8000204 <strlen>
 80052e8:	4603      	mov	r3, r0
 80052ea:	b29a      	uxth	r2, r3
 80052ec:	f04f 33ff 	mov.w	r3, #4294967295
 80052f0:	6839      	ldr	r1, [r7, #0]
 80052f2:	4620      	mov	r0, r4
 80052f4:	f007 fbfd 	bl	800caf2 <HAL_UART_Transmit>
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd90      	pop	{r4, r7, pc}

08005300 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   diagprint(str); //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(FlashString str)
{
 8005300:	b590      	push	{r4, r7, lr}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	60fa      	str	r2, [r7, #12]
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8005318:	7afb      	ldrb	r3, [r7, #11]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d005      	beq.n	800532a <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 800531e:	7afb      	ldrb	r3, [r7, #11]
 8005320:	4619      	mov	r1, r3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff f908 	bl	8004538 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 8005328:	e7f1      	b.n	800530e <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800532a:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*) str), HAL_MAX_DELAY);
 800532c:	687c      	ldr	r4, [r7, #4]
 800532e:	6838      	ldr	r0, [r7, #0]
 8005330:	f7fa ff68 	bl	8000204 <strlen>
 8005334:	4603      	mov	r3, r0
 8005336:	b29a      	uxth	r2, r3
 8005338:	f04f 33ff 	mov.w	r3, #4294967295
 800533c:	6839      	ldr	r1, [r7, #0]
 800533e:	4620      	mov	r0, r4
 8005340:	f007 fbd7 	bl	800caf2 <HAL_UART_Transmit>
}
 8005344:	bf00      	nop
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	bd90      	pop	{r4, r7, pc}

0800534c <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 800534c:	b590      	push	{r4, r7, lr}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
   while (*str)
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d008      	beq.n	8005370 <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	603a      	str	r2, [r7, #0]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	4619      	mov	r1, r3
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7ff f8e5 	bl	8004538 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 800536e:	e7f2      	b.n	8005356 <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005370:	687c      	ldr	r4, [r7, #4]
 8005372:	6838      	ldr	r0, [r7, #0]
 8005374:	f7fa ff46 	bl	8000204 <strlen>
 8005378:	4603      	mov	r3, r0
 800537a:	b29a      	uxth	r2, r3
 800537c:	f04f 33ff 	mov.w	r3, #4294967295
 8005380:	6839      	ldr	r1, [r7, #0]
 8005382:	4620      	mov	r0, r4
 8005384:	f007 fbb5 	bl	800caf2 <HAL_UART_Transmit>
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	bd90      	pop	{r4, r7, pc}

08005390 <_ZN10IridiumSBD12consoleprintEc>:
   //consoleprint((const char*) str);
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(char c)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	460b      	mov	r3, r1
 800539a:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 800539c:	78fb      	ldrb	r3, [r7, #3]
 800539e:	4619      	mov	r1, r3
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f7ff f8c9 	bl	8004538 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 80053a6:	bf00      	nop
 80053a8:	3708      	adds	r7, #8
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
	...

080053b0 <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b082      	sub	sp, #8
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
   diagprint(F("SBDRING alert seen!\r\n"));
 80053c0:	4903      	ldr	r1, [pc, #12]	; (80053d0 <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff ff54 	bl	8005270 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80053c8:	bf00      	nop
 80053ca:	3708      	adds	r7, #8
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	08017c3c 	.word	0x08017c3c

080053d4 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053e2:	f083 0301 	eor.w	r3, r3, #1
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d002      	beq.n	80053f2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f949 	bl	8005684 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00b      	beq.n	8005414 <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3308      	adds	r3, #8
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4610      	mov	r0, r2
 800540c:	4798      	blx	r3
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	dc0d      	bgt.n	8005430 <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800541a:	f083 0301 	eor.w	r3, r3, #1
 800541e:	b2db      	uxtb	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00d      	beq.n	8005440 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 fa67 	bl	80058f8 <_ZN10IridiumSBD15i2cSerAvailableEv>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	dd07      	ble.n	8005440 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543a:	d101      	bne.n	8005440 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 800543c:	2301      	movs	r3, #1
 800543e:	e000      	b.n	8005442 <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 8005440:	2300      	movs	r3, #0
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 80b6 	beq.w	80055b4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00b      	beq.n	800546a <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4610      	mov	r0, r2
 8005462:	4798      	blx	r3
 8005464:	4603      	mov	r3, r0
 8005466:	73fb      	strb	r3, [r7, #15]
 8005468:	e004      	b.n	8005474 <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fa5e 	bl	800592c <_ZN10IridiumSBD10i2cSerReadEv>
 8005470:	4603      	mov	r3, r0
 8005472:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	4619      	mov	r1, r3
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7ff ff89 	bl	8005390 <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	f000 808d 	beq.w	80055a6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	7bfa      	ldrb	r2, [r7, #15]
 8005496:	429a      	cmp	r2, r3
 8005498:	f040 8085 	bne.w	80055a6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80054a2:	1c5a      	adds	r2, r3, #1
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
         if (*head == 0)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10d      	bne.n	80054d2 <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7ff ff7a 	bl	80053b0 <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4a3f      	ldr	r2, [pc, #252]	; (80055bc <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 80054c0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 80054d0:	e06e      	b.n	80055b0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 80054d2:	f002 fc4d 	bl	8007d70 <HAL_GetTick>
 80054d6:	60b8      	str	r0, [r7, #8]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00b      	beq.n	80054fa <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3308      	adds	r3, #8
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4610      	mov	r0, r2
 80054f2:	4798      	blx	r3
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00d      	beq.n	8005516 <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005500:	f083 0301 	eor.w	r3, r3, #1
 8005504:	b2db      	uxtb	r3, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00e      	beq.n	8005528 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f9f4 	bl	80058f8 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d108      	bne.n	8005528 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005516:	f002 fc2b 	bl	8007d70 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b09      	cmp	r3, #9
 8005522:	d801      	bhi.n	8005528 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005524:	2301      	movs	r3, #1
 8005526:	e000      	b.n	800552a <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 8005528:	2300      	movs	r3, #0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d000      	beq.n	8005530 <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 800552e:	e7d3      	b.n	80054d8 <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005536:	f083 0301 	eor.w	r3, r3, #1
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	d002      	beq.n	8005546 <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f89f 	bl	8005684 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00b      	beq.n	8005568 <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	3308      	adds	r3, #8
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4610      	mov	r0, r2
 8005560:	4798      	blx	r3
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00d      	beq.n	8005584 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800556e:	f083 0301 	eor.w	r3, r3, #1
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	d007      	beq.n	8005588 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f9bd 	bl	80058f8 <_ZN10IridiumSBD15i2cSerAvailableEv>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d101      	bne.n	8005588 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005584:	2301      	movs	r3, #1
 8005586:	e000      	b.n	800558a <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 8005588:	2300      	movs	r3, #0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d010      	beq.n	80055b0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005594:	1e5a      	subs	r2, r3, #1
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
               nextChar = c;
 800559c:	7bfa      	ldrb	r2, [r7, #15]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
         }
 80055a4:	e004      	b.n	80055b0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 80055a6:	7bfa      	ldrb	r2, [r7, #15]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80055ae:	e720      	b.n	80053f2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 80055b0:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 80055b2:	e71e      	b.n	80053f2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 80055b4:	bf00      	nop
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	08018634 	.word	0x08018634

080055c0 <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f7ff ff03 	bl	80053d4 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 80055e2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80055e6:	d001      	beq.n	80055ec <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 80055e8:	2201      	movs	r2, #1
 80055ea:	e000      	b.n	80055ee <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 80055ec:	2200      	movs	r2, #0
 80055ee:	4413      	add	r3, r2
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3708      	adds	r7, #8
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f7ff fee7 	bl	80053d4 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005612:	429a      	cmp	r2, r3
 8005614:	d91c      	bls.n	8005650 <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800561c:	1c59      	adds	r1, r3, #1
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005634:	429a      	cmp	r2, r3
 8005636:	d109      	bne.n	800564c <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a11      	ldr	r2, [pc, #68]	; (8005680 <_ZN10IridiumSBD12filteredreadEv+0x88>)
 800563c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      return c;
 800564c:	7bbb      	ldrb	r3, [r7, #14]
 800564e:	e012      	b.n	8005676 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565a:	d00a      	beq.n	8005672 <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005662:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f04f 32ff 	mov.w	r2, #4294967295
 800566a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      return c;
 800566e:	7bfb      	ldrb	r3, [r7, #15]
 8005670:	e001      	b.n	8005676 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 8005672:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	08018634 	.word	0x08018634

08005684 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 800568c:	f002 fb70 	bl	8007d70 <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 80056a0:	4293      	cmp	r3, r2
 80056a2:	bf2c      	ite	cs
 80056a4:	2301      	movcs	r3, #1
 80056a6:	2300      	movcc	r3, #0
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f000 80be 	beq.w	800582c <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 80056b0:	2300      	movs	r3, #0
 80056b2:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056be:	4619      	mov	r1, r3
 80056c0:	4610      	mov	r0, r2
 80056c2:	f000 fe2b 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056ca:	21fd      	movs	r1, #253	; 0xfd
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fe ff19 	bl	8004504 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fe6a 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056e6:	2202      	movs	r2, #2
 80056e8:	4619      	mov	r1, r3
 80056ea:	f000 fe04 	bl	80062f6 <_ZN7TwoWire11requestFromEhh>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	bf0c      	ite	eq
 80056f4:	2301      	moveq	r3, #1
 80056f6:	2300      	movne	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d01d      	beq.n	800573a <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	330c      	adds	r3, #12
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4610      	mov	r0, r2
 800570e:	4798      	blx	r3
 8005710:	4603      	mov	r3, r0
 8005712:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	330c      	adds	r3, #12
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4610      	mov	r0, r2
 8005724:	4798      	blx	r3
 8005726:	4603      	mov	r3, r0
 8005728:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 800572a:	7b7b      	ldrb	r3, [r7, #13]
 800572c:	021b      	lsls	r3, r3, #8
 800572e:	b21a      	sxth	r2, r3
 8005730:	7b3b      	ldrb	r3, [r7, #12]
 8005732:	b21b      	sxth	r3, r3
 8005734:	4313      	orrs	r3, r2
 8005736:	b21b      	sxth	r3, r3
 8005738:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 800573a:	89fb      	ldrh	r3, [r7, #14]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d06f      	beq.n	8005820 <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800574a:	4619      	mov	r1, r3
 800574c:	4610      	mov	r0, r2
 800574e:	f000 fde5 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005756:	21ff      	movs	r1, #255	; 0xff
 8005758:	4618      	mov	r0, r3
 800575a:	f7fe fed3 	bl	8004504 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005762:	4618      	mov	r0, r3
 8005764:	f000 fe24 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005768:	89fb      	ldrh	r3, [r7, #14]
 800576a:	2b08      	cmp	r3, #8
 800576c:	d92d      	bls.n	80057ca <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8005778:	2300      	movs	r3, #0
 800577a:	2208      	movs	r2, #8
 800577c:	f000 fd80 	bl	8006280 <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3308      	adds	r3, #8
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4610      	mov	r0, r2
 8005790:	4798      	blx	r3
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	bf14      	ite	ne
 8005798:	2301      	movne	r3, #1
 800579a:	2300      	moveq	r3, #0
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00f      	beq.n	80057c2 <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	330c      	adds	r3, #12
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4610      	mov	r0, r2
 80057b2:	4798      	blx	r3
 80057b4:	4603      	mov	r3, r0
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f8e2 	bl	8005984 <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 80057c0:	e7de      	b.n	8005780 <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 80057c2:	89fb      	ldrh	r3, [r7, #14]
 80057c4:	3b08      	subs	r3, #8
 80057c6:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 80057c8:	e7ce      	b.n	8005768 <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80057d4:	89fa      	ldrh	r2, [r7, #14]
 80057d6:	b2d2      	uxtb	r2, r2
 80057d8:	4619      	mov	r1, r3
 80057da:	f000 fd8c 	bl	80062f6 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	3308      	adds	r3, #8
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4610      	mov	r0, r2
 80057ee:	4798      	blx	r3
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	bf14      	ite	ne
 80057f6:	2301      	movne	r3, #1
 80057f8:	2300      	moveq	r3, #0
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00f      	beq.n	8005820 <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	330c      	adds	r3, #12
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4610      	mov	r0, r2
 8005810:	4798      	blx	r3
 8005812:	4603      	mov	r3, r0
 8005814:	b2db      	uxtb	r3, r3
 8005816:	4619      	mov	r1, r3
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f8b3 	bl	8005984 <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 800581e:	e7de      	b.n	80057de <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8005820:	f002 faa6 	bl	8007d70 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 800582c:	bf00      	nop
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005846:	4619      	mov	r1, r3
 8005848:	4610      	mov	r0, r2
 800584a:	f000 fd67 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005852:	2110      	movs	r1, #16
 8005854:	4618      	mov	r0, r3
 8005856:	f7fe fe55 	bl	8004504 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fda6 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800586e:	2201      	movs	r2, #1
 8005870:	4619      	mov	r1, r3
 8005872:	f000 fd40 	bl	80062f6 <_ZN7TwoWire11requestFromEhh>
 8005876:	4603      	mov	r3, r0
 8005878:	2b01      	cmp	r3, #1
 800587a:	bf0c      	ite	eq
 800587c:	2301      	moveq	r3, #1
 800587e:	2300      	movne	r3, #0
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00d      	beq.n	80058a2 <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	330c      	adds	r3, #12
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4610      	mov	r0, r2
 8005896:	4798      	blx	r3
 8005898:	4603      	mov	r3, r0
 800589a:	b2da      	uxtb	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 80058a2:	bf00      	nop
 80058a4:	3708      	adds	r7, #8
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b082      	sub	sp, #8
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
 80058b2:	460b      	mov	r3, r1
 80058b4:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058c0:	4619      	mov	r1, r3
 80058c2:	4610      	mov	r0, r2
 80058c4:	f000 fd2a 	bl	800631c <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058cc:	2110      	movs	r1, #16
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7fe fe18 	bl	8004504 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	78f9      	ldrb	r1, [r7, #3]
 80058e2:	4610      	mov	r0, r2
 80058e4:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 fd60 	bl	80063b0 <_ZN7TwoWire15endTransmissionEv>
}
 80058f0:	bf00      	nop
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005906:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	425a      	negs	r2, r3
 8005914:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005918:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800591c:	bf58      	it	pl
 800591e:	4253      	negpl	r3, r2
}
 8005920:	4618      	mov	r0, r3
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005940:	429a      	cmp	r2, r3
 8005942:	d102      	bne.n	800594a <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 8005944:	f04f 33ff 	mov.w	r3, #4294967295
 8005948:	e016      	b.n	8005978 <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	4413      	add	r3, r2
 8005954:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8005958:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005960:	3301      	adds	r3, #1
 8005962:	425a      	negs	r2, r3
 8005964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005968:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800596c:	bf58      	it	pl
 800596e:	4253      	negpl	r3, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  return d;
 8005976:	7bfb      	ldrb	r3, [r7, #15]
}
 8005978:	4618      	mov	r0, r3
 800597a:	3714      	adds	r7, #20
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005996:	3301      	adds	r3, #1
 8005998:	425a      	negs	r2, r3
 800599a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800599e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80059a2:	bf58      	it	pl
 80059a4:	4253      	negpl	r3, r2
 80059a6:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d00b      	beq.n	80059cc <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	4413      	add	r3, r2
 80059be:	78fa      	ldrb	r2, [r7, #3]
 80059c0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    i2c_ser_buffer_tail = next;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
}
 80059cc:	bf00      	nop
 80059ce:	3714      	adds	r7, #20
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>:
	#endif
}


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO
uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart){
 80059d8:	b084      	sub	sp, #16
 80059da:	b580      	push	{r7, lr}
 80059dc:	b084      	sub	sp, #16
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	f107 001c 	add.w	r0, r7, #28
 80059e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f107 031c 	add.w	r3, r7, #28
 80059f2:	2244      	movs	r2, #68	; 0x44
 80059f4:	4619      	mov	r1, r3
 80059f6:	f00b f9b9 	bl	8010d6c <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nSetting up the Iridium 9603N\r\n", 32, HAL_MAX_DELAY);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005a00:	2220      	movs	r2, #32
 8005a02:	4962      	ldr	r1, [pc, #392]	; (8005b8c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b4>)
 8005a04:	f007 f875 	bl	800caf2 <HAL_UART_Transmit>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Checking for the device...", 28, HAL_MAX_DELAY);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a0e:	221c      	movs	r2, #28
 8005a10:	495f      	ldr	r1, [pc, #380]	; (8005b90 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b8>)
 8005a12:	f007 f86e 	bl	800caf2 <HAL_UART_Transmit>
	while(!this->isConnected()){
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7ff f80a 	bl	8004a30 <_ZN10IridiumSBD11isConnectedEv>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	f083 0301 	eor.w	r3, r3, #1
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d02c      	beq.n	8005a82 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xaa>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a2e:	2235      	movs	r2, #53	; 0x35
 8005a30:	4958      	ldr	r1, [pc, #352]	; (8005b94 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1bc>)
 8005a32:	f007 f85e 	bl	800caf2 <HAL_UART_Transmit>
		HAL_Delay(500);
 8005a36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005a3a:	f002 f9a5 	bl	8007d88 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f04f 33ff 	mov.w	r3, #4294967295
 8005a44:	2203      	movs	r2, #3
 8005a46:	4954      	ldr	r1, [pc, #336]	; (8005b98 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c0>)
 8005a48:	f007 f853 	bl	800caf2 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005a4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a50:	f002 f99a 	bl	8007d88 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f04f 33ff 	mov.w	r3, #4294967295
 8005a5a:	2203      	movs	r2, #3
 8005a5c:	494f      	ldr	r1, [pc, #316]	; (8005b9c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c4>)
 8005a5e:	f007 f848 	bl	800caf2 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005a62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a66:	f002 f98f 	bl	8007d88 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a70:	2207      	movs	r2, #7
 8005a72:	494b      	ldr	r1, [pc, #300]	; (8005ba0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c8>)
 8005a74:	f007 f83d 	bl	800caf2 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005a78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a7c:	f002 f984 	bl	8007d88 <HAL_Delay>
	while(!this->isConnected()){
 8005a80:	e7c9      	b.n	8005a16 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x3e>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f04f 33ff 	mov.w	r3, #4294967295
 8005a88:	2206      	movs	r2, #6
 8005a8a:	4946      	ldr	r1, [pc, #280]	; (8005ba4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005a8c:	f007 f831 	bl	800caf2 <HAL_UART_Transmit>

	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f04f 33ff 	mov.w	r3, #4294967295
 8005a96:	221f      	movs	r2, #31
 8005a98:	4943      	ldr	r1, [pc, #268]	; (8005ba8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d0>)
 8005a9a:	f007 f82a 	bl	800caf2 <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f7fe fea9 	bl	80047f8 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8005aac:	2206      	movs	r2, #6
 8005aae:	493d      	ldr	r1, [pc, #244]	; (8005ba4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005ab0:	f007 f81f 	bl	800caf2 <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	//int start=millis();
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8005aba:	222c      	movs	r2, #44	; 0x2c
 8005abc:	493b      	ldr	r1, [pc, #236]	; (8005bac <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d4>)
 8005abe:	f007 f818 	bl	800caf2 <HAL_UART_Transmit>
	while (!this->checkSuperCapCharger()){
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f7fe fed6 	bl	8004874 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	f083 0301 	eor.w	r3, r3, #1
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d004      	beq.n	8005ade <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x106>
		HAL_Delay(333);
 8005ad4:	f240 104d 	movw	r0, #333	; 0x14d
 8005ad8:	f002 f956 	bl	8007d88 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 8005adc:	e7f1      	b.n	8005ac2 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xea>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ae4:	2206      	movs	r2, #6
 8005ae6:	492f      	ldr	r1, [pc, #188]	; (8005ba4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005ae8:	f007 f803 	bl	800caf2 <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f04f 33ff 	mov.w	r3, #4294967295
 8005af2:	2217      	movs	r2, #23
 8005af4:	492e      	ldr	r1, [pc, #184]	; (8005bb0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d8>)
 8005af6:	f006 fffc 	bl	800caf2 <HAL_UART_Transmit>
	this->enable9603Npower(true);
 8005afa:	2101      	movs	r1, #1
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f7fe fee9 	bl	80048d4 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f04f 33ff 	mov.w	r3, #4294967295
 8005b08:	2206      	movs	r2, #6
 8005b0a:	4926      	ldr	r1, [pc, #152]	; (8005ba4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005b0c:	f006 fff1 	bl	800caf2 <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f04f 33ff 	mov.w	r3, #4294967295
 8005b16:	2211      	movs	r2, #17
 8005b18:	4926      	ldr	r1, [pc, #152]	; (8005bb4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1dc>)
 8005b1a:	f006 ffea 	bl	800caf2 <HAL_UART_Transmit>
	//this->setPowerProfile(profile);
	int err = this->begin();
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f7fe fd22 	bl	8004568 <_ZN10IridiumSBD5beginEv>
 8005b24:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d015      	beq.n	8005b58 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x180>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b32:	2208      	movs	r2, #8
 8005b34:	4920      	ldr	r1, [pc, #128]	; (8005bb8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e0>)
 8005b36:	f006 ffdc 	bl	800caf2 <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	68f9      	ldr	r1, [r7, #12]
 8005b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b42:	2204      	movs	r2, #4
 8005b44:	f006 ffd5 	bl	800caf2 <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f8b0 	bl	8005cb4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e011      	b.n	8005b7c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1a4>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "...OK\r\n", 7, HAL_MAX_DELAY);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b5e:	2207      	movs	r2, #7
 8005b60:	4916      	ldr	r1, [pc, #88]	; (8005bbc <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e4>)
 8005b62:	f006 ffc6 	bl	800caf2 <HAL_UART_Transmit>

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI="000000000000000";
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a15      	ldr	r2, [pc, #84]	; (8005bc0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e8>)
 8005b6a:	645a      	str	r2, [r3, #68]	; 0x44

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "End of setup\r\n\r\n", 16, HAL_MAX_DELAY);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b72:	2210      	movs	r2, #16
 8005b74:	4913      	ldr	r1, [pc, #76]	; (8005bc4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1ec>)
 8005b76:	f006 ffbc 	bl	800caf2 <HAL_UART_Transmit>

	return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b86:	b004      	add	sp, #16
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	08017cbc 	.word	0x08017cbc
 8005b90:	08017ce0 	.word	0x08017ce0
 8005b94:	08017cfc 	.word	0x08017cfc
 8005b98:	08017d30 	.word	0x08017d30
 8005b9c:	08017d34 	.word	0x08017d34
 8005ba0:	08017d38 	.word	0x08017d38
 8005ba4:	080175d0 	.word	0x080175d0
 8005ba8:	08017d40 	.word	0x08017d40
 8005bac:	08017d60 	.word	0x08017d60
 8005bb0:	08017d90 	.word	0x08017d90
 8005bb4:	08017da8 	.word	0x08017da8
 8005bb8:	08017dbc 	.word	0x08017dbc
 8005bbc:	08017dc8 	.word	0x08017dc8
 8005bc0:	08017dd0 	.word	0x08017dd0
 8005bc4:	08017de0 	.word	0x08017de0

08005bc8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 8005bc8:	b590      	push	{r4, r7, lr}
 8005bca:	b08b      	sub	sp, #44	; 0x2c
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nShutting down the Iridium\r\n", 29, HAL_MAX_DELAY);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd6:	221d      	movs	r2, #29
 8005bd8:	492f      	ldr	r1, [pc, #188]	; (8005c98 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd0>)
 8005bda:	f006 ff8a 	bl	800caf2 <HAL_UART_Transmit>

	// Power down the modem
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Putting the 9603N to sleep...", 29, HAL_MAX_DELAY);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f04f 33ff 	mov.w	r3, #4294967295
 8005be4:	221d      	movs	r2, #29
 8005be6:	492d      	ldr	r1, [pc, #180]	; (8005c9c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd4>)
 8005be8:	f006 ff83 	bl	800caf2 <HAL_UART_Transmit>
	int err = this->sleep();
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f7fe fce6 	bl	80045be <_ZN10IridiumSBD5sleepEv>
 8005bf2:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 8005bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d017      	beq.n	8005c2a <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x62>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 8005bfa:	f107 0308 	add.w	r3, r7, #8
 8005bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c00:	4927      	ldr	r1, [pc, #156]	; (8005ca0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd8>)
 8005c02:	4618      	mov	r0, r3
 8005c04:	f00c fbd6 	bl	80123b4 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005c08:	687c      	ldr	r4, [r7, #4]
 8005c0a:	f107 0308 	add.w	r3, r7, #8
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7fa faf8 	bl	8000204 <strlen>
 8005c14:	4603      	mov	r3, r0
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	f107 0108 	add.w	r1, r7, #8
 8005c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c20:	4620      	mov	r0, r4
 8005c22:	f006 ff66 	bl	800caf2 <HAL_UART_Transmit>
		return false;
 8005c26:	2300      	movs	r3, #0
 8005c28:	e032      	b.n	8005c90 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xc8>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c30:	2204      	movs	r2, #4
 8005c32:	491c      	ldr	r1, [pc, #112]	; (8005ca4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005c34:	f006 ff5d 	bl	800caf2 <HAL_UART_Transmit>

	// Disable 9603N power
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling 9603N power...", 24, HAL_MAX_DELAY);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c3e:	2218      	movs	r2, #24
 8005c40:	4919      	ldr	r1, [pc, #100]	; (8005ca8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe0>)
 8005c42:	f006 ff56 	bl	800caf2 <HAL_UART_Transmit>
	this->enable9603Npower(false);
 8005c46:	2100      	movs	r1, #0
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7fe fe43 	bl	80048d4 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f04f 33ff 	mov.w	r3, #4294967295
 8005c54:	2204      	movs	r2, #4
 8005c56:	4913      	ldr	r1, [pc, #76]	; (8005ca4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005c58:	f006 ff4b 	bl	800caf2 <HAL_UART_Transmit>

	// Disable the supercapacitor charger
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling the supercapacitor charger...", 39, HAL_MAX_DELAY);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c62:	2227      	movs	r2, #39	; 0x27
 8005c64:	4911      	ldr	r1, [pc, #68]	; (8005cac <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe4>)
 8005c66:	f006 ff44 	bl	800caf2 <HAL_UART_Transmit>
	this->enableSuperCapCharger(false);
 8005c6a:	2100      	movs	r1, #0
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fe fdc3 	bl	80047f8 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f04f 33ff 	mov.w	r3, #4294967295
 8005c78:	2204      	movs	r2, #4
 8005c7a:	490a      	ldr	r1, [pc, #40]	; (8005ca4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005c7c:	f006 ff39 	bl	800caf2 <HAL_UART_Transmit>

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Iridium successfully shutdown\r\n", 32, HAL_MAX_DELAY);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f04f 33ff 	mov.w	r3, #4294967295
 8005c86:	2220      	movs	r2, #32
 8005c88:	4909      	ldr	r1, [pc, #36]	; (8005cb0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe8>)
 8005c8a:	f006 ff32 	bl	800caf2 <HAL_UART_Transmit>
	return true;
 8005c8e:	2301      	movs	r3, #1
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	372c      	adds	r7, #44	; 0x2c
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd90      	pop	{r4, r7, pc}
 8005c98:	08017df4 	.word	0x08017df4
 8005c9c:	08017e14 	.word	0x08017e14
 8005ca0:	08017e34 	.word	0x08017e34
 8005ca4:	080175d0 	.word	0x080175d0
 8005ca8:	08017e50 	.word	0x08017e50
 8005cac:	08017e6c 	.word	0x08017e6c
 8005cb0:	08017e94 	.word	0x08017e94

08005cb4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc6:	220c      	movs	r2, #12
 8005cc8:	4948      	ldr	r1, [pc, #288]	; (8005dec <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x138>)
 8005cca:	f006 ff12 	bl	800caf2 <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 8005cce:	78fb      	ldrb	r3, [r7, #3]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d107      	bne.n	8005ce4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cda:	2211      	movs	r2, #17
 8005cdc:	4944      	ldr	r1, [pc, #272]	; (8005df0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x13c>)
 8005cde:	f006 ff08 	bl	800caf2 <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 8005ce2:	e07f      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8005ce4:	78fb      	ldrb	r3, [r7, #3]
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	d107      	bne.n	8005cfa <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f04f 33ff 	mov.w	r3, #4294967295
 8005cf0:	2212      	movs	r2, #18
 8005cf2:	4940      	ldr	r1, [pc, #256]	; (8005df4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x140>)
 8005cf4:	f006 fefd 	bl	800caf2 <HAL_UART_Transmit>
}
 8005cf8:	e074      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 8005cfa:	78fb      	ldrb	r3, [r7, #3]
 8005cfc:	2b03      	cmp	r3, #3
 8005cfe:	d107      	bne.n	8005d10 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f04f 33ff 	mov.w	r3, #4294967295
 8005d06:	2212      	movs	r2, #18
 8005d08:	493b      	ldr	r1, [pc, #236]	; (8005df8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x144>)
 8005d0a:	f006 fef2 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d0e:	e069      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 8005d10:	78fb      	ldrb	r3, [r7, #3]
 8005d12:	2b04      	cmp	r3, #4
 8005d14:	d107      	bne.n	8005d26 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f04f 33ff 	mov.w	r3, #4294967295
 8005d1c:	220d      	movs	r2, #13
 8005d1e:	4937      	ldr	r1, [pc, #220]	; (8005dfc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x148>)
 8005d20:	f006 fee7 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d24:	e05e      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 8005d26:	78fb      	ldrb	r3, [r7, #3]
 8005d28:	2b05      	cmp	r3, #5
 8005d2a:	d107      	bne.n	8005d3c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d32:	2224      	movs	r2, #36	; 0x24
 8005d34:	4932      	ldr	r1, [pc, #200]	; (8005e00 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x14c>)
 8005d36:	f006 fedc 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d3a:	e053      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 8005d3c:	78fb      	ldrb	r3, [r7, #3]
 8005d3e:	2b06      	cmp	r3, #6
 8005d40:	d107      	bne.n	8005d52 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f04f 33ff 	mov.w	r3, #4294967295
 8005d48:	2215      	movs	r2, #21
 8005d4a:	492e      	ldr	r1, [pc, #184]	; (8005e04 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x150>)
 8005d4c:	f006 fed1 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d50:	e048      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 8005d52:	78fb      	ldrb	r3, [r7, #3]
 8005d54:	2b07      	cmp	r3, #7
 8005d56:	d107      	bne.n	8005d68 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d5e:	2218      	movs	r2, #24
 8005d60:	4929      	ldr	r1, [pc, #164]	; (8005e08 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x154>)
 8005d62:	f006 fec6 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d66:	e03d      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 8005d68:	78fb      	ldrb	r3, [r7, #3]
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	d107      	bne.n	8005d7e <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f04f 33ff 	mov.w	r3, #4294967295
 8005d74:	220f      	movs	r2, #15
 8005d76:	4925      	ldr	r1, [pc, #148]	; (8005e0c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x158>)
 8005d78:	f006 febb 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d7c:	e032      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 8005d7e:	78fb      	ldrb	r3, [r7, #3]
 8005d80:	2b09      	cmp	r3, #9
 8005d82:	d107      	bne.n	8005d94 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f04f 33ff 	mov.w	r3, #4294967295
 8005d8a:	220d      	movs	r2, #13
 8005d8c:	4920      	ldr	r1, [pc, #128]	; (8005e10 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x15c>)
 8005d8e:	f006 feb0 	bl	800caf2 <HAL_UART_Transmit>
}
 8005d92:	e027      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 8005d94:	78fb      	ldrb	r3, [r7, #3]
 8005d96:	2b0a      	cmp	r3, #10
 8005d98:	d107      	bne.n	8005daa <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005da0:	220d      	movs	r2, #13
 8005da2:	491c      	ldr	r1, [pc, #112]	; (8005e14 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x160>)
 8005da4:	f006 fea5 	bl	800caf2 <HAL_UART_Transmit>
}
 8005da8:	e01c      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 8005daa:	78fb      	ldrb	r3, [r7, #3]
 8005dac:	2b0b      	cmp	r3, #11
 8005dae:	d107      	bne.n	8005dc0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f04f 33ff 	mov.w	r3, #4294967295
 8005db6:	2210      	movs	r2, #16
 8005db8:	4917      	ldr	r1, [pc, #92]	; (8005e18 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x164>)
 8005dba:	f006 fe9a 	bl	800caf2 <HAL_UART_Transmit>
}
 8005dbe:	e011      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if(error == 20){
 8005dc0:	78fb      	ldrb	r3, [r7, #3]
 8005dc2:	2b14      	cmp	r3, #20
 8005dc4:	d107      	bne.n	8005dd6 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005dcc:	2216      	movs	r2, #22
 8005dce:	4913      	ldr	r1, [pc, #76]	; (8005e1c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x168>)
 8005dd0:	f006 fe8f 	bl	800caf2 <HAL_UART_Transmit>
}
 8005dd4:	e006      	b.n	8005de4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ddc:	220b      	movs	r2, #11
 8005dde:	4910      	ldr	r1, [pc, #64]	; (8005e20 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x16c>)
 8005de0:	f006 fe87 	bl	800caf2 <HAL_UART_Transmit>
}
 8005de4:	bf00      	nop
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	08017eb4 	.word	0x08017eb4
 8005df0:	08017ec0 	.word	0x08017ec0
 8005df4:	08017ed0 	.word	0x08017ed0
 8005df8:	08017ee4 	.word	0x08017ee4
 8005dfc:	08017ef8 	.word	0x08017ef8
 8005e00:	08017f04 	.word	0x08017f04
 8005e04:	08017f28 	.word	0x08017f28
 8005e08:	08017f3c 	.word	0x08017f3c
 8005e0c:	08017f54 	.word	0x08017f54
 8005e10:	08017f64 	.word	0x08017f64
 8005e14:	08017f70 	.word	0x08017f70
 8005e18:	08017f7c 	.word	0x08017f7c
 8005e1c:	08017f8c 	.word	0x08017f8c
 8005e20:	08017fa4 	.word	0x08017fa4

08005e24 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>:


/*
 * This function requests the time
 */
boolean IridiumSBD::MRT_Iridium_getTime(void){
 8005e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e26:	b0a1      	sub	sp, #132	; 0x84
 8005e28:	af04      	add	r7, sp, #16
 8005e2a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nRetrieving time\r\n", 20, HAL_MAX_DELAY);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e32:	2214      	movs	r2, #20
 8005e34:	4928      	ldr	r1, [pc, #160]	; (8005ed8 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb4>)
 8005e36:	f006 fe5c 	bl	800caf2 <HAL_UART_Transmit>
	struct tm t; // struct tm is defined in time.h
	int err = this->getSystemTime(t); // Ask the 9603N for the system time
 8005e3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e3e:	4619      	mov	r1, r3
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f7fe fc15 	bl	8004670 <_ZN10IridiumSBD13getSystemTimeER2tm>
 8005e46:	66f8      	str	r0, [r7, #108]	; 0x6c
	if (err == ISBD_SUCCESS) // Was it successful?
 8005e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d125      	bne.n	8005e9a <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x76>
	    {
		char buf[61];
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8005e4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8005e50:	f203 756c 	addw	r5, r3, #1900	; 0x76c
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8005e54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8005e56:	1c5e      	adds	r6, r3, #1
 8005e58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005e5c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005e5e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005e60:	f107 0408 	add.w	r4, r7, #8
 8005e64:	9003      	str	r0, [sp, #12]
 8005e66:	9102      	str	r1, [sp, #8]
 8005e68:	9201      	str	r2, [sp, #4]
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	4633      	mov	r3, r6
 8005e6e:	462a      	mov	r2, r5
 8005e70:	491a      	ldr	r1, [pc, #104]	; (8005edc <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb8>)
 8005e72:	4620      	mov	r0, r4
 8005e74:	f00c fa9e 	bl	80123b4 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8005e78:	687c      	ldr	r4, [r7, #4]
 8005e7a:	f107 0308 	add.w	r3, r7, #8
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fa f9c0 	bl	8000204 <strlen>
 8005e84:	4603      	mov	r3, r0
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	f107 0108 	add.w	r1, r7, #8
 8005e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e90:	4620      	mov	r0, r4
 8005e92:	f006 fe2e 	bl	800caf2 <HAL_UART_Transmit>
		return true;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e019      	b.n	8005ece <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 8005e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e9c:	2b0c      	cmp	r3, #12
 8005e9e:	d108      	bne.n	8005eb2 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x8e>
	     {
	  	 HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo network detected.\r\n", 28, HAL_MAX_DELAY);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea6:	221c      	movs	r2, #28
 8005ea8:	490d      	ldr	r1, [pc, #52]	; (8005ee0 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xbc>)
 8005eaa:	f006 fe22 	bl	800caf2 <HAL_UART_Transmit>
	   	 return false;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	e00d      	b.n	8005ece <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else
	    {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nUnexpected Error ", 21, HAL_MAX_DELAY);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8005eb8:	2215      	movs	r2, #21
 8005eba:	490a      	ldr	r1, [pc, #40]	; (8005ee4 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xc0>)
 8005ebc:	f006 fe19 	bl	800caf2 <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8005ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7ff fef4 	bl	8005cb4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 8005ecc:	2300      	movs	r3, #0
	}
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3774      	adds	r7, #116	; 0x74
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	080180c4 	.word	0x080180c4
 8005edc:	080180d8 	.word	0x080180d8
 8005ee0:	08018110 	.word	0x08018110
 8005ee4:	0801812c 	.word	0x0801812c

08005ee8 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

IridiumSBD(TwoWire &wirePort = MRT_IRIDIUM_I2C, uint8_t deviceAddress = 0x63)
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	71fb      	strb	r3, [r7, #7]
   {
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2205      	movs	r2, #5
 8005f02:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2202      	movs	r2, #2
 8005f12:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2204      	movs	r2, #4
 8005f1a:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2208      	movs	r2, #8
 8005f22:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2220      	movs	r2, #32
 8005f32:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2240      	movs	r2, #64	; 0x40
 8005f3a:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
      useSerial = false;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      wireport = &wirePort;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	64da      	str	r2, [r3, #76]	; 0x4c
      deviceaddress = deviceAddress;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	79fa      	ldrb	r2, [r7, #7]
 8005f50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	221e      	movs	r2, #30
 8005f58:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	221e      	movs	r2, #30
 8005f60:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005f6a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	22f0      	movs	r2, #240	; 0xf0
 8005f72:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      remainingMessages = -1;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      asleep = true;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
      reentrant = false;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
      sleepPin = -1;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f04f 32ff 	mov.w	r2, #4294967295
 8005f96:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      sleepPinConfigured = false;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      ringPin = -1;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      msstmWorkaroundRequested = false;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      ringAlertsEnabled = true;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
      ringAsserted = false;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      lastPowerOnTime = 0UL;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      head = SBDRING;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	4a0d      	ldr	r2, [pc, #52]	; (8006004 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8005fd0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      tail = SBDRING;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4a0b      	ldr	r2, [pc, #44]	; (8006004 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8005fd8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      nextChar = -1;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      i2c_ser_buffer_tail = 0;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      i2c_ser_buffer_head = 0;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
   }
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3714      	adds	r7, #20
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr
 8006004:	08018634 	.word	0x08018634

08006008 <MRT_Static_Iridium_Constructor>:
#endif

static IridiumSBD *E_T = NULL;


void MRT_Static_Iridium_Constructor(){
 8006008:	b598      	push	{r3, r4, r7, lr}
 800600a:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 800600c:	4b08      	ldr	r3, [pc, #32]	; (8006030 <MRT_Static_Iridium_Constructor+0x28>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <MRT_Static_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 8006014:	20e4      	movs	r0, #228	; 0xe4
 8006016:	f00a fc21 	bl	801085c <_Znwj>
 800601a:	4603      	mov	r3, r0
 800601c:	461c      	mov	r4, r3
 800601e:	2263      	movs	r2, #99	; 0x63
 8006020:	4904      	ldr	r1, [pc, #16]	; (8006034 <MRT_Static_Iridium_Constructor+0x2c>)
 8006022:	4620      	mov	r0, r4
 8006024:	f7ff ff60 	bl	8005ee8 <_ZN10IridiumSBDC1ER7TwoWireh>
 8006028:	4b01      	ldr	r3, [pc, #4]	; (8006030 <MRT_Static_Iridium_Constructor+0x28>)
 800602a:	601c      	str	r4, [r3, #0]
	}
}
 800602c:	bf00      	nop
 800602e:	bd98      	pop	{r3, r4, r7, pc}
 8006030:	200002e0 	.word	0x200002e0
 8006034:	2000039c 	.word	0x2000039c

08006038 <MRT_Static_Iridium_Destructor>:

void MRT_Static_Iridium_Destructor(){
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 800603c:	4b05      	ldr	r3, [pc, #20]	; (8006054 <MRT_Static_Iridium_Destructor+0x1c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d002      	beq.n	800604a <MRT_Static_Iridium_Destructor+0x12>
		E_T = NULL;
 8006044:	4b03      	ldr	r3, [pc, #12]	; (8006054 <MRT_Static_Iridium_Destructor+0x1c>)
 8006046:	2200      	movs	r2, #0
 8006048:	601a      	str	r2, [r3, #0]
	}
}
 800604a:	bf00      	nop
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr
 8006054:	200002e0 	.word	0x200002e0

08006058 <MRT_Static_Iridium_Setup>:


uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart){
 8006058:	b084      	sub	sp, #16
 800605a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800605c:	b08f      	sub	sp, #60	; 0x3c
 800605e:	af0e      	add	r7, sp, #56	; 0x38
 8006060:	f107 0418 	add.w	r4, r7, #24
 8006064:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MRT_Static_Iridium_Constructor();
 8006068:	f7ff ffce 	bl	8006008 <MRT_Static_Iridium_Constructor>
	return E_T->MRT_Iridium_setup(huart);
 800606c:	4b0e      	ldr	r3, [pc, #56]	; (80060a8 <MRT_Static_Iridium_Setup+0x50>)
 800606e:	681e      	ldr	r6, [r3, #0]
 8006070:	466d      	mov	r5, sp
 8006072:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8006076:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006078:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800607a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800607c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800607e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006080:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006082:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006086:	e885 0003 	stmia.w	r5, {r0, r1}
 800608a:	f107 0318 	add.w	r3, r7, #24
 800608e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006090:	4630      	mov	r0, r6
 8006092:	f7ff fca1 	bl	80059d8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>
 8006096:	4603      	mov	r3, r0
}
 8006098:	4618      	mov	r0, r3
 800609a:	3704      	adds	r7, #4
 800609c:	46bd      	mov	sp, r7
 800609e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80060a2:	b004      	add	sp, #16
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	200002e0 	.word	0x200002e0

080060ac <MRT_Static_Iridium_Shutdown>:

bool MRT_Static_Iridium_Shutdown(void){
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 80060b2:	4b09      	ldr	r3, [pc, #36]	; (80060d8 <MRT_Static_Iridium_Shutdown+0x2c>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f7ff fd86 	bl	8005bc8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	bf14      	ite	ne
 80060c2:	2301      	movne	r3, #1
 80060c4:	2300      	moveq	r3, #0
 80060c6:	71fb      	strb	r3, [r7, #7]
	MRT_Static_Iridium_Destructor();
 80060c8:	f7ff ffb6 	bl	8006038 <MRT_Static_Iridium_Destructor>
	return b;
 80060cc:	79fb      	ldrb	r3, [r7, #7]
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	200002e0 	.word	0x200002e0

080060dc <MRT_Static_Iridium_getTime>:
bool MRT_Static_Iridium_NetworkAvailability(){
	return E_T->MRT_Iridium_NetworkAvailability();
}


bool MRT_Static_Iridium_getTime(void){
 80060dc:	b580      	push	{r7, lr}
 80060de:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getTime();
 80060e0:	4b06      	ldr	r3, [pc, #24]	; (80060fc <MRT_Static_Iridium_getTime+0x20>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fe9d 	bl	8005e24 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	bf14      	ite	ne
 80060f0:	2301      	movne	r3, #1
 80060f2:	2300      	moveq	r3, #0
 80060f4:	b2db      	uxtb	r3, r3
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	200002e0 	.word	0x200002e0

08006100 <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 8006100:	b590      	push	{r4, r7, lr}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d101      	bne.n	8006114 <_ZN5Print5writeEPKc+0x14>
 8006110:	2300      	movs	r3, #0
 8006112:	e00d      	b.n	8006130 <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	3304      	adds	r3, #4
 800611a:	681c      	ldr	r4, [r3, #0]
 800611c:	6838      	ldr	r0, [r7, #0]
 800611e:	f7fa f871 	bl	8000204 <strlen>
 8006122:	4603      	mov	r3, r0
 8006124:	461a      	mov	r2, r3
 8006126:	6839      	ldr	r1, [r7, #0]
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	47a0      	blx	r4
 800612c:	4603      	mov	r3, r0
 800612e:	bf00      	nop
    }
 8006130:	4618      	mov	r0, r3
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	bd90      	pop	{r4, r7, pc}

08006138 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 8006144:	2300      	movs	r3, #0
 8006146:	617b      	str	r3, [r7, #20]
  while (size--) {
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	1e5a      	subs	r2, r3, #1
 800614c:	607a      	str	r2, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	bf14      	ite	ne
 8006152:	2301      	movne	r3, #1
 8006154:	2300      	moveq	r3, #0
 8006156:	b2db      	uxtb	r3, r3
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00e      	beq.n	800617a <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	1c59      	adds	r1, r3, #1
 8006166:	60b9      	str	r1, [r7, #8]
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	4619      	mov	r1, r3
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	4790      	blx	r2
 8006170:	4602      	mov	r2, r0
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	4413      	add	r3, r2
 8006176:	617b      	str	r3, [r7, #20]
  while (size--) {
 8006178:	e7e6      	b.n	8006148 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 800617a:	697b      	ldr	r3, [r7, #20]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3718      	adds	r7, #24
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 800618e:	6839      	ldr	r1, [r7, #0]
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 f805 	bl	80061a0 <_ZN5Print5printEPKc>
 8006196:	4603      	mov	r3, r0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  return write(str);
 80061aa:	6839      	ldr	r1, [r7, #0]
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff ffa7 	bl	8006100 <_ZN5Print5writeEPKc>
 80061b2:	4603      	mov	r3, r0
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3708      	adds	r7, #8
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}

080061bc <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	4a06      	ldr	r2, [pc, #24]	; (80061e0 <_ZN5PrintC1Ev+0x24>)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	601a      	str	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	605a      	str	r2, [r3, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4618      	mov	r0, r3
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	08018648 	.word	0x08018648

080061e4 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7ff ffe4 	bl	80061bc <_ZN5PrintC1Ev>
 80061f4:	4a05      	ldr	r2, [pc, #20]	; (800620c <_ZN6StreamC1Ev+0x28>)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	601a      	str	r2, [r3, #0]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006200:	609a      	str	r2, [r3, #8]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4618      	mov	r0, r3
 8006206:	3708      	adds	r7, #8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	08018678 	.word	0x08018678

08006210 <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff ffe1 	bl	80061e4 <_ZN6StreamC1Ev>
 8006222:	4a16      	ldr	r2, [pc, #88]	; (800627c <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	683a      	ldr	r2, [r7, #0]
 800622c:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	3390      	adds	r3, #144	; 0x90
 8006232:	2220      	movs	r2, #32
 8006234:	2100      	movs	r1, #0
 8006236:	4618      	mov	r0, r3
 8006238:	f00a fdc0 	bl	8010dbc <memset>
  rxBufferIndex = 0;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4618      	mov	r0, r3
 8006276:	3708      	adds	r7, #8
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	08018658 	.word	0x08018658

08006280 <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af02      	add	r7, sp, #8
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	4608      	mov	r0, r1
 800628a:	4611      	mov	r1, r2
 800628c:	461a      	mov	r2, r3
 800628e:	4603      	mov	r3, r0
 8006290:	70fb      	strb	r3, [r7, #3]
 8006292:	460b      	mov	r3, r1
 8006294:	70bb      	strb	r3, [r7, #2]
 8006296:	4613      	mov	r3, r2
 8006298:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 fc24 	bl	8006ae8 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 80062a0:	78bb      	ldrb	r3, [r7, #2]
 80062a2:	2b20      	cmp	r3, #32
 80062a4:	d901      	bls.n	80062aa <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 80062a6:	2320      	movs	r3, #32
 80062a8:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 80062aa:	78fb      	ldrb	r3, [r7, #3]
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	b2d9      	uxtb	r1, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80062b6:	78b8      	ldrb	r0, [r7, #2]
 80062b8:	787b      	ldrb	r3, [r7, #1]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	4603      	mov	r3, r0
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f9cf 	bl	8006662 <_ZN7TwoWire15i2c_master_readEhPchh>
 80062c4:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	da02      	bge.n	80062d2 <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 80062cc:	2300      	movs	r3, #0
 80062ce:	73fb      	strb	r3, [r7, #15]
 80062d0:	e001      	b.n	80062d6 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	7bfa      	ldrb	r2, [r7, #15]
 80062e2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 fbcc 	bl	8006a84 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 80062ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3710      	adds	r7, #16
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b082      	sub	sp, #8
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]
 80062fe:	460b      	mov	r3, r1
 8006300:	70fb      	strb	r3, [r7, #3]
 8006302:	4613      	mov	r3, r2
 8006304:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 8006306:	78ba      	ldrb	r2, [r7, #2]
 8006308:	78f9      	ldrb	r1, [r7, #3]
 800630a:	2301      	movs	r3, #1
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f7ff ffb7 	bl	8006280 <_ZN7TwoWire11requestFromEhhh>
 8006312:	4603      	mov	r3, r0
}
 8006314:	4618      	mov	r0, r3
 8006316:	3708      	adds	r7, #8
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	460b      	mov	r3, r1
 8006326:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	78fa      	ldrb	r2, [r7, #3]
 8006334:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8006346:	bf00      	nop
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	b086      	sub	sp, #24
 8006356:	af02      	add	r7, sp, #8
 8006358:	6078      	str	r0, [r7, #4]
 800635a:	460b      	mov	r3, r1
 800635c:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 fbc2 	bl	8006ae8 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	7c1b      	ldrb	r3, [r3, #16]
 8006368:	0059      	lsls	r1, r3, #1
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f103 0211 	add.w	r2, r3, #17
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006376:	4618      	mov	r0, r3
 8006378:	78fb      	ldrb	r3, [r7, #3]
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	4603      	mov	r3, r0
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fa00 	bl	8006784 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 8006384:	4603      	mov	r3, r0
 8006386:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 fb6f 	bl	8006a84 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 80063b8:	2101      	movs	r1, #1
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7ff ffc9 	bl	8006352 <_ZN7TwoWire15endTransmissionEh>
 80063c0:	4603      	mov	r3, r0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3708      	adds	r7, #8
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}

080063ca <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	460b      	mov	r3, r1
 80063d4:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01d      	beq.n	800641c <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80063e6:	2b1f      	cmp	r3, #31
 80063e8:	d901      	bls.n	80063ee <_ZN7TwoWire5writeEh+0x24>
      return 0;
 80063ea:	2300      	movs	r3, #0
 80063ec:	e028      	b.n	8006440 <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80063f4:	4619      	mov	r1, r3
 80063f6:	78fa      	ldrb	r2, [r7, #3]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	440b      	add	r3, r1
 80063fc:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006404:	3301      	adds	r3, #1
 8006406:	b2da      	uxtb	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800641a:	e010      	b.n	800643e <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 fb63 	bl	8006ae8 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 8006422:	1cfb      	adds	r3, r7, #3
 8006424:	2201      	movs	r2, #1
 8006426:	4619      	mov	r1, r3
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f000 fa95 	bl	8006958 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 fb28 	bl	8006a84 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	333c      	adds	r3, #60	; 0x3c
 8006438:	4618      	mov	r0, r3
 800643a:	f002 fea9 	bl	8009190 <HAL_I2C_EnableListen_IT>
  }
  return 1;
 800643e:	2301      	movs	r3, #1
}
 8006440:	4618      	mov	r0, r3
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800645a:	2b00      	cmp	r3, #0
 800645c:	d013      	beq.n	8006486 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 800645e:	2300      	movs	r3, #0
 8006460:	617b      	str	r3, [r7, #20]
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	429a      	cmp	r2, r3
 8006468:	d21e      	bcs.n	80064a8 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68b9      	ldr	r1, [r7, #8]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	440a      	add	r2, r1
 8006476:	7812      	ldrb	r2, [r2, #0]
 8006478:	4611      	mov	r1, r2
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	3301      	adds	r3, #1
 8006482:	617b      	str	r3, [r7, #20]
 8006484:	e7ed      	b.n	8006462 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 fb2e 	bl	8006ae8 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	461a      	mov	r2, r3
 8006490:	68b9      	ldr	r1, [r7, #8]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f000 fa60 	bl	8006958 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f000 faf3 	bl	8006a84 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	333c      	adds	r3, #60	; 0x3c
 80064a2:	4618      	mov	r0, r3
 80064a4:	f002 fe74 	bl	8009190 <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 80064a8:	687b      	ldr	r3, [r7, #4]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b083      	sub	sp, #12
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	461a      	mov	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	1ad3      	subs	r3, r2, r3
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 80064da:	b480      	push	{r7}
 80064dc:	b085      	sub	sp, #20
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  int value = -1;
 80064e2:	f04f 33ff 	mov.w	r3, #4294967295
 80064e6:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80064ee:	b2da      	uxtb	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	429a      	cmp	r2, r3
 80064fa:	bf34      	ite	cc
 80064fc:	2301      	movcc	r3, #1
 80064fe:	2300      	movcs	r3, #0
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b00      	cmp	r3, #0
 8006504:	d012      	beq.n	800652c <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800650c:	b2db      	uxtb	r3, r3
 800650e:	461a      	mov	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4413      	add	r3, r2
 8006514:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006518:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	3301      	adds	r3, #1
 8006524:	b2da      	uxtb	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 800652c:	68fb      	ldr	r3, [r7, #12]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 800653a:	b480      	push	{r7}
 800653c:	b085      	sub	sp, #20
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  int value = -1;
 8006542:	f04f 33ff 	mov.w	r3, #4294967295
 8006546:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800654e:	b2da      	uxtb	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006556:	b2db      	uxtb	r3, r3
 8006558:	429a      	cmp	r2, r3
 800655a:	bf34      	ite	cc
 800655c:	2301      	movcc	r3, #1
 800655e:	2300      	movcs	r3, #0
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d009      	beq.n	800657a <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	461a      	mov	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4413      	add	r3, r2
 8006574:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006578:	60fb      	str	r3, [r7, #12]
  }

  return value;
 800657a:	68fb      	ldr	r3, [r7, #12]
}
 800657c:	4618      	mov	r0, r3
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 800659c:	b480      	push	{r7}
 800659e:	b085      	sub	sp, #20
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a8:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80065b2:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 80065b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065b8:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065c6:	bf0c      	ite	eq
 80065c8:	2301      	moveq	r3, #1
 80065ca:	2300      	movne	r3, #0
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00b      	beq.n	80065ea <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	1e5a      	subs	r2, r3, #1
 80065d6:	60fa      	str	r2, [r7, #12]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	bf0c      	ite	eq
 80065dc:	2301      	moveq	r3, #1
 80065de:	2300      	movne	r3, #0
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0e9      	beq.n	80065ba <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e021      	b.n	800662e <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 80065f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065fa:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b01      	cmp	r3, #1
 8006608:	bf14      	ite	ne
 800660a:	2301      	movne	r3, #1
 800660c:	2300      	moveq	r3, #0
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00b      	beq.n	800662c <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	1e5a      	subs	r2, r3, #1
 8006618:	60fa      	str	r2, [r7, #12]
 800661a:	2b00      	cmp	r3, #0
 800661c:	bf0c      	ite	eq
 800661e:	2301      	moveq	r3, #1
 8006620:	2300      	movne	r3, #0
 8006622:	b2db      	uxtb	r3, r3
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0e9      	beq.n	80065fc <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 8006628:	2301      	movs	r3, #1
 800662a:	e000      	b.n	800662e <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 800663a:	b480      	push	{r7}
 800663c:	b085      	sub	sp, #20
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006646:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	601a      	str	r2, [r3, #0]

    return 0;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b08a      	sub	sp, #40	; 0x28
 8006666:	af00      	add	r7, sp, #0
 8006668:	60f8      	str	r0, [r7, #12]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	461a      	mov	r2, r3
 800666e:	460b      	mov	r3, r1
 8006670:	72fb      	strb	r3, [r7, #11]
 8006672:	4613      	mov	r3, r2
 8006674:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800667a:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f7ff ff8d 	bl	800659c <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8006682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006686:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b01      	cmp	r3, #1
 8006694:	bf14      	ite	ne
 8006696:	2301      	movne	r3, #1
 8006698:	2300      	moveq	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d008      	beq.n	80066b2 <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 80066a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a2:	3b01      	subs	r3, #1
 80066a4:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 80066a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1ed      	bne.n	8006688 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 80066ac:	f04f 33ff 	mov.w	r3, #4294967295
 80066b0:	e064      	b.n	800677c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 80066b2:	7afb      	ldrb	r3, [r7, #11]
 80066b4:	f043 0301 	orr.w	r3, r3, #1
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	461a      	mov	r2, r3
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 80066c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066c4:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	bf14      	ite	ne
 80066d4:	2301      	movne	r3, #1
 80066d6:	2300      	moveq	r3, #0
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d008      	beq.n	80066f0 <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 80066de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e0:	3b01      	subs	r3, #1
 80066e2:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 80066e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1ed      	bne.n	80066c6 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 80066ea:	f04f 33ff 	mov.w	r3, #4294967295
 80066ee:	e045      	b.n	800677c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 80066f0:	2300      	movs	r3, #0
 80066f2:	613b      	str	r3, [r7, #16]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	613b      	str	r3, [r7, #16]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	613b      	str	r3, [r7, #16]
 8006704:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 8006706:	2300      	movs	r3, #0
 8006708:	623b      	str	r3, [r7, #32]
 800670a:	7abb      	ldrb	r3, [r7, #10]
 800670c:	3b01      	subs	r3, #1
 800670e:	6a3a      	ldr	r2, [r7, #32]
 8006710:	429a      	cmp	r2, r3
 8006712:	da17      	bge.n	8006744 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 8006714:	f107 0314 	add.w	r3, r7, #20
 8006718:	2200      	movs	r2, #0
 800671a:	4619      	mov	r1, r3
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 f8a4 	bl	800686a <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006722:	61b8      	str	r0, [r7, #24]
        if(ret)
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d002      	beq.n	8006730 <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 800672a:	f04f 33ff 	mov.w	r3, #4294967295
 800672e:	e025      	b.n	800677c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 8006730:	6979      	ldr	r1, [r7, #20]
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	4413      	add	r3, r2
 8006738:	b2ca      	uxtb	r2, r1
 800673a:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 800673c:	6a3b      	ldr	r3, [r7, #32]
 800673e:	3301      	adds	r3, #1
 8006740:	623b      	str	r3, [r7, #32]
 8006742:	e7e2      	b.n	800670a <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8006744:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f7ff ff74 	bl	800663a <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 8006752:	f107 0314 	add.w	r3, r7, #20
 8006756:	2201      	movs	r2, #1
 8006758:	4619      	mov	r1, r3
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f000 f885 	bl	800686a <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006760:	61b8      	str	r0, [r7, #24]
    if(ret)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d002      	beq.n	800676e <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8006768:	f04f 33ff 	mov.w	r3, #4294967295
 800676c:	e006      	b.n	800677c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 800676e:	6979      	ldr	r1, [r7, #20]
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	4413      	add	r3, r2
 8006776:	b2ca      	uxtb	r2, r1
 8006778:	701a      	strb	r2, [r3, #0]

    return length;
 800677a:	7abb      	ldrb	r3, [r7, #10]
}
 800677c:	4618      	mov	r0, r3
 800677e:	3728      	adds	r7, #40	; 0x28
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006796:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f7ff feff 	bl	800659c <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 800679e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067a2:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	bf14      	ite	ne
 80067b2:	2301      	movne	r3, #1
 80067b4:	2300      	moveq	r3, #0
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d007      	beq.n	80067cc <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	3b01      	subs	r3, #1
 80067c0:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1ed      	bne.n	80067a4 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 80067c8:	2304      	movs	r3, #4
 80067ca:	e04a      	b.n	8006862 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 80067d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067dc:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	f003 0302 	and.w	r3, r3, #2
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	bf14      	ite	ne
 80067ec:	2301      	movne	r3, #1
 80067ee:	2300      	moveq	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d007      	beq.n	8006806 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1ed      	bne.n	80067de <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 8006802:	2302      	movs	r3, #2
 8006804:	e02d      	b.n	8006862 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006806:	2300      	movs	r3, #0
 8006808:	613b      	str	r3, [r7, #16]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	613b      	str	r3, [r7, #16]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	613b      	str	r3, [r7, #16]
 800681a:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 800681c:	2300      	movs	r3, #0
 800681e:	61bb      	str	r3, [r7, #24]
 8006820:	69ba      	ldr	r2, [r7, #24]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	429a      	cmp	r2, r3
 8006826:	da15      	bge.n	8006854 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 8006828:	69bb      	ldr	r3, [r7, #24]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4413      	add	r3, r2
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	4619      	mov	r1, r3
 8006832:	68f8      	ldr	r0, [r7, #12]
 8006834:	f000 f85a 	bl	80068ec <_ZN7TwoWire21i2c_master_byte_writeEi>
 8006838:	4603      	mov	r3, r0
 800683a:	2b01      	cmp	r3, #1
 800683c:	bf14      	ite	ne
 800683e:	2301      	movne	r3, #1
 8006840:	2300      	moveq	r3, #0
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8006848:	2303      	movs	r3, #3
 800684a:	e00a      	b.n	8006862 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	3301      	adds	r3, #1
 8006850:	61bb      	str	r3, [r7, #24]
 8006852:	e7e5      	b.n	8006820 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8006854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006856:	2b00      	cmp	r3, #0
 8006858:	d002      	beq.n	8006860 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f7ff feed 	bl	800663a <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3720      	adds	r7, #32
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 800686a:	b480      	push	{r7}
 800686c:	b087      	sub	sp, #28
 800686e:	af00      	add	r7, sp, #0
 8006870:	60f8      	str	r0, [r7, #12]
 8006872:	60b9      	str	r1, [r7, #8]
 8006874:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800687a:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d006      	beq.n	8006890 <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	601a      	str	r2, [r3, #0]
 800688e:	e005      	b.n	800689c <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 800689c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068a0:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ac:	2b40      	cmp	r3, #64	; 0x40
 80068ae:	bf14      	ite	ne
 80068b0:	2301      	movne	r3, #1
 80068b2:	2300      	moveq	r3, #0
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00c      	beq.n	80068d4 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	1e5a      	subs	r2, r3, #1
 80068be:	617a      	str	r2, [r7, #20]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	bf0c      	ite	eq
 80068c4:	2301      	moveq	r3, #1
 80068c6:	2300      	movne	r3, #0
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d0e9      	beq.n	80068a2 <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 80068ce:	f04f 33ff 	mov.w	r3, #4294967295
 80068d2:	e005      	b.n	80068e0 <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	461a      	mov	r2, r3
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	601a      	str	r2, [r3, #0]

    return 0;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	371c      	adds	r7, #28
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fa:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	461a      	mov	r2, r3
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8006906:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800690a:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006916:	2b80      	cmp	r3, #128	; 0x80
 8006918:	d008      	beq.n	800692c <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006924:	2b04      	cmp	r3, #4
 8006926:	d001      	beq.n	800692c <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8006928:	2301      	movs	r3, #1
 800692a:	e000      	b.n	800692e <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 800692c:	2300      	movs	r3, #0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00b      	beq.n	800694a <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	1e5a      	subs	r2, r3, #1
 8006936:	60fa      	str	r2, [r7, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	bf0c      	ite	eq
 800693c:	2301      	moveq	r3, #1
 800693e:	2300      	movne	r3, #0
 8006940:	b2db      	uxtb	r3, r3
 8006942:	2b00      	cmp	r3, #0
 8006944:	d0e2      	beq.n	800690c <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8006946:	2300      	movs	r3, #0
 8006948:	e000      	b.n	800694c <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 800694a:	2301      	movs	r3, #1
}
 800694c:	4618      	mov	r0, r3
 800694e:	3714      	adds	r7, #20
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8006958:	b480      	push	{r7}
 800695a:	b089      	sub	sp, #36	; 0x24
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8006964:	2300      	movs	r3, #0
 8006966:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800696c:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2b00      	cmp	r3, #0
 8006972:	dd41      	ble.n	80069f8 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8006974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006978:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006984:	2b80      	cmp	r3, #128	; 0x80
 8006986:	bf14      	ite	ne
 8006988:	2301      	movne	r3, #1
 800698a:	2300      	moveq	r3, #0
 800698c:	b2db      	uxtb	r3, r3
 800698e:	2b00      	cmp	r3, #0
 8006990:	d008      	beq.n	80069a4 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	3b01      	subs	r3, #1
 8006996:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1ed      	bne.n	800697a <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 800699e:	f04f 33ff 	mov.w	r3, #4294967295
 80069a2:	e068      	b.n	8006a76 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	1c5a      	adds	r2, r3, #1
 80069a8:	60ba      	str	r2, [r7, #8]
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	461a      	mov	r2, r3
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	611a      	str	r2, [r3, #16]
        length--;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	3b01      	subs	r3, #1
 80069b6:	607b      	str	r3, [r7, #4]
        size++;
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	3301      	adds	r3, #1
 80069bc:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	f003 0304 	and.w	r3, r3, #4
 80069c8:	2b04      	cmp	r3, #4
 80069ca:	d104      	bne.n	80069d6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e000      	b.n	80069d8 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 80069d6:	2300      	movs	r3, #0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d0c8      	beq.n	800696e <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	1c5a      	adds	r2, r3, #1
 80069e0:	60ba      	str	r2, [r7, #8]
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	461a      	mov	r2, r3
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	611a      	str	r2, [r3, #16]
            length--;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	3b01      	subs	r3, #1
 80069ee:	607b      	str	r3, [r7, #4]
            size++;
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	3301      	adds	r3, #1
 80069f4:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 80069f6:	e7ba      	b.n	800696e <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 80069f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069fc:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a0c:	bf14      	ite	ne
 8006a0e:	2301      	movne	r3, #1
 8006a10:	2300      	moveq	r3, #0
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d008      	beq.n	8006a2a <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1ec      	bne.n	80069fe <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8006a24:	f04f 33ff 	mov.w	r3, #4294967295
 8006a28:	e025      	b.n	8006a76 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a32:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8006a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a38:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	f003 0302 	and.w	r3, r3, #2
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	bf0c      	ite	eq
 8006a48:	2301      	moveq	r3, #1
 8006a4a:	2300      	movne	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d008      	beq.n	8006a64 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1ed      	bne.n	8006a3a <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8006a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a62:	e008      	b.n	8006a76 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8006a74:	69bb      	ldr	r3, [r7, #24]
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3724      	adds	r7, #36	; 0x24
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
	...

08006a84 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a90:	4a12      	ldr	r2, [pc, #72]	; (8006adc <_ZN7TwoWire15enableInterruptEv+0x58>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d106      	bne.n	8006aa4 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8006a96:	2049      	movs	r0, #73	; 0x49
 8006a98:	f001 fd04 	bl	80084a4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8006a9c:	2048      	movs	r0, #72	; 0x48
 8006a9e:	f001 fd01 	bl	80084a4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006aa2:	e016      	b.n	8006ad2 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa8:	4a0d      	ldr	r2, [pc, #52]	; (8006ae0 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d106      	bne.n	8006abc <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8006aae:	2022      	movs	r0, #34	; 0x22
 8006ab0:	f001 fcf8 	bl	80084a4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8006ab4:	2021      	movs	r0, #33	; 0x21
 8006ab6:	f001 fcf5 	bl	80084a4 <HAL_NVIC_EnableIRQ>
}
 8006aba:	e00a      	b.n	8006ad2 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ac0:	4a08      	ldr	r2, [pc, #32]	; (8006ae4 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d105      	bne.n	8006ad2 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006ac6:	2020      	movs	r0, #32
 8006ac8:	f001 fcec 	bl	80084a4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006acc:	201f      	movs	r0, #31
 8006ace:	f001 fce9 	bl	80084a4 <HAL_NVIC_EnableIRQ>
}
 8006ad2:	bf00      	nop
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	40005c00 	.word	0x40005c00
 8006ae0:	40005800 	.word	0x40005800
 8006ae4:	40005400 	.word	0x40005400

08006ae8 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af4:	4a12      	ldr	r2, [pc, #72]	; (8006b40 <_ZN7TwoWire16disableInterruptEv+0x58>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d106      	bne.n	8006b08 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8006afa:	2049      	movs	r0, #73	; 0x49
 8006afc:	f001 fce0 	bl	80084c0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8006b00:	2048      	movs	r0, #72	; 0x48
 8006b02:	f001 fcdd 	bl	80084c0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006b06:	e016      	b.n	8006b36 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b0c:	4a0d      	ldr	r2, [pc, #52]	; (8006b44 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d106      	bne.n	8006b20 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8006b12:	2022      	movs	r0, #34	; 0x22
 8006b14:	f001 fcd4 	bl	80084c0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8006b18:	2021      	movs	r0, #33	; 0x21
 8006b1a:	f001 fcd1 	bl	80084c0 <HAL_NVIC_DisableIRQ>
}
 8006b1e:	e00a      	b.n	8006b36 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b24:	4a08      	ldr	r2, [pc, #32]	; (8006b48 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d105      	bne.n	8006b36 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8006b2a:	2020      	movs	r0, #32
 8006b2c:	f001 fcc8 	bl	80084c0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8006b30:	201f      	movs	r0, #31
 8006b32:	f001 fcc5 	bl	80084c0 <HAL_NVIC_DisableIRQ>
}
 8006b36:	bf00      	nop
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	40005c00 	.word	0x40005c00
 8006b44:	40005800 	.word	0x40005800
 8006b48:	40005400 	.word	0x40005400

08006b4c <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d110      	bne.n	8006b7e <_Z41__static_initialization_and_destruction_0ii+0x32>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d10b      	bne.n	8006b7e <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8006b66:	4908      	ldr	r1, [pc, #32]	; (8006b88 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8006b68:	4808      	ldr	r0, [pc, #32]	; (8006b8c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8006b6a:	f7ff fb51 	bl	8006210 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8006b6e:	4908      	ldr	r1, [pc, #32]	; (8006b90 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8006b70:	4808      	ldr	r0, [pc, #32]	; (8006b94 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8006b72:	f7ff fb4d 	bl	8006210 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 8006b76:	4908      	ldr	r1, [pc, #32]	; (8006b98 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8006b78:	4808      	ldr	r0, [pc, #32]	; (8006b9c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8006b7a:	f7ff fb49 	bl	8006210 <_ZN7TwoWireC1EP11I2C_TypeDef>
 8006b7e:	bf00      	nop
 8006b80:	3708      	adds	r7, #8
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	40005400 	.word	0x40005400
 8006b8c:	200002e4 	.word	0x200002e4
 8006b90:	40005800 	.word	0x40005800
 8006b94:	2000039c 	.word	0x2000039c
 8006b98:	40005c00 	.word	0x40005c00
 8006b9c:	20000454 	.word	0x20000454

08006ba0 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006ba8:	2001      	movs	r0, #1
 8006baa:	f7ff ffcf 	bl	8006b4c <_Z41__static_initialization_and_destruction_0ii>
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8006bb0:	b590      	push	{r4, r7, lr}
 8006bb2:	b087      	sub	sp, #28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	607a      	str	r2, [r7, #4]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	72fb      	strb	r3, [r7, #11]
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	685c      	ldr	r4, [r3, #4]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6898      	ldr	r0, [r3, #8]
 8006bcc:	893b      	ldrh	r3, [r7, #8]
 8006bce:	7af9      	ldrb	r1, [r7, #11]
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	47a0      	blx	r4
 8006bd4:	6178      	str	r0, [r7, #20]

  return ret;
 8006bd6:	697b      	ldr	r3, [r7, #20]
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	371c      	adds	r7, #28
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd90      	pop	{r4, r7, pc}

08006be0 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006be0:	b590      	push	{r4, r7, lr}
 8006be2:	b087      	sub	sp, #28
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	607a      	str	r2, [r7, #4]
 8006bea:	461a      	mov	r2, r3
 8006bec:	460b      	mov	r3, r1
 8006bee:	72fb      	strb	r3, [r7, #11]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681c      	ldr	r4, [r3, #0]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6898      	ldr	r0, [r3, #8]
 8006bfc:	893b      	ldrh	r3, [r7, #8]
 8006bfe:	7af9      	ldrb	r1, [r7, #11]
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	47a0      	blx	r4
 8006c04:	6178      	str	r0, [r7, #20]

  return ret;
 8006c06:	697b      	ldr	r3, [r7, #20]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd90      	pop	{r4, r7, pc}

08006c10 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	ee07 3a90 	vmov	s15, r3
 8006c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c22:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006c3c <lps22hh_from_lsb_to_hpa+0x2c>
 8006c26:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006c2a:	eef0 7a66 	vmov.f32	s15, s13
}
 8006c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr
 8006c3c:	49800000 	.word	0x49800000

08006c40 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	4603      	mov	r3, r0
 8006c48:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8006c4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c4e:	ee07 3a90 	vmov	s15, r3
 8006c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c56:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006c70 <lps22hh_from_lsb_to_celsius+0x30>
 8006c5a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006c5e:	eef0 7a66 	vmov.f32	s15, s13
}
 8006c62:	eeb0 0a67 	vmov.f32	s0, s15
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr
 8006c70:	42c80000 	.word	0x42c80000

08006c74 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006c80:	f107 0208 	add.w	r2, r7, #8
 8006c84:	2301      	movs	r3, #1
 8006c86:	2110      	movs	r1, #16
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f7ff ff91 	bl	8006bb0 <lps22hh_read_reg>
 8006c8e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10f      	bne.n	8006cb6 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8006c96:	78fb      	ldrb	r3, [r7, #3]
 8006c98:	f003 0301 	and.w	r3, r3, #1
 8006c9c:	b2da      	uxtb	r2, r3
 8006c9e:	7a3b      	ldrb	r3, [r7, #8]
 8006ca0:	f362 0341 	bfi	r3, r2, #1, #1
 8006ca4:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006ca6:	f107 0208 	add.w	r2, r7, #8
 8006caa:	2301      	movs	r3, #1
 8006cac:	2110      	movs	r1, #16
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f7ff ff96 	bl	8006be0 <lps22hh_write_reg>
 8006cb4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3710      	adds	r7, #16
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	460b      	mov	r3, r1
 8006cca:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006ccc:	f107 0210 	add.w	r2, r7, #16
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	2110      	movs	r1, #16
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff ff6b 	bl	8006bb0 <lps22hh_read_reg>
 8006cda:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d107      	bne.n	8006cf2 <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006ce2:	f107 020c 	add.w	r2, r7, #12
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	2111      	movs	r1, #17
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7ff ff60 	bl	8006bb0 <lps22hh_read_reg>
 8006cf0:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d10f      	bne.n	8006d18 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8006cf8:	78fb      	ldrb	r3, [r7, #3]
 8006cfa:	f003 0307 	and.w	r3, r3, #7
 8006cfe:	b2da      	uxtb	r2, r3
 8006d00:	7c3b      	ldrb	r3, [r7, #16]
 8006d02:	f362 1306 	bfi	r3, r2, #4, #3
 8006d06:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006d08:	f107 0210 	add.w	r2, r7, #16
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	2110      	movs	r1, #16
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f7ff ff65 	bl	8006be0 <lps22hh_write_reg>
 8006d16:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d119      	bne.n	8006d52 <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 8006d1e:	78fb      	ldrb	r3, [r7, #3]
 8006d20:	091b      	lsrs	r3, r3, #4
 8006d22:	f003 0301 	and.w	r3, r3, #1
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	7b3b      	ldrb	r3, [r7, #12]
 8006d2a:	f362 0341 	bfi	r3, r2, #1, #1
 8006d2e:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8006d30:	78fb      	ldrb	r3, [r7, #3]
 8006d32:	08db      	lsrs	r3, r3, #3
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	7b3b      	ldrb	r3, [r7, #12]
 8006d3c:	f362 0300 	bfi	r3, r2, #0, #1
 8006d40:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006d42:	f107 020c 	add.w	r2, r7, #12
 8006d46:	2301      	movs	r3, #1
 8006d48:	2111      	movs	r1, #17
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7ff ff48 	bl	8006be0 <lps22hh_write_reg>
 8006d50:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8006d52:	697b      	ldr	r3, [r7, #20]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3718      	adds	r7, #24
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8006d66:	f107 0208 	add.w	r2, r7, #8
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	2127      	movs	r1, #39	; 0x27
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f7ff ff1e 	bl	8006bb0 <lps22hh_read_reg>
 8006d74:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8006d76:	7a3b      	ldrb	r3, [r7, #8]
 8006d78:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	461a      	mov	r2, r3
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	701a      	strb	r2, [r3, #0]

  return ret;
 8006d84:	68fb      	ldr	r3, [r7, #12]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8006d98:	f107 0208 	add.w	r2, r7, #8
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	2128      	movs	r1, #40	; 0x28
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f7ff ff05 	bl	8006bb0 <lps22hh_read_reg>
 8006da6:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8006da8:	7abb      	ldrb	r3, [r7, #10]
 8006daa:	461a      	mov	r2, r3
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	021b      	lsls	r3, r3, #8
 8006db6:	7a7a      	ldrb	r2, [r7, #9]
 8006db8:	441a      	add	r2, r3
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	021b      	lsls	r3, r3, #8
 8006dc4:	7a3a      	ldrb	r2, [r7, #8]
 8006dc6:	441a      	add	r2, r3
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	021a      	lsls	r2, r3, #8
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	601a      	str	r2, [r3, #0]

  return ret;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8006dea:	f107 0208 	add.w	r2, r7, #8
 8006dee:	2302      	movs	r3, #2
 8006df0:	212b      	movs	r1, #43	; 0x2b
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7ff fedc 	bl	8006bb0 <lps22hh_read_reg>
 8006df8:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8006dfa:	7a7b      	ldrb	r3, [r7, #9]
 8006dfc:	b21a      	sxth	r2, r3
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	021b      	lsls	r3, r3, #8
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	7a3b      	ldrb	r3, [r7, #8]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	4413      	add	r3, r2
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	b21a      	sxth	r2, r3
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	801a      	strh	r2, [r3, #0]

  return ret;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b084      	sub	sp, #16
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
 8006e2e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8006e30:	2301      	movs	r3, #1
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	210f      	movs	r1, #15
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7ff feba 	bl	8006bb0 <lps22hh_read_reg>
 8006e3c:	60f8      	str	r0, [r7, #12]

  return ret;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	460b      	mov	r3, r1
 8006e52:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006e54:	f107 0208 	add.w	r2, r7, #8
 8006e58:	2301      	movs	r3, #1
 8006e5a:	2111      	movs	r1, #17
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f7ff fea7 	bl	8006bb0 <lps22hh_read_reg>
 8006e62:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10f      	bne.n	8006e8a <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8006e6a:	78fb      	ldrb	r3, [r7, #3]
 8006e6c:	f003 0301 	and.w	r3, r3, #1
 8006e70:	b2da      	uxtb	r2, r3
 8006e72:	7a3b      	ldrb	r3, [r7, #8]
 8006e74:	f362 0382 	bfi	r3, r2, #2, #1
 8006e78:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006e7a:	f107 0208 	add.w	r2, r7, #8
 8006e7e:	2301      	movs	r3, #1
 8006e80:	2111      	movs	r1, #17
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7ff feac 	bl	8006be0 <lps22hh_write_reg>
 8006e88:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3710      	adds	r7, #16
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b084      	sub	sp, #16
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006e9e:	f107 0208 	add.w	r2, r7, #8
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	2111      	movs	r1, #17
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f7ff fe82 	bl	8006bb0 <lps22hh_read_reg>
 8006eac:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8006eae:	7a3b      	ldrb	r3, [r7, #8]
 8006eb0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	701a      	strb	r2, [r3, #0]

  return ret;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3710      	adds	r7, #16
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8006ec6:	b590      	push	{r4, r7, lr}
 8006ec8:	b087      	sub	sp, #28
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	60f8      	str	r0, [r7, #12]
 8006ece:	607a      	str	r2, [r7, #4]
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	72fb      	strb	r3, [r7, #11]
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	685c      	ldr	r4, [r3, #4]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6898      	ldr	r0, [r3, #8]
 8006ee2:	893b      	ldrh	r3, [r7, #8]
 8006ee4:	7af9      	ldrb	r1, [r7, #11]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	47a0      	blx	r4
 8006eea:	6178      	str	r0, [r7, #20]

  return ret;
 8006eec:	697b      	ldr	r3, [r7, #20]
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	371c      	adds	r7, #28
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd90      	pop	{r4, r7, pc}

08006ef6 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006ef6:	b590      	push	{r4, r7, lr}
 8006ef8:	b087      	sub	sp, #28
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	60f8      	str	r0, [r7, #12]
 8006efe:	607a      	str	r2, [r7, #4]
 8006f00:	461a      	mov	r2, r3
 8006f02:	460b      	mov	r3, r1
 8006f04:	72fb      	strb	r3, [r7, #11]
 8006f06:	4613      	mov	r3, r2
 8006f08:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681c      	ldr	r4, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6898      	ldr	r0, [r3, #8]
 8006f12:	893b      	ldrh	r3, [r7, #8]
 8006f14:	7af9      	ldrb	r1, [r7, #11]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	47a0      	blx	r4
 8006f1a:	6178      	str	r0, [r7, #20]

  return ret;
 8006f1c:	697b      	ldr	r3, [r7, #20]
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	371c      	adds	r7, #28
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd90      	pop	{r4, r7, pc}
	...

08006f28 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b083      	sub	sp, #12
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	4603      	mov	r3, r0
 8006f30:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8006f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f36:	ee07 3a90 	vmov	s15, r3
 8006f3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f3e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8006f54 <lsm6dsr_from_fs2g_to_mg+0x2c>
 8006f42:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006f46:	eeb0 0a67 	vmov.f32	s0, s15
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	3d79db23 	.word	0x3d79db23

08006f58 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	4603      	mov	r3, r0
 8006f60:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8006f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f6e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8006f84 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 8006f72:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006f76:	eeb0 0a67 	vmov.f32	s0, s15
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr
 8006f84:	428c0000 	.word	0x428c0000

08006f88 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	4603      	mov	r3, r0
 8006f90:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8006f92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f96:	ee07 3a90 	vmov	s15, r3
 8006f9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006f9e:	eddf 6a07 	vldr	s13, [pc, #28]	; 8006fbc <lsm6dsr_from_lsb_to_celsius+0x34>
 8006fa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006fa6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8006faa:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8006fae:	eeb0 0a67 	vmov.f32	s0, s15
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	43800000 	.word	0x43800000

08006fc0 <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b084      	sub	sp, #16
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	460b      	mov	r3, r1
 8006fca:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8006fcc:	f107 0208 	add.w	r2, r7, #8
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	2110      	movs	r1, #16
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f7ff ff76 	bl	8006ec6 <lsm6dsr_read_reg>
 8006fda:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10f      	bne.n	8007002 <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8006fe2:	78fb      	ldrb	r3, [r7, #3]
 8006fe4:	f003 0303 	and.w	r3, r3, #3
 8006fe8:	b2da      	uxtb	r2, r3
 8006fea:	7a3b      	ldrb	r3, [r7, #8]
 8006fec:	f362 0383 	bfi	r3, r2, #2, #2
 8006ff0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8006ff2:	f107 0208 	add.w	r2, r7, #8
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	2110      	movs	r1, #16
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7ff ff7b 	bl	8006ef6 <lsm6dsr_write_reg>
 8007000:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8007002:	68fb      	ldr	r3, [r7, #12]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b086      	sub	sp, #24
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8007018:	78fb      	ldrb	r3, [r7, #3]
 800701a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800701c:	f107 030c 	add.w	r3, r7, #12
 8007020:	4619      	mov	r1, r3
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fbb0 	bl	8007788 <lsm6dsr_fsm_enable_get>
 8007028:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	f040 80c4 	bne.w	80071ba <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007032:	7b3b      	ldrb	r3, [r7, #12]
 8007034:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007038:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800703a:	7b3b      	ldrb	r3, [r7, #12]
 800703c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007040:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007042:	4313      	orrs	r3, r2
 8007044:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8007046:	7b3b      	ldrb	r3, [r7, #12]
 8007048:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800704c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800704e:	4313      	orrs	r3, r2
 8007050:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007052:	7b3b      	ldrb	r3, [r7, #12]
 8007054:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007058:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800705a:	4313      	orrs	r3, r2
 800705c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800705e:	7b3b      	ldrb	r3, [r7, #12]
 8007060:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007064:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007066:	4313      	orrs	r3, r2
 8007068:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800706a:	7b3b      	ldrb	r3, [r7, #12]
 800706c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007070:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007072:	4313      	orrs	r3, r2
 8007074:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8007076:	7b3b      	ldrb	r3, [r7, #12]
 8007078:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800707c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800707e:	4313      	orrs	r3, r2
 8007080:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007082:	7b3b      	ldrb	r3, [r7, #12]
 8007084:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007088:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800708a:	4313      	orrs	r3, r2
 800708c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800708e:	7b7b      	ldrb	r3, [r7, #13]
 8007090:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007094:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007096:	4313      	orrs	r3, r2
 8007098:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800709a:	7b7b      	ldrb	r3, [r7, #13]
 800709c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80070a0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80070a2:	4313      	orrs	r3, r2
 80070a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80070a6:	7b7b      	ldrb	r3, [r7, #13]
 80070a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80070ac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80070ae:	4313      	orrs	r3, r2
 80070b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80070b2:	7b7b      	ldrb	r3, [r7, #13]
 80070b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80070b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80070ba:	4313      	orrs	r3, r2
 80070bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80070be:	7b7b      	ldrb	r3, [r7, #13]
 80070c0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80070c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80070c6:	4313      	orrs	r3, r2
 80070c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80070ca:	7b7b      	ldrb	r3, [r7, #13]
 80070cc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80070d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80070d2:	4313      	orrs	r3, r2
 80070d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80070d6:	7b7b      	ldrb	r3, [r7, #13]
 80070d8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80070dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80070de:	4313      	orrs	r3, r2
 80070e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80070e2:	7b7b      	ldrb	r3, [r7, #13]
 80070e4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80070e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80070ea:	4313      	orrs	r3, r2
 80070ec:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d163      	bne.n	80071ba <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80070f2:	f107 030b 	add.w	r3, r7, #11
 80070f6:	4619      	mov	r1, r3
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 fb71 	bl	80077e0 <lsm6dsr_fsm_data_rate_get>
 80070fe:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d159      	bne.n	80071ba <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8007106:	7afb      	ldrb	r3, [r7, #11]
 8007108:	2b03      	cmp	r3, #3
 800710a:	d853      	bhi.n	80071b4 <lsm6dsr_xl_data_rate_set+0x1a8>
 800710c:	a201      	add	r2, pc, #4	; (adr r2, 8007114 <lsm6dsr_xl_data_rate_set+0x108>)
 800710e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007112:	bf00      	nop
 8007114:	08007125 	.word	0x08007125
 8007118:	08007137 	.word	0x08007137
 800711c:	08007155 	.word	0x08007155
 8007120:	0800717f 	.word	0x0800717f
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007124:	78fb      	ldrb	r3, [r7, #3]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d102      	bne.n	8007130 <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 800712a:	2301      	movs	r3, #1
 800712c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800712e:	e045      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8007130:	78fb      	ldrb	r3, [r7, #3]
 8007132:	75fb      	strb	r3, [r7, #23]
            break;
 8007134:	e042      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007136:	78fb      	ldrb	r3, [r7, #3]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d102      	bne.n	8007142 <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 800713c:	2302      	movs	r3, #2
 800713e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8007140:	e03c      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8007142:	78fb      	ldrb	r3, [r7, #3]
 8007144:	2b01      	cmp	r3, #1
 8007146:	d102      	bne.n	800714e <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8007148:	2302      	movs	r3, #2
 800714a:	75fb      	strb	r3, [r7, #23]
            break;
 800714c:	e036      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800714e:	78fb      	ldrb	r3, [r7, #3]
 8007150:	75fb      	strb	r3, [r7, #23]
            break;
 8007152:	e033      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d102      	bne.n	8007160 <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800715a:	2303      	movs	r3, #3
 800715c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800715e:	e02d      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	2b01      	cmp	r3, #1
 8007164:	d102      	bne.n	800716c <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007166:	2303      	movs	r3, #3
 8007168:	75fb      	strb	r3, [r7, #23]
            break;
 800716a:	e027      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 800716c:	78fb      	ldrb	r3, [r7, #3]
 800716e:	2b02      	cmp	r3, #2
 8007170:	d102      	bne.n	8007178 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007172:	2303      	movs	r3, #3
 8007174:	75fb      	strb	r3, [r7, #23]
            break;
 8007176:	e021      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8007178:	78fb      	ldrb	r3, [r7, #3]
 800717a:	75fb      	strb	r3, [r7, #23]
            break;
 800717c:	e01e      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d102      	bne.n	800718a <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007184:	2304      	movs	r3, #4
 8007186:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8007188:	e018      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800718a:	78fb      	ldrb	r3, [r7, #3]
 800718c:	2b01      	cmp	r3, #1
 800718e:	d102      	bne.n	8007196 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007190:	2304      	movs	r3, #4
 8007192:	75fb      	strb	r3, [r7, #23]
            break;
 8007194:	e012      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8007196:	78fb      	ldrb	r3, [r7, #3]
 8007198:	2b02      	cmp	r3, #2
 800719a:	d102      	bne.n	80071a2 <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 800719c:	2304      	movs	r3, #4
 800719e:	75fb      	strb	r3, [r7, #23]
            break;
 80071a0:	e00c      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 80071a2:	78fb      	ldrb	r3, [r7, #3]
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	d102      	bne.n	80071ae <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80071a8:	2304      	movs	r3, #4
 80071aa:	75fb      	strb	r3, [r7, #23]
            break;
 80071ac:	e006      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80071ae:	78fb      	ldrb	r3, [r7, #3]
 80071b0:	75fb      	strb	r3, [r7, #23]
            break;
 80071b2:	e003      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80071b4:	78fb      	ldrb	r3, [r7, #3]
 80071b6:	75fb      	strb	r3, [r7, #23]
            break;
 80071b8:	e000      	b.n	80071bc <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80071ba:	bf00      	nop
    }
  }

  if (ret == 0)
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d107      	bne.n	80071d2 <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80071c2:	f107 0208 	add.w	r2, r7, #8
 80071c6:	2301      	movs	r3, #1
 80071c8:	2110      	movs	r1, #16
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7ff fe7b 	bl	8006ec6 <lsm6dsr_read_reg>
 80071d0:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10f      	bne.n	80071f8 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 80071d8:	7dfb      	ldrb	r3, [r7, #23]
 80071da:	f003 030f 	and.w	r3, r3, #15
 80071de:	b2da      	uxtb	r2, r3
 80071e0:	7a3b      	ldrb	r3, [r7, #8]
 80071e2:	f362 1307 	bfi	r3, r2, #4, #4
 80071e6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 80071e8:	f107 0208 	add.w	r2, r7, #8
 80071ec:	2301      	movs	r3, #1
 80071ee:	2110      	movs	r1, #16
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7ff fe80 	bl	8006ef6 <lsm6dsr_write_reg>
 80071f6:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80071f8:	693b      	ldr	r3, [r7, #16]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3718      	adds	r7, #24
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop

08007204 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	460b      	mov	r3, r1
 800720e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007210:	f107 0208 	add.w	r2, r7, #8
 8007214:	2301      	movs	r3, #1
 8007216:	2111      	movs	r1, #17
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f7ff fe54 	bl	8006ec6 <lsm6dsr_read_reg>
 800721e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10f      	bne.n	8007246 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8007226:	78fb      	ldrb	r3, [r7, #3]
 8007228:	f003 030f 	and.w	r3, r3, #15
 800722c:	b2da      	uxtb	r2, r3
 800722e:	7a3b      	ldrb	r3, [r7, #8]
 8007230:	f362 0303 	bfi	r3, r2, #0, #4
 8007234:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007236:	f107 0208 	add.w	r2, r7, #8
 800723a:	2301      	movs	r3, #1
 800723c:	2111      	movs	r1, #17
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7ff fe59 	bl	8006ef6 <lsm6dsr_write_reg>
 8007244:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007246:	68fb      	ldr	r3, [r7, #12]
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b086      	sub	sp, #24
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	460b      	mov	r3, r1
 800725a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 800725c:	78fb      	ldrb	r3, [r7, #3]
 800725e:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8007260:	f107 030c 	add.w	r3, r7, #12
 8007264:	4619      	mov	r1, r3
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 fa8e 	bl	8007788 <lsm6dsr_fsm_enable_get>
 800726c:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	f040 80c4 	bne.w	80073fe <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007276:	7b3b      	ldrb	r3, [r7, #12]
 8007278:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800727c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800727e:	7b3b      	ldrb	r3, [r7, #12]
 8007280:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007284:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007286:	4313      	orrs	r3, r2
 8007288:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800728a:	7b3b      	ldrb	r3, [r7, #12]
 800728c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007290:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007292:	4313      	orrs	r3, r2
 8007294:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007296:	7b3b      	ldrb	r3, [r7, #12]
 8007298:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800729c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800729e:	4313      	orrs	r3, r2
 80072a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80072a2:	7b3b      	ldrb	r3, [r7, #12]
 80072a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80072a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80072aa:	4313      	orrs	r3, r2
 80072ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80072ae:	7b3b      	ldrb	r3, [r7, #12]
 80072b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80072b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80072b6:	4313      	orrs	r3, r2
 80072b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80072ba:	7b3b      	ldrb	r3, [r7, #12]
 80072bc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80072c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80072c2:	4313      	orrs	r3, r2
 80072c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80072c6:	7b3b      	ldrb	r3, [r7, #12]
 80072c8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80072cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80072ce:	4313      	orrs	r3, r2
 80072d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80072d2:	7b7b      	ldrb	r3, [r7, #13]
 80072d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80072d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80072da:	4313      	orrs	r3, r2
 80072dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80072de:	7b7b      	ldrb	r3, [r7, #13]
 80072e0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80072e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80072e6:	4313      	orrs	r3, r2
 80072e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80072ea:	7b7b      	ldrb	r3, [r7, #13]
 80072ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80072f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80072f2:	4313      	orrs	r3, r2
 80072f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80072f6:	7b7b      	ldrb	r3, [r7, #13]
 80072f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80072fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80072fe:	4313      	orrs	r3, r2
 8007300:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007302:	7b7b      	ldrb	r3, [r7, #13]
 8007304:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007308:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800730a:	4313      	orrs	r3, r2
 800730c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800730e:	7b7b      	ldrb	r3, [r7, #13]
 8007310:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007314:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007316:	4313      	orrs	r3, r2
 8007318:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800731a:	7b7b      	ldrb	r3, [r7, #13]
 800731c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007320:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8007322:	4313      	orrs	r3, r2
 8007324:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8007326:	7b7b      	ldrb	r3, [r7, #13]
 8007328:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800732c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800732e:	4313      	orrs	r3, r2
 8007330:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007332:	2b01      	cmp	r3, #1
 8007334:	d163      	bne.n	80073fe <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8007336:	f107 030b 	add.w	r3, r7, #11
 800733a:	4619      	mov	r1, r3
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 fa4f 	bl	80077e0 <lsm6dsr_fsm_data_rate_get>
 8007342:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d159      	bne.n	80073fe <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800734a:	7afb      	ldrb	r3, [r7, #11]
 800734c:	2b03      	cmp	r3, #3
 800734e:	d853      	bhi.n	80073f8 <lsm6dsr_gy_data_rate_set+0x1a8>
 8007350:	a201      	add	r2, pc, #4	; (adr r2, 8007358 <lsm6dsr_gy_data_rate_set+0x108>)
 8007352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007356:	bf00      	nop
 8007358:	08007369 	.word	0x08007369
 800735c:	0800737b 	.word	0x0800737b
 8007360:	08007399 	.word	0x08007399
 8007364:	080073c3 	.word	0x080073c3
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007368:	78fb      	ldrb	r3, [r7, #3]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d102      	bne.n	8007374 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 800736e:	2301      	movs	r3, #1
 8007370:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007372:	e045      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007374:	78fb      	ldrb	r3, [r7, #3]
 8007376:	75fb      	strb	r3, [r7, #23]
            break;
 8007378:	e042      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 800737a:	78fb      	ldrb	r3, [r7, #3]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d102      	bne.n	8007386 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8007380:	2302      	movs	r3, #2
 8007382:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007384:	e03c      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8007386:	78fb      	ldrb	r3, [r7, #3]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d102      	bne.n	8007392 <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 800738c:	2302      	movs	r3, #2
 800738e:	75fb      	strb	r3, [r7, #23]
            break;
 8007390:	e036      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007392:	78fb      	ldrb	r3, [r7, #3]
 8007394:	75fb      	strb	r3, [r7, #23]
            break;
 8007396:	e033      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007398:	78fb      	ldrb	r3, [r7, #3]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d102      	bne.n	80073a4 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800739e:	2303      	movs	r3, #3
 80073a0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80073a2:	e02d      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80073a4:	78fb      	ldrb	r3, [r7, #3]
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d102      	bne.n	80073b0 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80073aa:	2303      	movs	r3, #3
 80073ac:	75fb      	strb	r3, [r7, #23]
            break;
 80073ae:	e027      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80073b0:	78fb      	ldrb	r3, [r7, #3]
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d102      	bne.n	80073bc <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80073b6:	2303      	movs	r3, #3
 80073b8:	75fb      	strb	r3, [r7, #23]
            break;
 80073ba:	e021      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80073bc:	78fb      	ldrb	r3, [r7, #3]
 80073be:	75fb      	strb	r3, [r7, #23]
            break;
 80073c0:	e01e      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80073c2:	78fb      	ldrb	r3, [r7, #3]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d102      	bne.n	80073ce <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80073c8:	2304      	movs	r3, #4
 80073ca:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80073cc:	e018      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80073ce:	78fb      	ldrb	r3, [r7, #3]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d102      	bne.n	80073da <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80073d4:	2304      	movs	r3, #4
 80073d6:	75fb      	strb	r3, [r7, #23]
            break;
 80073d8:	e012      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80073da:	78fb      	ldrb	r3, [r7, #3]
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d102      	bne.n	80073e6 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80073e0:	2304      	movs	r3, #4
 80073e2:	75fb      	strb	r3, [r7, #23]
            break;
 80073e4:	e00c      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 80073e6:	78fb      	ldrb	r3, [r7, #3]
 80073e8:	2b03      	cmp	r3, #3
 80073ea:	d102      	bne.n	80073f2 <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80073ec:	2304      	movs	r3, #4
 80073ee:	75fb      	strb	r3, [r7, #23]
            break;
 80073f0:	e006      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80073f2:	78fb      	ldrb	r3, [r7, #3]
 80073f4:	75fb      	strb	r3, [r7, #23]
            break;
 80073f6:	e003      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 80073f8:	78fb      	ldrb	r3, [r7, #3]
 80073fa:	75fb      	strb	r3, [r7, #23]
            break;
 80073fc:	e000      	b.n	8007400 <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 80073fe:	bf00      	nop
    }
  }

  if (ret == 0)
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d107      	bne.n	8007416 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007406:	f107 0208 	add.w	r2, r7, #8
 800740a:	2301      	movs	r3, #1
 800740c:	2111      	movs	r1, #17
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7ff fd59 	bl	8006ec6 <lsm6dsr_read_reg>
 8007414:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10f      	bne.n	800743c <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 800741c:	7dfb      	ldrb	r3, [r7, #23]
 800741e:	f003 030f 	and.w	r3, r3, #15
 8007422:	b2da      	uxtb	r2, r3
 8007424:	7a3b      	ldrb	r3, [r7, #8]
 8007426:	f362 1307 	bfi	r3, r2, #4, #4
 800742a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800742c:	f107 0208 	add.w	r2, r7, #8
 8007430:	2301      	movs	r3, #1
 8007432:	2111      	movs	r1, #17
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f7ff fd5e 	bl	8006ef6 <lsm6dsr_write_reg>
 800743a:	6138      	str	r0, [r7, #16]
  }

  return ret;
 800743c:	693b      	ldr	r3, [r7, #16]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3718      	adds	r7, #24
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop

08007448 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	460b      	mov	r3, r1
 8007452:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007454:	f107 0208 	add.w	r2, r7, #8
 8007458:	2301      	movs	r3, #1
 800745a:	2112      	movs	r1, #18
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f7ff fd32 	bl	8006ec6 <lsm6dsr_read_reg>
 8007462:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d10f      	bne.n	800748a <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 800746a:	78fb      	ldrb	r3, [r7, #3]
 800746c:	f003 0301 	and.w	r3, r3, #1
 8007470:	b2da      	uxtb	r2, r3
 8007472:	7a3b      	ldrb	r3, [r7, #8]
 8007474:	f362 1386 	bfi	r3, r2, #6, #1
 8007478:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800747a:	f107 0208 	add.w	r2, r7, #8
 800747e:	2301      	movs	r3, #1
 8007480:	2112      	movs	r1, #18
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7ff fd37 	bl	8006ef6 <lsm6dsr_write_reg>
 8007488:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800748a:	68fb      	ldr	r3, [r7, #12]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3710      	adds	r7, #16
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800749e:	f107 0208 	add.w	r2, r7, #8
 80074a2:	2301      	movs	r3, #1
 80074a4:	211e      	movs	r1, #30
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f7ff fd0d 	bl	8006ec6 <lsm6dsr_read_reg>
 80074ac:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80074ae:	7a3b      	ldrb	r3, [r7, #8]
 80074b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	461a      	mov	r2, r3
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	701a      	strb	r2, [r3, #0]

  return ret;
 80074bc:	68fb      	ldr	r3, [r7, #12]
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b084      	sub	sp, #16
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
 80074ce:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80074d0:	f107 0208 	add.w	r2, r7, #8
 80074d4:	2301      	movs	r3, #1
 80074d6:	211e      	movs	r1, #30
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f7ff fcf4 	bl	8006ec6 <lsm6dsr_read_reg>
 80074de:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 80074e0:	7a3b      	ldrb	r3, [r7, #8]
 80074e2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	461a      	mov	r2, r3
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	701a      	strb	r2, [r3, #0]

  return ret;
 80074ee:	68fb      	ldr	r3, [r7, #12]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007502:	f107 0208 	add.w	r2, r7, #8
 8007506:	2301      	movs	r3, #1
 8007508:	211e      	movs	r1, #30
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f7ff fcdb 	bl	8006ec6 <lsm6dsr_read_reg>
 8007510:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8007512:	7a3b      	ldrb	r3, [r7, #8]
 8007514:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007518:	b2db      	uxtb	r3, r3
 800751a:	461a      	mov	r2, r3
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	701a      	strb	r2, [r3, #0]

  return ret;
 8007520:	68fb      	ldr	r3, [r7, #12]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8007534:	f107 0208 	add.w	r2, r7, #8
 8007538:	2302      	movs	r3, #2
 800753a:	2120      	movs	r1, #32
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f7ff fcc2 	bl	8006ec6 <lsm6dsr_read_reg>
 8007542:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8007544:	7a7b      	ldrb	r3, [r7, #9]
 8007546:	b21a      	sxth	r2, r3
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007552:	b29b      	uxth	r3, r3
 8007554:	021b      	lsls	r3, r3, #8
 8007556:	b29a      	uxth	r2, r3
 8007558:	7a3b      	ldrb	r3, [r7, #8]
 800755a:	b29b      	uxth	r3, r3
 800755c:	4413      	add	r3, r2
 800755e:	b29b      	uxth	r3, r3
 8007560:	b21a      	sxth	r2, r3
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	801a      	strh	r2, [r3, #0]

  return ret;
 8007566:	68fb      	ldr	r3, [r7, #12]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}

08007570 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 800757a:	f107 020c 	add.w	r2, r7, #12
 800757e:	2306      	movs	r3, #6
 8007580:	2122      	movs	r1, #34	; 0x22
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff fc9f 	bl	8006ec6 <lsm6dsr_read_reg>
 8007588:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800758a:	7b7b      	ldrb	r3, [r7, #13]
 800758c:	b21a      	sxth	r2, r3
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007598:	b29b      	uxth	r3, r3
 800759a:	021b      	lsls	r3, r3, #8
 800759c:	b29a      	uxth	r2, r3
 800759e:	7b3b      	ldrb	r3, [r7, #12]
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	4413      	add	r3, r2
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	b21a      	sxth	r2, r3
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80075ac:	7bfa      	ldrb	r2, [r7, #15]
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	3302      	adds	r3, #2
 80075b2:	b212      	sxth	r2, r2
 80075b4:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	3302      	adds	r3, #2
 80075ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80075be:	b29b      	uxth	r3, r3
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	7bbb      	ldrb	r3, [r7, #14]
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	4413      	add	r3, r2
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	3302      	adds	r3, #2
 80075d0:	b212      	sxth	r2, r2
 80075d2:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80075d4:	7c7a      	ldrb	r2, [r7, #17]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	3304      	adds	r3, #4
 80075da:	b212      	sxth	r2, r2
 80075dc:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	3304      	adds	r3, #4
 80075e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	021b      	lsls	r3, r3, #8
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	7c3b      	ldrb	r3, [r7, #16]
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	4413      	add	r3, r2
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	3304      	adds	r3, #4
 80075f8:	b212      	sxth	r2, r2
 80075fa:	801a      	strh	r2, [r3, #0]

  return ret;
 80075fc:	697b      	ldr	r3, [r7, #20]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3718      	adds	r7, #24
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b086      	sub	sp, #24
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8007610:	f107 020c 	add.w	r2, r7, #12
 8007614:	2306      	movs	r3, #6
 8007616:	2128      	movs	r1, #40	; 0x28
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f7ff fc54 	bl	8006ec6 <lsm6dsr_read_reg>
 800761e:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007620:	7b7b      	ldrb	r3, [r7, #13]
 8007622:	b21a      	sxth	r2, r3
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800762e:	b29b      	uxth	r3, r3
 8007630:	021b      	lsls	r3, r3, #8
 8007632:	b29a      	uxth	r2, r3
 8007634:	7b3b      	ldrb	r3, [r7, #12]
 8007636:	b29b      	uxth	r3, r3
 8007638:	4413      	add	r3, r2
 800763a:	b29b      	uxth	r3, r3
 800763c:	b21a      	sxth	r2, r3
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007642:	7bfa      	ldrb	r2, [r7, #15]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	3302      	adds	r3, #2
 8007648:	b212      	sxth	r2, r2
 800764a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	3302      	adds	r3, #2
 8007650:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007654:	b29b      	uxth	r3, r3
 8007656:	021b      	lsls	r3, r3, #8
 8007658:	b29a      	uxth	r2, r3
 800765a:	7bbb      	ldrb	r3, [r7, #14]
 800765c:	b29b      	uxth	r3, r3
 800765e:	4413      	add	r3, r2
 8007660:	b29a      	uxth	r2, r3
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	3302      	adds	r3, #2
 8007666:	b212      	sxth	r2, r2
 8007668:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800766a:	7c7a      	ldrb	r2, [r7, #17]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	3304      	adds	r3, #4
 8007670:	b212      	sxth	r2, r2
 8007672:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	3304      	adds	r3, #4
 8007678:	f9b3 3000 	ldrsh.w	r3, [r3]
 800767c:	b29b      	uxth	r3, r3
 800767e:	021b      	lsls	r3, r3, #8
 8007680:	b29a      	uxth	r2, r3
 8007682:	7c3b      	ldrb	r3, [r7, #16]
 8007684:	b29b      	uxth	r3, r3
 8007686:	4413      	add	r3, r2
 8007688:	b29a      	uxth	r2, r3
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	3304      	adds	r3, #4
 800768e:	b212      	sxth	r2, r2
 8007690:	801a      	strh	r2, [r3, #0]

  return ret;
 8007692:	697b      	ldr	r3, [r7, #20]
}
 8007694:	4618      	mov	r0, r3
 8007696:	3718      	adds	r7, #24
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}

0800769c <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	460b      	mov	r3, r1
 80076a6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80076a8:	f107 0208 	add.w	r2, r7, #8
 80076ac:	2301      	movs	r3, #1
 80076ae:	2101      	movs	r1, #1
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f7ff fc08 	bl	8006ec6 <lsm6dsr_read_reg>
 80076b6:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10f      	bne.n	80076de <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 80076be:	78fb      	ldrb	r3, [r7, #3]
 80076c0:	f003 0303 	and.w	r3, r3, #3
 80076c4:	b2da      	uxtb	r2, r3
 80076c6:	7a3b      	ldrb	r3, [r7, #8]
 80076c8:	f362 1387 	bfi	r3, r2, #6, #2
 80076cc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80076ce:	f107 0208 	add.w	r2, r7, #8
 80076d2:	2301      	movs	r3, #1
 80076d4:	2101      	movs	r1, #1
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7ff fc0d 	bl	8006ef6 <lsm6dsr_write_reg>
 80076dc:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 80076de:	68fb      	ldr	r3, [r7, #12]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 80076f2:	2301      	movs	r3, #1
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	210f      	movs	r1, #15
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7ff fbe4 	bl	8006ec6 <lsm6dsr_read_reg>
 80076fe:	60f8      	str	r0, [r7, #12]

  return ret;
 8007700:	68fb      	ldr	r3, [r7, #12]
}
 8007702:	4618      	mov	r0, r3
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800770a:	b580      	push	{r7, lr}
 800770c:	b084      	sub	sp, #16
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
 8007712:	460b      	mov	r3, r1
 8007714:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007716:	f107 0208 	add.w	r2, r7, #8
 800771a:	2301      	movs	r3, #1
 800771c:	2112      	movs	r1, #18
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f7ff fbd1 	bl	8006ec6 <lsm6dsr_read_reg>
 8007724:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10f      	bne.n	800774c <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 800772c:	78fb      	ldrb	r3, [r7, #3]
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	b2da      	uxtb	r2, r3
 8007734:	7a3b      	ldrb	r3, [r7, #8]
 8007736:	f362 0300 	bfi	r3, r2, #0, #1
 800773a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800773c:	f107 0208 	add.w	r2, r7, #8
 8007740:	2301      	movs	r3, #1
 8007742:	2112      	movs	r1, #18
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f7ff fbd6 	bl	8006ef6 <lsm6dsr_write_reg>
 800774a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800774c:	68fb      	ldr	r3, [r7, #12]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007760:	f107 0208 	add.w	r2, r7, #8
 8007764:	2301      	movs	r3, #1
 8007766:	2112      	movs	r1, #18
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7ff fbac 	bl	8006ec6 <lsm6dsr_read_reg>
 800776e:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8007770:	7a3b      	ldrb	r3, [r7, #8]
 8007772:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	701a      	strb	r2, [r3, #0]

  return ret;
 800777e:	68fb      	ldr	r3, [r7, #12]
}
 8007780:	4618      	mov	r0, r3
 8007782:	3710      	adds	r7, #16
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007792:	2102      	movs	r1, #2
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f7ff ff81 	bl	800769c <lsm6dsr_mem_bank_set>
 800779a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d106      	bne.n	80077b0 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 80077a2:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 80077a4:	2301      	movs	r3, #1
 80077a6:	2146      	movs	r1, #70	; 0x46
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7ff fb8c 	bl	8006ec6 <lsm6dsr_read_reg>
 80077ae:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d107      	bne.n	80077c6 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 80077ba:	2301      	movs	r3, #1
 80077bc:	2147      	movs	r1, #71	; 0x47
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f7ff fb81 	bl	8006ec6 <lsm6dsr_read_reg>
 80077c4:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d104      	bne.n	80077d6 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 80077cc:	2100      	movs	r1, #0
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7ff ff64 	bl	800769c <lsm6dsr_mem_bank_set>
 80077d4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80077d6:	68fb      	ldr	r3, [r7, #12]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3710      	adds	r7, #16
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 80077ea:	2102      	movs	r1, #2
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff ff55 	bl	800769c <lsm6dsr_mem_bank_set>
 80077f2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d107      	bne.n	800780a <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 80077fa:	f107 0208 	add.w	r2, r7, #8
 80077fe:	2301      	movs	r3, #1
 8007800:	215f      	movs	r1, #95	; 0x5f
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7ff fb5f 	bl	8006ec6 <lsm6dsr_read_reg>
 8007808:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d104      	bne.n	800781a <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007810:	2100      	movs	r1, #0
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f7ff ff42 	bl	800769c <lsm6dsr_mem_bank_set>
 8007818:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 800781a:	7a3b      	ldrb	r3, [r7, #8]
 800781c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007820:	b2db      	uxtb	r3, r3
 8007822:	2b03      	cmp	r3, #3
 8007824:	d81a      	bhi.n	800785c <lsm6dsr_fsm_data_rate_get+0x7c>
 8007826:	a201      	add	r2, pc, #4	; (adr r2, 800782c <lsm6dsr_fsm_data_rate_get+0x4c>)
 8007828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782c:	0800783d 	.word	0x0800783d
 8007830:	08007845 	.word	0x08007845
 8007834:	0800784d 	.word	0x0800784d
 8007838:	08007855 	.word	0x08007855
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	2200      	movs	r2, #0
 8007840:	701a      	strb	r2, [r3, #0]
      break;
 8007842:	e00f      	b.n	8007864 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2201      	movs	r2, #1
 8007848:	701a      	strb	r2, [r3, #0]
      break;
 800784a:	e00b      	b.n	8007864 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	2202      	movs	r2, #2
 8007850:	701a      	strb	r2, [r3, #0]
      break;
 8007852:	e007      	b.n	8007864 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	2203      	movs	r2, #3
 8007858:	701a      	strb	r2, [r3, #0]
      break;
 800785a:	e003      	b.n	8007864 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	2200      	movs	r2, #0
 8007860:	701a      	strb	r2, [r3, #0]
      break;
 8007862:	bf00      	nop
  }

  return ret;
 8007864:	68fb      	ldr	r3, [r7, #12]
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop

08007870 <HAL_RTC_AlarmAEventCallback>:
RTC_TimeTypeDef sTime = {0};
RTC_DateTypeDef sDate = {0};
RTC_AlarmTypeDef sAlarm = {0};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8007878:	f04f 33ff 	mov.w	r3, #4294967295
 800787c:	2208      	movs	r2, #8
 800787e:	4905      	ldr	r1, [pc, #20]	; (8007894 <HAL_RTC_AlarmAEventCallback+0x24>)
 8007880:	4805      	ldr	r0, [pc, #20]	; (8007898 <HAL_RTC_AlarmAEventCallback+0x28>)
 8007882:	f005 f936 	bl	800caf2 <HAL_UART_Transmit>
	flagA = 1;
 8007886:	4b05      	ldr	r3, [pc, #20]	; (800789c <HAL_RTC_AlarmAEventCallback+0x2c>)
 8007888:	2201      	movs	r2, #1
 800788a:	701a      	strb	r2, [r3, #0]
}
 800788c:	bf00      	nop
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	080183ac 	.word	0x080183ac
 8007898:	200056a0 	.word	0x200056a0
 800789c:	2000050c 	.word	0x2000050c

080078a0 <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(UART_HandleTypeDef uart,uint8_t sleepT){
 80078a0:	b084      	sub	sp, #16
 80078a2:	b580      	push	{r7, lr}
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	f107 0c08 	add.w	ip, r7, #8
 80078aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	rtos.huart = uart;
 80078ae:	4b0e      	ldr	r3, [pc, #56]	; (80078e8 <MRT_SetupRTOS+0x48>)
 80078b0:	4618      	mov	r0, r3
 80078b2:	f107 0308 	add.w	r3, r7, #8
 80078b6:	2244      	movs	r2, #68	; 0x44
 80078b8:	4619      	mov	r1, r3
 80078ba:	f009 fa57 	bl	8010d6c <memcpy>
	rtos.sleepTime = sleepT;
 80078be:	4a0a      	ldr	r2, [pc, #40]	; (80078e8 <MRT_SetupRTOS+0x48>)
 80078c0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80078c4:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 80078c8:	f04f 33ff 	mov.w	r3, #4294967295
 80078cc:	2211      	movs	r2, #17
 80078ce:	4907      	ldr	r1, [pc, #28]	; (80078ec <MRT_SetupRTOS+0x4c>)
 80078d0:	4805      	ldr	r0, [pc, #20]	; (80078e8 <MRT_SetupRTOS+0x48>)
 80078d2:	f005 f90e 	bl	800caf2 <HAL_UART_Transmit>
	MRT_WUProcedure();
 80078d6:	f000 f80b 	bl	80078f0 <MRT_WUProcedure>
}
 80078da:	bf00      	nop
 80078dc:	46bd      	mov	sp, r7
 80078de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078e2:	b004      	add	sp, #16
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	200056a0 	.word	0x200056a0
 80078ec:	080183c4 	.word	0x080183c4

080078f0 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 80078f6:	4b14      	ldr	r3, [pc, #80]	; (8007948 <MRT_WUProcedure+0x58>)
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f003 0302 	and.w	r3, r3, #2
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d11c      	bne.n	800793c <MRT_WUProcedure+0x4c>
	{

		wu_flag = 1;
 8007902:	4b12      	ldr	r3, [pc, #72]	; (800794c <MRT_WUProcedure+0x5c>)
 8007904:	2201      	movs	r2, #1
 8007906:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8007908:	4b0f      	ldr	r3, [pc, #60]	; (8007948 <MRT_WUProcedure+0x58>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a0e      	ldr	r2, [pc, #56]	; (8007948 <MRT_WUProcedure+0x58>)
 800790e:	f043 0308 	orr.w	r3, r3, #8
 8007912:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8007914:	4b0e      	ldr	r3, [pc, #56]	; (8007950 <MRT_WUProcedure+0x60>)
 8007916:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f7f8 fc73 	bl	8000204 <strlen>
 800791e:	4603      	mov	r3, r0
 8007920:	b29a      	uxth	r2, r3
 8007922:	f04f 33ff 	mov.w	r3, #4294967295
 8007926:	6879      	ldr	r1, [r7, #4]
 8007928:	480a      	ldr	r0, [pc, #40]	; (8007954 <MRT_WUProcedure+0x64>)
 800792a:	f005 f8e2 	bl	800caf2 <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 800792e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007932:	f002 f89d 	bl	8009a70 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8007936:	4808      	ldr	r0, [pc, #32]	; (8007958 <MRT_WUProcedure+0x68>)
 8007938:	f003 fc98 	bl	800b26c <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 800793c:	f000 f80e 	bl	800795c <MRT_ClearFlags>
}
 8007940:	bf00      	nop
 8007942:	3708      	adds	r7, #8
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	40007000 	.word	0x40007000
 800794c:	2000050d 	.word	0x2000050d
 8007950:	080183d8 	.word	0x080183d8
 8007954:	200056a0 	.word	0x200056a0
 8007958:	200053c0 	.word	0x200053c0

0800795c <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 800795c:	b580      	push	{r7, lr}
 800795e:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8007960:	f04f 33ff 	mov.w	r3, #4294967295
 8007964:	2214      	movs	r2, #20
 8007966:	4932      	ldr	r1, [pc, #200]	; (8007a30 <MRT_ClearFlags+0xd4>)
 8007968:	4832      	ldr	r0, [pc, #200]	; (8007a34 <MRT_ClearFlags+0xd8>)
 800796a:	f005 f8c2 	bl	800caf2 <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 800796e:	4b32      	ldr	r3, [pc, #200]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	22ca      	movs	r2, #202	; 0xca
 8007974:	625a      	str	r2, [r3, #36]	; 0x24
 8007976:	4b30      	ldr	r3, [pc, #192]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2253      	movs	r2, #83	; 0x53
 800797c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 800797e:	e00f      	b.n	80079a0 <MRT_ClearFlags+0x44>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8007980:	f04f 33ff 	mov.w	r3, #4294967295
 8007984:	2217      	movs	r2, #23
 8007986:	492d      	ldr	r1, [pc, #180]	; (8007a3c <MRT_ClearFlags+0xe0>)
 8007988:	482a      	ldr	r0, [pc, #168]	; (8007a34 <MRT_ClearFlags+0xd8>)
 800798a:	f005 f8b2 	bl	800caf2 <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800798e:	4b2a      	ldr	r3, [pc, #168]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	b2da      	uxtb	r2, r3
 8007996:	4b28      	ldr	r3, [pc, #160]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800799e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 80079a0:	4b25      	ldr	r3, [pc, #148]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e8      	bne.n	8007980 <MRT_ClearFlags+0x24>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 80079ae:	4b22      	ldr	r3, [pc, #136]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	22ff      	movs	r2, #255	; 0xff
 80079b4:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80079b6:	4b22      	ldr	r3, [pc, #136]	; (8007a40 <MRT_ClearFlags+0xe4>)
 80079b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80079bc:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 80079be:	4b1e      	ldr	r3, [pc, #120]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	22ca      	movs	r2, #202	; 0xca
 80079c4:	625a      	str	r2, [r3, #36]	; 0x24
 80079c6:	4b1c      	ldr	r3, [pc, #112]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2253      	movs	r2, #83	; 0x53
 80079cc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 80079ce:	e00f      	b.n	80079f0 <MRT_ClearFlags+0x94>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 80079d0:	f04f 33ff 	mov.w	r3, #4294967295
 80079d4:	2217      	movs	r2, #23
 80079d6:	491b      	ldr	r1, [pc, #108]	; (8007a44 <MRT_ClearFlags+0xe8>)
 80079d8:	4816      	ldr	r0, [pc, #88]	; (8007a34 <MRT_ClearFlags+0xd8>)
 80079da:	f005 f88a 	bl	800caf2 <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 80079de:	4b16      	ldr	r3, [pc, #88]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	4b14      	ldr	r3, [pc, #80]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f462 7220 	orn	r2, r2, #640	; 0x280
 80079ee:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 80079f0:	4b11      	ldr	r3, [pc, #68]	; (8007a38 <MRT_ClearFlags+0xdc>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d1e8      	bne.n	80079d0 <MRT_ClearFlags+0x74>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 80079fe:	4b0e      	ldr	r3, [pc, #56]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	22ff      	movs	r2, #255	; 0xff
 8007a04:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007a06:	4b0e      	ldr	r3, [pc, #56]	; (8007a40 <MRT_ClearFlags+0xe4>)
 8007a08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007a0c:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8007a0e:	4b0e      	ldr	r3, [pc, #56]	; (8007a48 <MRT_ClearFlags+0xec>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a0d      	ldr	r2, [pc, #52]	; (8007a48 <MRT_ClearFlags+0xec>)
 8007a14:	f043 0304 	orr.w	r3, r3, #4
 8007a18:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8007a1a:	4b07      	ldr	r3, [pc, #28]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	b2da      	uxtb	r2, r3
 8007a22:	4b05      	ldr	r3, [pc, #20]	; (8007a38 <MRT_ClearFlags+0xdc>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007a2a:	60da      	str	r2, [r3, #12]
}
 8007a2c:	bf00      	nop
 8007a2e:	bd80      	pop	{r7, pc}
 8007a30:	080183f8 	.word	0x080183f8
 8007a34:	200056a0 	.word	0x200056a0
 8007a38:	200053c0 	.word	0x200053c0
 8007a3c:	08018410 	.word	0x08018410
 8007a40:	40013c00 	.word	0x40013c00
 8007a44:	08018428 	.word	0x08018428
 8007a48:	40007000 	.word	0x40007000

08007a4c <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b0a4      	sub	sp, #144	; 0x90
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 8007a54:	f04f 33ff 	mov.w	r3, #4294967295
 8007a58:	220f      	movs	r2, #15
 8007a5a:	491b      	ldr	r1, [pc, #108]	; (8007ac8 <MRT_StandByMode+0x7c>)
 8007a5c:	481b      	ldr	r0, [pc, #108]	; (8007acc <MRT_StandByMode+0x80>)
 8007a5e:	f005 f848 	bl	800caf2 <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8007a62:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007a66:	f001 fff1 	bl	8009a4c <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 8007a6a:	f7ff ff77 	bl	800795c <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 8007a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a72:	2211      	movs	r2, #17
 8007a74:	4916      	ldr	r1, [pc, #88]	; (8007ad0 <MRT_StandByMode+0x84>)
 8007a76:	4815      	ldr	r0, [pc, #84]	; (8007acc <MRT_StandByMode+0x80>)
 8007a78:	f005 f83b 	bl	800caf2 <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 8007a7c:	f107 0308 	add.w	r3, r7, #8
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	4914      	ldr	r1, [pc, #80]	; (8007ad4 <MRT_StandByMode+0x88>)
 8007a84:	4618      	mov	r0, r3
 8007a86:	f00a fc95 	bl	80123b4 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 8007a8a:	f107 0308 	add.w	r3, r7, #8
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7f8 fbb8 	bl	8000204 <strlen>
 8007a94:	4603      	mov	r3, r0
 8007a96:	b29a      	uxth	r2, r3
 8007a98:	f107 0108 	add.w	r1, r7, #8
 8007a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007aa0:	480a      	ldr	r0, [pc, #40]	; (8007acc <MRT_StandByMode+0x80>)
 8007aa2:	f005 f826 	bl	800caf2 <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8007aa6:	2204      	movs	r2, #4
 8007aa8:	6879      	ldr	r1, [r7, #4]
 8007aaa:	480b      	ldr	r0, [pc, #44]	; (8007ad8 <MRT_StandByMode+0x8c>)
 8007aac:	f003 fb1e 	bl	800b0ec <HAL_RTCEx_SetWakeUpTimer_IT>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d001      	beq.n	8007aba <MRT_StandByMode+0x6e>
	{
	  Error_Handler();
 8007ab6:	f7fa ff09 	bl	80028cc <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8007aba:	f001 ffed 	bl	8009a98 <HAL_PWR_EnterSTANDBYMode>
}
 8007abe:	bf00      	nop
 8007ac0:	3790      	adds	r7, #144	; 0x90
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	08018440 	.word	0x08018440
 8007acc:	200056a0 	.word	0x200056a0
 8007ad0:	08018450 	.word	0x08018450
 8007ad4:	08018464 	.word	0x08018464
 8007ad8:	200053c0 	.word	0x200053c0

08007adc <MRT_setAlarmA>:
	  }
}



void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b082      	sub	sp, #8
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	71fb      	strb	r3, [r7, #7]
 8007ae6:	460b      	mov	r3, r1
 8007ae8:	71bb      	strb	r3, [r7, #6]
 8007aea:	4613      	mov	r3, r2
 8007aec:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = h;
 8007aee:	4a18      	ldr	r2, [pc, #96]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007af0:	79fb      	ldrb	r3, [r7, #7]
 8007af2:	7013      	strb	r3, [r2, #0]
	  sAlarm.AlarmTime.Minutes = m;
 8007af4:	4a16      	ldr	r2, [pc, #88]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007af6:	79bb      	ldrb	r3, [r7, #6]
 8007af8:	7053      	strb	r3, [r2, #1]
	  sAlarm.AlarmTime.Seconds = s;
 8007afa:	4a15      	ldr	r2, [pc, #84]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007afc:	797b      	ldrb	r3, [r7, #5]
 8007afe:	7093      	strb	r3, [r2, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8007b00:	4b13      	ldr	r3, [pc, #76]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007b06:	4b12      	ldr	r3, [pc, #72]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007b0c:	4b10      	ldr	r3, [pc, #64]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8007b12:	4b0f      	ldr	r3, [pc, #60]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8007b18:	4b0d      	ldr	r3, [pc, #52]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8007b1e:	4b0c      	ldr	r3, [pc, #48]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8007b24:	4b0a      	ldr	r3, [pc, #40]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8007b2c:	4b08      	ldr	r3, [pc, #32]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b32:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8007b34:	2201      	movs	r2, #1
 8007b36:	4906      	ldr	r1, [pc, #24]	; (8007b50 <MRT_setAlarmA+0x74>)
 8007b38:	4806      	ldr	r0, [pc, #24]	; (8007b54 <MRT_setAlarmA+0x78>)
 8007b3a:	f003 f8c9 	bl	800acd0 <HAL_RTC_SetAlarm_IT>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d001      	beq.n	8007b48 <MRT_setAlarmA+0x6c>
	  {
	    Error_Handler();
 8007b44:	f7fa fec2 	bl	80028cc <Error_Handler>
	  }
}
 8007b48:	bf00      	nop
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	20000528 	.word	0x20000528
 8007b54:	200053c0 	.word	0x200053c0

08007b58 <MRT_setRTC>:


void MRT_setRTC(uint8_t h, uint8_t m, uint8_t s){
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	4603      	mov	r3, r0
 8007b60:	71fb      	strb	r3, [r7, #7]
 8007b62:	460b      	mov	r3, r1
 8007b64:	71bb      	strb	r3, [r7, #6]
 8007b66:	4613      	mov	r3, r2
 8007b68:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = h;
 8007b6a:	4a19      	ldr	r2, [pc, #100]	; (8007bd0 <MRT_setRTC+0x78>)
 8007b6c:	79fb      	ldrb	r3, [r7, #7]
 8007b6e:	7013      	strb	r3, [r2, #0]
	  sTime.Minutes = m;
 8007b70:	4a17      	ldr	r2, [pc, #92]	; (8007bd0 <MRT_setRTC+0x78>)
 8007b72:	79bb      	ldrb	r3, [r7, #6]
 8007b74:	7053      	strb	r3, [r2, #1]
	  sTime.Seconds = s;
 8007b76:	4a16      	ldr	r2, [pc, #88]	; (8007bd0 <MRT_setRTC+0x78>)
 8007b78:	797b      	ldrb	r3, [r7, #5]
 8007b7a:	7093      	strb	r3, [r2, #2]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007b7c:	4b14      	ldr	r3, [pc, #80]	; (8007bd0 <MRT_setRTC+0x78>)
 8007b7e:	2200      	movs	r2, #0
 8007b80:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007b82:	4b13      	ldr	r3, [pc, #76]	; (8007bd0 <MRT_setRTC+0x78>)
 8007b84:	2200      	movs	r2, #0
 8007b86:	611a      	str	r2, [r3, #16]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007b88:	2201      	movs	r2, #1
 8007b8a:	4911      	ldr	r1, [pc, #68]	; (8007bd0 <MRT_setRTC+0x78>)
 8007b8c:	4811      	ldr	r0, [pc, #68]	; (8007bd4 <MRT_setRTC+0x7c>)
 8007b8e:	f002 fe8e 	bl	800a8ae <HAL_RTC_SetTime>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d001      	beq.n	8007b9c <MRT_setRTC+0x44>
	  {
	    Error_Handler();
 8007b98:	f7fa fe98 	bl	80028cc <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007b9c:	4b0e      	ldr	r3, [pc, #56]	; (8007bd8 <MRT_setRTC+0x80>)
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 8007ba2:	4b0d      	ldr	r3, [pc, #52]	; (8007bd8 <MRT_setRTC+0x80>)
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8007ba8:	4b0b      	ldr	r3, [pc, #44]	; (8007bd8 <MRT_setRTC+0x80>)
 8007baa:	2201      	movs	r2, #1
 8007bac:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 8007bae:	4b0a      	ldr	r3, [pc, #40]	; (8007bd8 <MRT_setRTC+0x80>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	4908      	ldr	r1, [pc, #32]	; (8007bd8 <MRT_setRTC+0x80>)
 8007bb8:	4806      	ldr	r0, [pc, #24]	; (8007bd4 <MRT_setRTC+0x7c>)
 8007bba:	f002 ff93 	bl	800aae4 <HAL_RTC_SetDate>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d001      	beq.n	8007bc8 <MRT_setRTC+0x70>
	  {
	    Error_Handler();
 8007bc4:	f7fa fe82 	bl	80028cc <Error_Handler>
	  }
}
 8007bc8:	bf00      	nop
 8007bca:	3708      	adds	r7, #8
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	20000510 	.word	0x20000510
 8007bd4:	200053c0 	.word	0x200053c0
 8007bd8:	20000524 	.word	0x20000524

08007bdc <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b082      	sub	sp, #8
 8007be0:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 8007be2:	2300      	movs	r3, #0
 8007be4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8007be6:	2200      	movs	r2, #0
 8007be8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007bec:	483f      	ldr	r0, [pc, #252]	; (8007cec <Max31855_Read_Temp+0x110>)
 8007bee:	f000 fe39 	bl	8008864 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 8007bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	493d      	ldr	r1, [pc, #244]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007bfa:	483e      	ldr	r0, [pc, #248]	; (8007cf4 <Max31855_Read_Temp+0x118>)
 8007bfc:	f003 fd5d 	bl	800b6ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8007c00:	2201      	movs	r2, #1
 8007c02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007c06:	4839      	ldr	r0, [pc, #228]	; (8007cec <Max31855_Read_Temp+0x110>)
 8007c08:	f000 fe2c 	bl	8008864 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8007c0c:	4b38      	ldr	r3, [pc, #224]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c0e:	78db      	ldrb	r3, [r3, #3]
 8007c10:	461a      	mov	r2, r3
 8007c12:	4b37      	ldr	r3, [pc, #220]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c14:	789b      	ldrb	r3, [r3, #2]
 8007c16:	021b      	lsls	r3, r3, #8
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	4b35      	ldr	r3, [pc, #212]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c1c:	785b      	ldrb	r3, [r3, #1]
 8007c1e:	041b      	lsls	r3, r3, #16
 8007c20:	431a      	orrs	r2, r3
 8007c22:	4b33      	ldr	r3, [pc, #204]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	061b      	lsls	r3, r3, #24
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	f003 0307 	and.w	r3, r3, #7
 8007c34:	b2da      	uxtb	r2, r3
 8007c36:	4b30      	ldr	r3, [pc, #192]	; (8007cf8 <Max31855_Read_Temp+0x11c>)
 8007c38:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 8007c3a:	4b2d      	ldr	r3, [pc, #180]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	09db      	lsrs	r3, r3, #7
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	461a      	mov	r2, r3
 8007c44:	4b2d      	ldr	r3, [pc, #180]	; (8007cfc <Max31855_Read_Temp+0x120>)
 8007c46:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 8007c48:	4b29      	ldr	r3, [pc, #164]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c4a:	78db      	ldrb	r3, [r3, #3]
 8007c4c:	f003 0307 	and.w	r3, r3, #7
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00c      	beq.n	8007c6e <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 8007c54:	4b26      	ldr	r3, [pc, #152]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c56:	78db      	ldrb	r3, [r3, #3]
 8007c58:	f003 0307 	and.w	r3, r3, #7
 8007c5c:	425b      	negs	r3, r3
 8007c5e:	ee07 3a90 	vmov	s15, r3
 8007c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c66:	4b26      	ldr	r3, [pc, #152]	; (8007d00 <Max31855_Read_Temp+0x124>)
 8007c68:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 8007c6c:	e039      	b.n	8007ce2 <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 8007c6e:	4b23      	ldr	r3, [pc, #140]	; (8007cfc <Max31855_Read_Temp+0x120>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d120      	bne.n	8007cb8 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007c76:	4b1e      	ldr	r3, [pc, #120]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	019b      	lsls	r3, r3, #6
 8007c7c:	4a1c      	ldr	r2, [pc, #112]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007c7e:	7852      	ldrb	r2, [r2, #1]
 8007c80:	0892      	lsrs	r2, r2, #2
 8007c82:	b2d2      	uxtb	r2, r2
 8007c84:	4313      	orrs	r3, r2
 8007c86:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c8e:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8007c96:	f083 031f 	eor.w	r3, r3, #31
 8007c9a:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	425b      	negs	r3, r3
 8007ca0:	ee07 3a90 	vmov	s15, r3
 8007ca4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ca8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007cac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007cb0:	4b13      	ldr	r3, [pc, #76]	; (8007d00 <Max31855_Read_Temp+0x124>)
 8007cb2:	edc3 7a00 	vstr	s15, [r3]
}
 8007cb6:	e014      	b.n	8007ce2 <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007cb8:	4b0d      	ldr	r3, [pc, #52]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	019b      	lsls	r3, r3, #6
 8007cbe:	4a0c      	ldr	r2, [pc, #48]	; (8007cf0 <Max31855_Read_Temp+0x114>)
 8007cc0:	7852      	ldrb	r2, [r2, #1]
 8007cc2:	0892      	lsrs	r2, r2, #2
 8007cc4:	b2d2      	uxtb	r2, r2
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	ee07 3a90 	vmov	s15, r3
 8007cd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007cd4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007cd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007cdc:	4b08      	ldr	r3, [pc, #32]	; (8007d00 <Max31855_Read_Temp+0x124>)
 8007cde:	edc3 7a00 	vstr	s15, [r3]
}
 8007ce2:	bf00      	nop
 8007ce4:	3708      	adds	r7, #8
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	40021000 	.word	0x40021000
 8007cf0:	200056e8 	.word	0x200056e8
 8007cf4:	20005368 	.word	0x20005368
 8007cf8:	20000550 	.word	0x20000550
 8007cfc:	20000554 	.word	0x20000554
 8007d00:	200054ec 	.word	0x200054ec

08007d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d08:	4b0e      	ldr	r3, [pc, #56]	; (8007d44 <HAL_Init+0x40>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a0d      	ldr	r2, [pc, #52]	; (8007d44 <HAL_Init+0x40>)
 8007d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007d14:	4b0b      	ldr	r3, [pc, #44]	; (8007d44 <HAL_Init+0x40>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a0a      	ldr	r2, [pc, #40]	; (8007d44 <HAL_Init+0x40>)
 8007d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007d20:	4b08      	ldr	r3, [pc, #32]	; (8007d44 <HAL_Init+0x40>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a07      	ldr	r2, [pc, #28]	; (8007d44 <HAL_Init+0x40>)
 8007d26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d2c:	2003      	movs	r0, #3
 8007d2e:	f000 fb92 	bl	8008456 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007d32:	2000      	movs	r0, #0
 8007d34:	f7fb f90c 	bl	8002f50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007d38:	f7fa fdd0 	bl	80028dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	40023c00 	.word	0x40023c00

08007d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007d4c:	4b06      	ldr	r3, [pc, #24]	; (8007d68 <HAL_IncTick+0x20>)
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	461a      	mov	r2, r3
 8007d52:	4b06      	ldr	r3, [pc, #24]	; (8007d6c <HAL_IncTick+0x24>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4413      	add	r3, r2
 8007d58:	4a04      	ldr	r2, [pc, #16]	; (8007d6c <HAL_IncTick+0x24>)
 8007d5a:	6013      	str	r3, [r2, #0]
}
 8007d5c:	bf00      	nop
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	20000018 	.word	0x20000018
 8007d6c:	200056ec 	.word	0x200056ec

08007d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007d70:	b480      	push	{r7}
 8007d72:	af00      	add	r7, sp, #0
  return uwTick;
 8007d74:	4b03      	ldr	r3, [pc, #12]	; (8007d84 <HAL_GetTick+0x14>)
 8007d76:	681b      	ldr	r3, [r3, #0]
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	200056ec 	.word	0x200056ec

08007d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007d90:	f7ff ffee 	bl	8007d70 <HAL_GetTick>
 8007d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da0:	d005      	beq.n	8007dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007da2:	4b0a      	ldr	r3, [pc, #40]	; (8007dcc <HAL_Delay+0x44>)
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	461a      	mov	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	4413      	add	r3, r2
 8007dac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007dae:	bf00      	nop
 8007db0:	f7ff ffde 	bl	8007d70 <HAL_GetTick>
 8007db4:	4602      	mov	r2, r0
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d8f7      	bhi.n	8007db0 <HAL_Delay+0x28>
  {
  }
}
 8007dc0:	bf00      	nop
 8007dc2:	bf00      	nop
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000018 	.word	0x20000018

08007dd0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d101      	bne.n	8007de6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e033      	b.n	8007e4e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d109      	bne.n	8007e02 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f7fa fda0 	bl	8002934 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e06:	f003 0310 	and.w	r3, r3, #16
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d118      	bne.n	8007e40 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e12:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007e16:	f023 0302 	bic.w	r3, r3, #2
 8007e1a:	f043 0202 	orr.w	r2, r3, #2
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f94a 	bl	80080bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e32:	f023 0303 	bic.w	r3, r3, #3
 8007e36:	f043 0201 	orr.w	r2, r3, #1
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	641a      	str	r2, [r3, #64]	; 0x40
 8007e3e:	e001      	b.n	8007e44 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e4e:	4618      	mov	r0, r3
 8007e50:	3710      	adds	r7, #16
 8007e52:	46bd      	mov	sp, r7
 8007e54:	bd80      	pop	{r7, pc}
	...

08007e58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b085      	sub	sp, #20
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007e62:	2300      	movs	r3, #0
 8007e64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d101      	bne.n	8007e74 <HAL_ADC_ConfigChannel+0x1c>
 8007e70:	2302      	movs	r3, #2
 8007e72:	e113      	b.n	800809c <HAL_ADC_ConfigChannel+0x244>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b09      	cmp	r3, #9
 8007e82:	d925      	bls.n	8007ed0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68d9      	ldr	r1, [r3, #12]
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	461a      	mov	r2, r3
 8007e92:	4613      	mov	r3, r2
 8007e94:	005b      	lsls	r3, r3, #1
 8007e96:	4413      	add	r3, r2
 8007e98:	3b1e      	subs	r3, #30
 8007e9a:	2207      	movs	r2, #7
 8007e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea0:	43da      	mvns	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	400a      	ands	r2, r1
 8007ea8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68d9      	ldr	r1, [r3, #12]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	689a      	ldr	r2, [r3, #8]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	4618      	mov	r0, r3
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	005b      	lsls	r3, r3, #1
 8007ec0:	4403      	add	r3, r0
 8007ec2:	3b1e      	subs	r3, #30
 8007ec4:	409a      	lsls	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	430a      	orrs	r2, r1
 8007ecc:	60da      	str	r2, [r3, #12]
 8007ece:	e022      	b.n	8007f16 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	6919      	ldr	r1, [r3, #16]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	461a      	mov	r2, r3
 8007ede:	4613      	mov	r3, r2
 8007ee0:	005b      	lsls	r3, r3, #1
 8007ee2:	4413      	add	r3, r2
 8007ee4:	2207      	movs	r2, #7
 8007ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eea:	43da      	mvns	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	400a      	ands	r2, r1
 8007ef2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6919      	ldr	r1, [r3, #16]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	689a      	ldr	r2, [r3, #8]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	4618      	mov	r0, r3
 8007f06:	4603      	mov	r3, r0
 8007f08:	005b      	lsls	r3, r3, #1
 8007f0a:	4403      	add	r3, r0
 8007f0c:	409a      	lsls	r2, r3
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	2b06      	cmp	r3, #6
 8007f1c:	d824      	bhi.n	8007f68 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	4613      	mov	r3, r2
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	4413      	add	r3, r2
 8007f2e:	3b05      	subs	r3, #5
 8007f30:	221f      	movs	r2, #31
 8007f32:	fa02 f303 	lsl.w	r3, r2, r3
 8007f36:	43da      	mvns	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	400a      	ands	r2, r1
 8007f3e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	685a      	ldr	r2, [r3, #4]
 8007f52:	4613      	mov	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	3b05      	subs	r3, #5
 8007f5a:	fa00 f203 	lsl.w	r2, r0, r3
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	430a      	orrs	r2, r1
 8007f64:	635a      	str	r2, [r3, #52]	; 0x34
 8007f66:	e04c      	b.n	8008002 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	2b0c      	cmp	r3, #12
 8007f6e:	d824      	bhi.n	8007fba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	685a      	ldr	r2, [r3, #4]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	4413      	add	r3, r2
 8007f80:	3b23      	subs	r3, #35	; 0x23
 8007f82:	221f      	movs	r2, #31
 8007f84:	fa02 f303 	lsl.w	r3, r2, r3
 8007f88:	43da      	mvns	r2, r3
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	400a      	ands	r2, r1
 8007f90:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	685a      	ldr	r2, [r3, #4]
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	4413      	add	r3, r2
 8007faa:	3b23      	subs	r3, #35	; 0x23
 8007fac:	fa00 f203 	lsl.w	r2, r0, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	430a      	orrs	r2, r1
 8007fb6:	631a      	str	r2, [r3, #48]	; 0x30
 8007fb8:	e023      	b.n	8008002 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	685a      	ldr	r2, [r3, #4]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	4413      	add	r3, r2
 8007fca:	3b41      	subs	r3, #65	; 0x41
 8007fcc:	221f      	movs	r2, #31
 8007fce:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd2:	43da      	mvns	r2, r3
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	400a      	ands	r2, r1
 8007fda:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	4618      	mov	r0, r3
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	685a      	ldr	r2, [r3, #4]
 8007fee:	4613      	mov	r3, r2
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	4413      	add	r3, r2
 8007ff4:	3b41      	subs	r3, #65	; 0x41
 8007ff6:	fa00 f203 	lsl.w	r2, r0, r3
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008002:	4b29      	ldr	r3, [pc, #164]	; (80080a8 <HAL_ADC_ConfigChannel+0x250>)
 8008004:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a28      	ldr	r2, [pc, #160]	; (80080ac <HAL_ADC_ConfigChannel+0x254>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d10f      	bne.n	8008030 <HAL_ADC_ConfigChannel+0x1d8>
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b12      	cmp	r3, #18
 8008016:	d10b      	bne.n	8008030 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a1d      	ldr	r2, [pc, #116]	; (80080ac <HAL_ADC_ConfigChannel+0x254>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d12b      	bne.n	8008092 <HAL_ADC_ConfigChannel+0x23a>
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a1c      	ldr	r2, [pc, #112]	; (80080b0 <HAL_ADC_ConfigChannel+0x258>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d003      	beq.n	800804c <HAL_ADC_ConfigChannel+0x1f4>
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b11      	cmp	r3, #17
 800804a:	d122      	bne.n	8008092 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a11      	ldr	r2, [pc, #68]	; (80080b0 <HAL_ADC_ConfigChannel+0x258>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d111      	bne.n	8008092 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800806e:	4b11      	ldr	r3, [pc, #68]	; (80080b4 <HAL_ADC_ConfigChannel+0x25c>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a11      	ldr	r2, [pc, #68]	; (80080b8 <HAL_ADC_ConfigChannel+0x260>)
 8008074:	fba2 2303 	umull	r2, r3, r2, r3
 8008078:	0c9a      	lsrs	r2, r3, #18
 800807a:	4613      	mov	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008084:	e002      	b.n	800808c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	3b01      	subs	r3, #1
 800808a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1f9      	bne.n	8008086 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3714      	adds	r7, #20
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr
 80080a8:	40012300 	.word	0x40012300
 80080ac:	40012000 	.word	0x40012000
 80080b0:	10000012 	.word	0x10000012
 80080b4:	20000004 	.word	0x20000004
 80080b8:	431bde83 	.word	0x431bde83

080080bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80080c4:	4b79      	ldr	r3, [pc, #484]	; (80082ac <ADC_Init+0x1f0>)
 80080c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	685a      	ldr	r2, [r3, #4]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	431a      	orrs	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	685a      	ldr	r2, [r3, #4]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80080f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6859      	ldr	r1, [r3, #4]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	021a      	lsls	r2, r3, #8
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	685a      	ldr	r2, [r3, #4]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008114:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	6859      	ldr	r1, [r3, #4]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	689a      	ldr	r2, [r3, #8]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	430a      	orrs	r2, r1
 8008126:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	689a      	ldr	r2, [r3, #8]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008136:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6899      	ldr	r1, [r3, #8]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68da      	ldr	r2, [r3, #12]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800814e:	4a58      	ldr	r2, [pc, #352]	; (80082b0 <ADC_Init+0x1f4>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d022      	beq.n	800819a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	689a      	ldr	r2, [r3, #8]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008162:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6899      	ldr	r1, [r3, #8]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	430a      	orrs	r2, r1
 8008174:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008184:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6899      	ldr	r1, [r3, #8]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	430a      	orrs	r2, r1
 8008196:	609a      	str	r2, [r3, #8]
 8008198:	e00f      	b.n	80081ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	689a      	ldr	r2, [r3, #8]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80081a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	689a      	ldr	r2, [r3, #8]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80081b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	689a      	ldr	r2, [r3, #8]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 0202 	bic.w	r2, r2, #2
 80081c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	6899      	ldr	r1, [r3, #8]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	7e1b      	ldrb	r3, [r3, #24]
 80081d4:	005a      	lsls	r2, r3, #1
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	430a      	orrs	r2, r1
 80081dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d01b      	beq.n	8008220 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008206:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	6859      	ldr	r1, [r3, #4]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008212:	3b01      	subs	r3, #1
 8008214:	035a      	lsls	r2, r3, #13
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	430a      	orrs	r2, r1
 800821c:	605a      	str	r2, [r3, #4]
 800821e:	e007      	b.n	8008230 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	685a      	ldr	r2, [r3, #4]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800822e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800823e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	69db      	ldr	r3, [r3, #28]
 800824a:	3b01      	subs	r3, #1
 800824c:	051a      	lsls	r2, r3, #20
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	430a      	orrs	r2, r1
 8008254:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008264:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	6899      	ldr	r1, [r3, #8]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008272:	025a      	lsls	r2, r3, #9
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	430a      	orrs	r2, r1
 800827a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	689a      	ldr	r2, [r3, #8]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800828a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	6899      	ldr	r1, [r3, #8]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	695b      	ldr	r3, [r3, #20]
 8008296:	029a      	lsls	r2, r3, #10
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	430a      	orrs	r2, r1
 800829e:	609a      	str	r2, [r3, #8]
}
 80082a0:	bf00      	nop
 80082a2:	3714      	adds	r7, #20
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr
 80082ac:	40012300 	.word	0x40012300
 80082b0:	0f000001 	.word	0x0f000001

080082b4 <__NVIC_SetPriorityGrouping>:
{
 80082b4:	b480      	push	{r7}
 80082b6:	b085      	sub	sp, #20
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f003 0307 	and.w	r3, r3, #7
 80082c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80082c4:	4b0c      	ldr	r3, [pc, #48]	; (80082f8 <__NVIC_SetPriorityGrouping+0x44>)
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80082d0:	4013      	ands	r3, r2
 80082d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80082dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80082e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80082e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80082e6:	4a04      	ldr	r2, [pc, #16]	; (80082f8 <__NVIC_SetPriorityGrouping+0x44>)
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	60d3      	str	r3, [r2, #12]
}
 80082ec:	bf00      	nop
 80082ee:	3714      	adds	r7, #20
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	e000ed00 	.word	0xe000ed00

080082fc <__NVIC_GetPriorityGrouping>:
{
 80082fc:	b480      	push	{r7}
 80082fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008300:	4b04      	ldr	r3, [pc, #16]	; (8008314 <__NVIC_GetPriorityGrouping+0x18>)
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	0a1b      	lsrs	r3, r3, #8
 8008306:	f003 0307 	and.w	r3, r3, #7
}
 800830a:	4618      	mov	r0, r3
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr
 8008314:	e000ed00 	.word	0xe000ed00

08008318 <__NVIC_EnableIRQ>:
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	4603      	mov	r3, r0
 8008320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008326:	2b00      	cmp	r3, #0
 8008328:	db0b      	blt.n	8008342 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800832a:	79fb      	ldrb	r3, [r7, #7]
 800832c:	f003 021f 	and.w	r2, r3, #31
 8008330:	4907      	ldr	r1, [pc, #28]	; (8008350 <__NVIC_EnableIRQ+0x38>)
 8008332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008336:	095b      	lsrs	r3, r3, #5
 8008338:	2001      	movs	r0, #1
 800833a:	fa00 f202 	lsl.w	r2, r0, r2
 800833e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008342:	bf00      	nop
 8008344:	370c      	adds	r7, #12
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
 800834e:	bf00      	nop
 8008350:	e000e100 	.word	0xe000e100

08008354 <__NVIC_DisableIRQ>:
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	4603      	mov	r3, r0
 800835c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800835e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008362:	2b00      	cmp	r3, #0
 8008364:	db12      	blt.n	800838c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008366:	79fb      	ldrb	r3, [r7, #7]
 8008368:	f003 021f 	and.w	r2, r3, #31
 800836c:	490a      	ldr	r1, [pc, #40]	; (8008398 <__NVIC_DisableIRQ+0x44>)
 800836e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008372:	095b      	lsrs	r3, r3, #5
 8008374:	2001      	movs	r0, #1
 8008376:	fa00 f202 	lsl.w	r2, r0, r2
 800837a:	3320      	adds	r3, #32
 800837c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008380:	f3bf 8f4f 	dsb	sy
}
 8008384:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008386:	f3bf 8f6f 	isb	sy
}
 800838a:	bf00      	nop
}
 800838c:	bf00      	nop
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr
 8008398:	e000e100 	.word	0xe000e100

0800839c <__NVIC_SetPriority>:
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	4603      	mov	r3, r0
 80083a4:	6039      	str	r1, [r7, #0]
 80083a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	db0a      	blt.n	80083c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	b2da      	uxtb	r2, r3
 80083b4:	490c      	ldr	r1, [pc, #48]	; (80083e8 <__NVIC_SetPriority+0x4c>)
 80083b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083ba:	0112      	lsls	r2, r2, #4
 80083bc:	b2d2      	uxtb	r2, r2
 80083be:	440b      	add	r3, r1
 80083c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80083c4:	e00a      	b.n	80083dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	4908      	ldr	r1, [pc, #32]	; (80083ec <__NVIC_SetPriority+0x50>)
 80083cc:	79fb      	ldrb	r3, [r7, #7]
 80083ce:	f003 030f 	and.w	r3, r3, #15
 80083d2:	3b04      	subs	r3, #4
 80083d4:	0112      	lsls	r2, r2, #4
 80083d6:	b2d2      	uxtb	r2, r2
 80083d8:	440b      	add	r3, r1
 80083da:	761a      	strb	r2, [r3, #24]
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	e000e100 	.word	0xe000e100
 80083ec:	e000ed00 	.word	0xe000ed00

080083f0 <NVIC_EncodePriority>:
{
 80083f0:	b480      	push	{r7}
 80083f2:	b089      	sub	sp, #36	; 0x24
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f003 0307 	and.w	r3, r3, #7
 8008402:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	f1c3 0307 	rsb	r3, r3, #7
 800840a:	2b04      	cmp	r3, #4
 800840c:	bf28      	it	cs
 800840e:	2304      	movcs	r3, #4
 8008410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	3304      	adds	r3, #4
 8008416:	2b06      	cmp	r3, #6
 8008418:	d902      	bls.n	8008420 <NVIC_EncodePriority+0x30>
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	3b03      	subs	r3, #3
 800841e:	e000      	b.n	8008422 <NVIC_EncodePriority+0x32>
 8008420:	2300      	movs	r3, #0
 8008422:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008424:	f04f 32ff 	mov.w	r2, #4294967295
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	fa02 f303 	lsl.w	r3, r2, r3
 800842e:	43da      	mvns	r2, r3
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	401a      	ands	r2, r3
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008438:	f04f 31ff 	mov.w	r1, #4294967295
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	fa01 f303 	lsl.w	r3, r1, r3
 8008442:	43d9      	mvns	r1, r3
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008448:	4313      	orrs	r3, r2
}
 800844a:	4618      	mov	r0, r3
 800844c:	3724      	adds	r7, #36	; 0x24
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr

08008456 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b082      	sub	sp, #8
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f7ff ff28 	bl	80082b4 <__NVIC_SetPriorityGrouping>
}
 8008464:	bf00      	nop
 8008466:	3708      	adds	r7, #8
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}

0800846c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	4603      	mov	r3, r0
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
 8008478:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800847a:	2300      	movs	r3, #0
 800847c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800847e:	f7ff ff3d 	bl	80082fc <__NVIC_GetPriorityGrouping>
 8008482:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	68b9      	ldr	r1, [r7, #8]
 8008488:	6978      	ldr	r0, [r7, #20]
 800848a:	f7ff ffb1 	bl	80083f0 <NVIC_EncodePriority>
 800848e:	4602      	mov	r2, r0
 8008490:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008494:	4611      	mov	r1, r2
 8008496:	4618      	mov	r0, r3
 8008498:	f7ff ff80 	bl	800839c <__NVIC_SetPriority>
}
 800849c:	bf00      	nop
 800849e:	3718      	adds	r7, #24
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	4603      	mov	r3, r0
 80084ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80084ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084b2:	4618      	mov	r0, r3
 80084b4:	f7ff ff30 	bl	8008318 <__NVIC_EnableIRQ>
}
 80084b8:	bf00      	nop
 80084ba:	3708      	adds	r7, #8
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	4603      	mov	r3, r0
 80084c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80084ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7ff ff40 	bl	8008354 <__NVIC_DisableIRQ>
}
 80084d4:	bf00      	nop
 80084d6:	3708      	adds	r7, #8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80084dc:	b480      	push	{r7}
 80084de:	b089      	sub	sp, #36	; 0x24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80084ea:	2300      	movs	r3, #0
 80084ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80084ee:	2300      	movs	r3, #0
 80084f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80084f2:	2300      	movs	r3, #0
 80084f4:	61fb      	str	r3, [r7, #28]
 80084f6:	e177      	b.n	80087e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80084f8:	2201      	movs	r2, #1
 80084fa:	69fb      	ldr	r3, [r7, #28]
 80084fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008500:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	4013      	ands	r3, r2
 800850a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	429a      	cmp	r2, r3
 8008512:	f040 8166 	bne.w	80087e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	f003 0303 	and.w	r3, r3, #3
 800851e:	2b01      	cmp	r3, #1
 8008520:	d005      	beq.n	800852e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800852a:	2b02      	cmp	r3, #2
 800852c:	d130      	bne.n	8008590 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	005b      	lsls	r3, r3, #1
 8008538:	2203      	movs	r2, #3
 800853a:	fa02 f303 	lsl.w	r3, r2, r3
 800853e:	43db      	mvns	r3, r3
 8008540:	69ba      	ldr	r2, [r7, #24]
 8008542:	4013      	ands	r3, r2
 8008544:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	68da      	ldr	r2, [r3, #12]
 800854a:	69fb      	ldr	r3, [r7, #28]
 800854c:	005b      	lsls	r3, r3, #1
 800854e:	fa02 f303 	lsl.w	r3, r2, r3
 8008552:	69ba      	ldr	r2, [r7, #24]
 8008554:	4313      	orrs	r3, r2
 8008556:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	69ba      	ldr	r2, [r7, #24]
 800855c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008564:	2201      	movs	r2, #1
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	fa02 f303 	lsl.w	r3, r2, r3
 800856c:	43db      	mvns	r3, r3
 800856e:	69ba      	ldr	r2, [r7, #24]
 8008570:	4013      	ands	r3, r2
 8008572:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	091b      	lsrs	r3, r3, #4
 800857a:	f003 0201 	and.w	r2, r3, #1
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	fa02 f303 	lsl.w	r3, r2, r3
 8008584:	69ba      	ldr	r2, [r7, #24]
 8008586:	4313      	orrs	r3, r2
 8008588:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	69ba      	ldr	r2, [r7, #24]
 800858e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f003 0303 	and.w	r3, r3, #3
 8008598:	2b03      	cmp	r3, #3
 800859a:	d017      	beq.n	80085cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	2203      	movs	r2, #3
 80085a8:	fa02 f303 	lsl.w	r3, r2, r3
 80085ac:	43db      	mvns	r3, r3
 80085ae:	69ba      	ldr	r2, [r7, #24]
 80085b0:	4013      	ands	r3, r2
 80085b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	689a      	ldr	r2, [r3, #8]
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	005b      	lsls	r3, r3, #1
 80085bc:	fa02 f303 	lsl.w	r3, r2, r3
 80085c0:	69ba      	ldr	r2, [r7, #24]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	69ba      	ldr	r2, [r7, #24]
 80085ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	f003 0303 	and.w	r3, r3, #3
 80085d4:	2b02      	cmp	r3, #2
 80085d6:	d123      	bne.n	8008620 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	08da      	lsrs	r2, r3, #3
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	3208      	adds	r2, #8
 80085e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	f003 0307 	and.w	r3, r3, #7
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	220f      	movs	r2, #15
 80085f0:	fa02 f303 	lsl.w	r3, r2, r3
 80085f4:	43db      	mvns	r3, r3
 80085f6:	69ba      	ldr	r2, [r7, #24]
 80085f8:	4013      	ands	r3, r2
 80085fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	691a      	ldr	r2, [r3, #16]
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	f003 0307 	and.w	r3, r3, #7
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	fa02 f303 	lsl.w	r3, r2, r3
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	4313      	orrs	r3, r2
 8008610:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	08da      	lsrs	r2, r3, #3
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	3208      	adds	r2, #8
 800861a:	69b9      	ldr	r1, [r7, #24]
 800861c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	005b      	lsls	r3, r3, #1
 800862a:	2203      	movs	r2, #3
 800862c:	fa02 f303 	lsl.w	r3, r2, r3
 8008630:	43db      	mvns	r3, r3
 8008632:	69ba      	ldr	r2, [r7, #24]
 8008634:	4013      	ands	r3, r2
 8008636:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	f003 0203 	and.w	r2, r3, #3
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	005b      	lsls	r3, r3, #1
 8008644:	fa02 f303 	lsl.w	r3, r2, r3
 8008648:	69ba      	ldr	r2, [r7, #24]
 800864a:	4313      	orrs	r3, r2
 800864c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	69ba      	ldr	r2, [r7, #24]
 8008652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800865c:	2b00      	cmp	r3, #0
 800865e:	f000 80c0 	beq.w	80087e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008662:	2300      	movs	r3, #0
 8008664:	60fb      	str	r3, [r7, #12]
 8008666:	4b66      	ldr	r3, [pc, #408]	; (8008800 <HAL_GPIO_Init+0x324>)
 8008668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800866a:	4a65      	ldr	r2, [pc, #404]	; (8008800 <HAL_GPIO_Init+0x324>)
 800866c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008670:	6453      	str	r3, [r2, #68]	; 0x44
 8008672:	4b63      	ldr	r3, [pc, #396]	; (8008800 <HAL_GPIO_Init+0x324>)
 8008674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800867a:	60fb      	str	r3, [r7, #12]
 800867c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800867e:	4a61      	ldr	r2, [pc, #388]	; (8008804 <HAL_GPIO_Init+0x328>)
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	089b      	lsrs	r3, r3, #2
 8008684:	3302      	adds	r3, #2
 8008686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800868a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800868c:	69fb      	ldr	r3, [r7, #28]
 800868e:	f003 0303 	and.w	r3, r3, #3
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	220f      	movs	r2, #15
 8008696:	fa02 f303 	lsl.w	r3, r2, r3
 800869a:	43db      	mvns	r3, r3
 800869c:	69ba      	ldr	r2, [r7, #24]
 800869e:	4013      	ands	r3, r2
 80086a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a58      	ldr	r2, [pc, #352]	; (8008808 <HAL_GPIO_Init+0x32c>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d037      	beq.n	800871a <HAL_GPIO_Init+0x23e>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a57      	ldr	r2, [pc, #348]	; (800880c <HAL_GPIO_Init+0x330>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d031      	beq.n	8008716 <HAL_GPIO_Init+0x23a>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a56      	ldr	r2, [pc, #344]	; (8008810 <HAL_GPIO_Init+0x334>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d02b      	beq.n	8008712 <HAL_GPIO_Init+0x236>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a55      	ldr	r2, [pc, #340]	; (8008814 <HAL_GPIO_Init+0x338>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d025      	beq.n	800870e <HAL_GPIO_Init+0x232>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a54      	ldr	r2, [pc, #336]	; (8008818 <HAL_GPIO_Init+0x33c>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d01f      	beq.n	800870a <HAL_GPIO_Init+0x22e>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a53      	ldr	r2, [pc, #332]	; (800881c <HAL_GPIO_Init+0x340>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d019      	beq.n	8008706 <HAL_GPIO_Init+0x22a>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a52      	ldr	r2, [pc, #328]	; (8008820 <HAL_GPIO_Init+0x344>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d013      	beq.n	8008702 <HAL_GPIO_Init+0x226>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a51      	ldr	r2, [pc, #324]	; (8008824 <HAL_GPIO_Init+0x348>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d00d      	beq.n	80086fe <HAL_GPIO_Init+0x222>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a50      	ldr	r2, [pc, #320]	; (8008828 <HAL_GPIO_Init+0x34c>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d007      	beq.n	80086fa <HAL_GPIO_Init+0x21e>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a4f      	ldr	r2, [pc, #316]	; (800882c <HAL_GPIO_Init+0x350>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d101      	bne.n	80086f6 <HAL_GPIO_Init+0x21a>
 80086f2:	2309      	movs	r3, #9
 80086f4:	e012      	b.n	800871c <HAL_GPIO_Init+0x240>
 80086f6:	230a      	movs	r3, #10
 80086f8:	e010      	b.n	800871c <HAL_GPIO_Init+0x240>
 80086fa:	2308      	movs	r3, #8
 80086fc:	e00e      	b.n	800871c <HAL_GPIO_Init+0x240>
 80086fe:	2307      	movs	r3, #7
 8008700:	e00c      	b.n	800871c <HAL_GPIO_Init+0x240>
 8008702:	2306      	movs	r3, #6
 8008704:	e00a      	b.n	800871c <HAL_GPIO_Init+0x240>
 8008706:	2305      	movs	r3, #5
 8008708:	e008      	b.n	800871c <HAL_GPIO_Init+0x240>
 800870a:	2304      	movs	r3, #4
 800870c:	e006      	b.n	800871c <HAL_GPIO_Init+0x240>
 800870e:	2303      	movs	r3, #3
 8008710:	e004      	b.n	800871c <HAL_GPIO_Init+0x240>
 8008712:	2302      	movs	r3, #2
 8008714:	e002      	b.n	800871c <HAL_GPIO_Init+0x240>
 8008716:	2301      	movs	r3, #1
 8008718:	e000      	b.n	800871c <HAL_GPIO_Init+0x240>
 800871a:	2300      	movs	r3, #0
 800871c:	69fa      	ldr	r2, [r7, #28]
 800871e:	f002 0203 	and.w	r2, r2, #3
 8008722:	0092      	lsls	r2, r2, #2
 8008724:	4093      	lsls	r3, r2
 8008726:	69ba      	ldr	r2, [r7, #24]
 8008728:	4313      	orrs	r3, r2
 800872a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800872c:	4935      	ldr	r1, [pc, #212]	; (8008804 <HAL_GPIO_Init+0x328>)
 800872e:	69fb      	ldr	r3, [r7, #28]
 8008730:	089b      	lsrs	r3, r3, #2
 8008732:	3302      	adds	r3, #2
 8008734:	69ba      	ldr	r2, [r7, #24]
 8008736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800873a:	4b3d      	ldr	r3, [pc, #244]	; (8008830 <HAL_GPIO_Init+0x354>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	43db      	mvns	r3, r3
 8008744:	69ba      	ldr	r2, [r7, #24]
 8008746:	4013      	ands	r3, r2
 8008748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008752:	2b00      	cmp	r3, #0
 8008754:	d003      	beq.n	800875e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008756:	69ba      	ldr	r2, [r7, #24]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	4313      	orrs	r3, r2
 800875c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800875e:	4a34      	ldr	r2, [pc, #208]	; (8008830 <HAL_GPIO_Init+0x354>)
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008764:	4b32      	ldr	r3, [pc, #200]	; (8008830 <HAL_GPIO_Init+0x354>)
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	43db      	mvns	r3, r3
 800876e:	69ba      	ldr	r2, [r7, #24]
 8008770:	4013      	ands	r3, r2
 8008772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d003      	beq.n	8008788 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008780:	69ba      	ldr	r2, [r7, #24]
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	4313      	orrs	r3, r2
 8008786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008788:	4a29      	ldr	r2, [pc, #164]	; (8008830 <HAL_GPIO_Init+0x354>)
 800878a:	69bb      	ldr	r3, [r7, #24]
 800878c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800878e:	4b28      	ldr	r3, [pc, #160]	; (8008830 <HAL_GPIO_Init+0x354>)
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	43db      	mvns	r3, r3
 8008798:	69ba      	ldr	r2, [r7, #24]
 800879a:	4013      	ands	r3, r2
 800879c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80087aa:	69ba      	ldr	r2, [r7, #24]
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80087b2:	4a1f      	ldr	r2, [pc, #124]	; (8008830 <HAL_GPIO_Init+0x354>)
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80087b8:	4b1d      	ldr	r3, [pc, #116]	; (8008830 <HAL_GPIO_Init+0x354>)
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	43db      	mvns	r3, r3
 80087c2:	69ba      	ldr	r2, [r7, #24]
 80087c4:	4013      	ands	r3, r2
 80087c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d003      	beq.n	80087dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	4313      	orrs	r3, r2
 80087da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80087dc:	4a14      	ldr	r2, [pc, #80]	; (8008830 <HAL_GPIO_Init+0x354>)
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80087e2:	69fb      	ldr	r3, [r7, #28]
 80087e4:	3301      	adds	r3, #1
 80087e6:	61fb      	str	r3, [r7, #28]
 80087e8:	69fb      	ldr	r3, [r7, #28]
 80087ea:	2b0f      	cmp	r3, #15
 80087ec:	f67f ae84 	bls.w	80084f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80087f0:	bf00      	nop
 80087f2:	bf00      	nop
 80087f4:	3724      	adds	r7, #36	; 0x24
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr
 80087fe:	bf00      	nop
 8008800:	40023800 	.word	0x40023800
 8008804:	40013800 	.word	0x40013800
 8008808:	40020000 	.word	0x40020000
 800880c:	40020400 	.word	0x40020400
 8008810:	40020800 	.word	0x40020800
 8008814:	40020c00 	.word	0x40020c00
 8008818:	40021000 	.word	0x40021000
 800881c:	40021400 	.word	0x40021400
 8008820:	40021800 	.word	0x40021800
 8008824:	40021c00 	.word	0x40021c00
 8008828:	40022000 	.word	0x40022000
 800882c:	40022400 	.word	0x40022400
 8008830:	40013c00 	.word	0x40013c00

08008834 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008834:	b480      	push	{r7}
 8008836:	b085      	sub	sp, #20
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	460b      	mov	r3, r1
 800883e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	691a      	ldr	r2, [r3, #16]
 8008844:	887b      	ldrh	r3, [r7, #2]
 8008846:	4013      	ands	r3, r2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d002      	beq.n	8008852 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800884c:	2301      	movs	r3, #1
 800884e:	73fb      	strb	r3, [r7, #15]
 8008850:	e001      	b.n	8008856 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008852:	2300      	movs	r3, #0
 8008854:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008856:	7bfb      	ldrb	r3, [r7, #15]
}
 8008858:	4618      	mov	r0, r3
 800885a:	3714      	adds	r7, #20
 800885c:	46bd      	mov	sp, r7
 800885e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008862:	4770      	bx	lr

08008864 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	460b      	mov	r3, r1
 800886e:	807b      	strh	r3, [r7, #2]
 8008870:	4613      	mov	r3, r2
 8008872:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008874:	787b      	ldrb	r3, [r7, #1]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d003      	beq.n	8008882 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800887a:	887a      	ldrh	r2, [r7, #2]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008880:	e003      	b.n	800888a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008882:	887b      	ldrh	r3, [r7, #2]
 8008884:	041a      	lsls	r2, r3, #16
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	619a      	str	r2, [r3, #24]
}
 800888a:	bf00      	nop
 800888c:	370c      	adds	r7, #12
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
	...

08008898 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	4603      	mov	r3, r0
 80088a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80088a2:	4b08      	ldr	r3, [pc, #32]	; (80088c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80088a4:	695a      	ldr	r2, [r3, #20]
 80088a6:	88fb      	ldrh	r3, [r7, #6]
 80088a8:	4013      	ands	r3, r2
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d006      	beq.n	80088bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80088ae:	4a05      	ldr	r2, [pc, #20]	; (80088c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80088b0:	88fb      	ldrh	r3, [r7, #6]
 80088b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80088b4:	88fb      	ldrh	r3, [r7, #6]
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7fa ff96 	bl	80037e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80088bc:	bf00      	nop
 80088be:	3708      	adds	r7, #8
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}
 80088c4:	40013c00 	.word	0x40013c00

080088c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d101      	bne.n	80088da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80088d6:	2301      	movs	r3, #1
 80088d8:	e12b      	b.n	8008b32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d106      	bne.n	80088f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f7fa f864 	bl	80029bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2224      	movs	r2, #36	; 0x24
 80088f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f022 0201 	bic.w	r2, r2, #1
 800890a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800891a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800892a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800892c:	f001 fd16 	bl	800a35c <HAL_RCC_GetPCLK1Freq>
 8008930:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	4a81      	ldr	r2, [pc, #516]	; (8008b3c <HAL_I2C_Init+0x274>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d807      	bhi.n	800894c <HAL_I2C_Init+0x84>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	4a80      	ldr	r2, [pc, #512]	; (8008b40 <HAL_I2C_Init+0x278>)
 8008940:	4293      	cmp	r3, r2
 8008942:	bf94      	ite	ls
 8008944:	2301      	movls	r3, #1
 8008946:	2300      	movhi	r3, #0
 8008948:	b2db      	uxtb	r3, r3
 800894a:	e006      	b.n	800895a <HAL_I2C_Init+0x92>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4a7d      	ldr	r2, [pc, #500]	; (8008b44 <HAL_I2C_Init+0x27c>)
 8008950:	4293      	cmp	r3, r2
 8008952:	bf94      	ite	ls
 8008954:	2301      	movls	r3, #1
 8008956:	2300      	movhi	r3, #0
 8008958:	b2db      	uxtb	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	d001      	beq.n	8008962 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e0e7      	b.n	8008b32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	4a78      	ldr	r2, [pc, #480]	; (8008b48 <HAL_I2C_Init+0x280>)
 8008966:	fba2 2303 	umull	r2, r3, r2, r3
 800896a:	0c9b      	lsrs	r3, r3, #18
 800896c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	430a      	orrs	r2, r1
 8008980:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	6a1b      	ldr	r3, [r3, #32]
 8008988:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	4a6a      	ldr	r2, [pc, #424]	; (8008b3c <HAL_I2C_Init+0x274>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d802      	bhi.n	800899c <HAL_I2C_Init+0xd4>
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	3301      	adds	r3, #1
 800899a:	e009      	b.n	80089b0 <HAL_I2C_Init+0xe8>
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80089a2:	fb02 f303 	mul.w	r3, r2, r3
 80089a6:	4a69      	ldr	r2, [pc, #420]	; (8008b4c <HAL_I2C_Init+0x284>)
 80089a8:	fba2 2303 	umull	r2, r3, r2, r3
 80089ac:	099b      	lsrs	r3, r3, #6
 80089ae:	3301      	adds	r3, #1
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	6812      	ldr	r2, [r2, #0]
 80089b4:	430b      	orrs	r3, r1
 80089b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	69db      	ldr	r3, [r3, #28]
 80089be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80089c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	495c      	ldr	r1, [pc, #368]	; (8008b3c <HAL_I2C_Init+0x274>)
 80089cc:	428b      	cmp	r3, r1
 80089ce:	d819      	bhi.n	8008a04 <HAL_I2C_Init+0x13c>
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	1e59      	subs	r1, r3, #1
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	005b      	lsls	r3, r3, #1
 80089da:	fbb1 f3f3 	udiv	r3, r1, r3
 80089de:	1c59      	adds	r1, r3, #1
 80089e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80089e4:	400b      	ands	r3, r1
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00a      	beq.n	8008a00 <HAL_I2C_Init+0x138>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	1e59      	subs	r1, r3, #1
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	005b      	lsls	r3, r3, #1
 80089f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80089f8:	3301      	adds	r3, #1
 80089fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80089fe:	e051      	b.n	8008aa4 <HAL_I2C_Init+0x1dc>
 8008a00:	2304      	movs	r3, #4
 8008a02:	e04f      	b.n	8008aa4 <HAL_I2C_Init+0x1dc>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d111      	bne.n	8008a30 <HAL_I2C_Init+0x168>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	1e58      	subs	r0, r3, #1
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6859      	ldr	r1, [r3, #4]
 8008a14:	460b      	mov	r3, r1
 8008a16:	005b      	lsls	r3, r3, #1
 8008a18:	440b      	add	r3, r1
 8008a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a1e:	3301      	adds	r3, #1
 8008a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	bf0c      	ite	eq
 8008a28:	2301      	moveq	r3, #1
 8008a2a:	2300      	movne	r3, #0
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	e012      	b.n	8008a56 <HAL_I2C_Init+0x18e>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	1e58      	subs	r0, r3, #1
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6859      	ldr	r1, [r3, #4]
 8008a38:	460b      	mov	r3, r1
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	440b      	add	r3, r1
 8008a3e:	0099      	lsls	r1, r3, #2
 8008a40:	440b      	add	r3, r1
 8008a42:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a46:	3301      	adds	r3, #1
 8008a48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	bf0c      	ite	eq
 8008a50:	2301      	moveq	r3, #1
 8008a52:	2300      	movne	r3, #0
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d001      	beq.n	8008a5e <HAL_I2C_Init+0x196>
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e022      	b.n	8008aa4 <HAL_I2C_Init+0x1dc>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d10e      	bne.n	8008a84 <HAL_I2C_Init+0x1bc>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	1e58      	subs	r0, r3, #1
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6859      	ldr	r1, [r3, #4]
 8008a6e:	460b      	mov	r3, r1
 8008a70:	005b      	lsls	r3, r3, #1
 8008a72:	440b      	add	r3, r1
 8008a74:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a78:	3301      	adds	r3, #1
 8008a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a82:	e00f      	b.n	8008aa4 <HAL_I2C_Init+0x1dc>
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	1e58      	subs	r0, r3, #1
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6859      	ldr	r1, [r3, #4]
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	440b      	add	r3, r1
 8008a92:	0099      	lsls	r1, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008aa0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008aa4:	6879      	ldr	r1, [r7, #4]
 8008aa6:	6809      	ldr	r1, [r1, #0]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	69da      	ldr	r2, [r3, #28]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a1b      	ldr	r3, [r3, #32]
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	430a      	orrs	r2, r1
 8008ac6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008ad2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	6911      	ldr	r1, [r2, #16]
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	68d2      	ldr	r2, [r2, #12]
 8008ade:	4311      	orrs	r1, r2
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	6812      	ldr	r2, [r2, #0]
 8008ae4:	430b      	orrs	r3, r1
 8008ae6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	695a      	ldr	r2, [r3, #20]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	699b      	ldr	r3, [r3, #24]
 8008afa:	431a      	orrs	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	430a      	orrs	r2, r1
 8008b02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f042 0201 	orr.w	r2, r2, #1
 8008b12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2220      	movs	r2, #32
 8008b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3710      	adds	r7, #16
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	000186a0 	.word	0x000186a0
 8008b40:	001e847f 	.word	0x001e847f
 8008b44:	003d08ff 	.word	0x003d08ff
 8008b48:	431bde83 	.word	0x431bde83
 8008b4c:	10624dd3 	.word	0x10624dd3

08008b50 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b088      	sub	sp, #32
 8008b54:	af02      	add	r7, sp, #8
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	4608      	mov	r0, r1
 8008b5a:	4611      	mov	r1, r2
 8008b5c:	461a      	mov	r2, r3
 8008b5e:	4603      	mov	r3, r0
 8008b60:	817b      	strh	r3, [r7, #10]
 8008b62:	460b      	mov	r3, r1
 8008b64:	813b      	strh	r3, [r7, #8]
 8008b66:	4613      	mov	r3, r2
 8008b68:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008b6a:	f7ff f901 	bl	8007d70 <HAL_GetTick>
 8008b6e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	2b20      	cmp	r3, #32
 8008b7a:	f040 80d9 	bne.w	8008d30 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	9300      	str	r3, [sp, #0]
 8008b82:	2319      	movs	r3, #25
 8008b84:	2201      	movs	r2, #1
 8008b86:	496d      	ldr	r1, [pc, #436]	; (8008d3c <HAL_I2C_Mem_Write+0x1ec>)
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f000 fcb5 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8008b8e:	4603      	mov	r3, r0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d001      	beq.n	8008b98 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008b94:	2302      	movs	r3, #2
 8008b96:	e0cc      	b.n	8008d32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d101      	bne.n	8008ba6 <HAL_I2C_Mem_Write+0x56>
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	e0c5      	b.n	8008d32 <HAL_I2C_Mem_Write+0x1e2>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d007      	beq.n	8008bcc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f042 0201 	orr.w	r2, r2, #1
 8008bca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008bda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2221      	movs	r2, #33	; 0x21
 8008be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2240      	movs	r2, #64	; 0x40
 8008be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a3a      	ldr	r2, [r7, #32]
 8008bf6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c02:	b29a      	uxth	r2, r3
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	4a4d      	ldr	r2, [pc, #308]	; (8008d40 <HAL_I2C_Mem_Write+0x1f0>)
 8008c0c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008c0e:	88f8      	ldrh	r0, [r7, #6]
 8008c10:	893a      	ldrh	r2, [r7, #8]
 8008c12:	8979      	ldrh	r1, [r7, #10]
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	9301      	str	r3, [sp, #4]
 8008c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	68f8      	ldr	r0, [r7, #12]
 8008c20:	f000 faec 	bl	80091fc <I2C_RequestMemoryWrite>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d052      	beq.n	8008cd0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e081      	b.n	8008d32 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c2e:	697a      	ldr	r2, [r7, #20]
 8008c30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	f000 fd36 	bl	80096a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00d      	beq.n	8008c5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c42:	2b04      	cmp	r3, #4
 8008c44:	d107      	bne.n	8008c56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	e06b      	b.n	8008d32 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c5e:	781a      	ldrb	r2, [r3, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6a:	1c5a      	adds	r2, r3, #1
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c74:	3b01      	subs	r3, #1
 8008c76:	b29a      	uxth	r2, r3
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	3b01      	subs	r3, #1
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	695b      	ldr	r3, [r3, #20]
 8008c90:	f003 0304 	and.w	r3, r3, #4
 8008c94:	2b04      	cmp	r3, #4
 8008c96:	d11b      	bne.n	8008cd0 <HAL_I2C_Mem_Write+0x180>
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d017      	beq.n	8008cd0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca4:	781a      	ldrb	r2, [r3, #0]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb0:	1c5a      	adds	r2, r3, #1
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	b29a      	uxth	r2, r3
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	b29a      	uxth	r2, r3
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d1aa      	bne.n	8008c2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008cd8:	697a      	ldr	r2, [r7, #20]
 8008cda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008cdc:	68f8      	ldr	r0, [r7, #12]
 8008cde:	f000 fd22 	bl	8009726 <I2C_WaitOnBTFFlagUntilTimeout>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00d      	beq.n	8008d04 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cec:	2b04      	cmp	r3, #4
 8008cee:	d107      	bne.n	8008d00 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cfe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e016      	b.n	8008d32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2220      	movs	r2, #32
 8008d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2200      	movs	r2, #0
 8008d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	e000      	b.n	8008d32 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008d30:	2302      	movs	r3, #2
  }
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3718      	adds	r7, #24
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	00100002 	.word	0x00100002
 8008d40:	ffff0000 	.word	0xffff0000

08008d44 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08c      	sub	sp, #48	; 0x30
 8008d48:	af02      	add	r7, sp, #8
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	4608      	mov	r0, r1
 8008d4e:	4611      	mov	r1, r2
 8008d50:	461a      	mov	r2, r3
 8008d52:	4603      	mov	r3, r0
 8008d54:	817b      	strh	r3, [r7, #10]
 8008d56:	460b      	mov	r3, r1
 8008d58:	813b      	strh	r3, [r7, #8]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008d5e:	f7ff f807 	bl	8007d70 <HAL_GetTick>
 8008d62:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	2b20      	cmp	r3, #32
 8008d6e:	f040 8208 	bne.w	8009182 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	2319      	movs	r3, #25
 8008d78:	2201      	movs	r2, #1
 8008d7a:	497b      	ldr	r1, [pc, #492]	; (8008f68 <HAL_I2C_Mem_Read+0x224>)
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 fbbb 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d001      	beq.n	8008d8c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008d88:	2302      	movs	r3, #2
 8008d8a:	e1fb      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d101      	bne.n	8008d9a <HAL_I2C_Mem_Read+0x56>
 8008d96:	2302      	movs	r3, #2
 8008d98:	e1f4      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 0301 	and.w	r3, r3, #1
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d007      	beq.n	8008dc0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f042 0201 	orr.w	r2, r2, #1
 8008dbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008dce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2222      	movs	r2, #34	; 0x22
 8008dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2240      	movs	r2, #64	; 0x40
 8008ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2200      	movs	r2, #0
 8008de4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008dea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008df0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008df6:	b29a      	uxth	r2, r3
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	4a5b      	ldr	r2, [pc, #364]	; (8008f6c <HAL_I2C_Mem_Read+0x228>)
 8008e00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e02:	88f8      	ldrh	r0, [r7, #6]
 8008e04:	893a      	ldrh	r2, [r7, #8]
 8008e06:	8979      	ldrh	r1, [r7, #10]
 8008e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0a:	9301      	str	r3, [sp, #4]
 8008e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0e:	9300      	str	r3, [sp, #0]
 8008e10:	4603      	mov	r3, r0
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f000 fa88 	bl	8009328 <I2C_RequestMemoryRead>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d001      	beq.n	8008e22 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e1b0      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d113      	bne.n	8008e52 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	623b      	str	r3, [r7, #32]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	695b      	ldr	r3, [r3, #20]
 8008e34:	623b      	str	r3, [r7, #32]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	699b      	ldr	r3, [r3, #24]
 8008e3c:	623b      	str	r3, [r7, #32]
 8008e3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e4e:	601a      	str	r2, [r3, #0]
 8008e50:	e184      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d11b      	bne.n	8008e92 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	61fb      	str	r3, [r7, #28]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	61fb      	str	r3, [r7, #28]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	699b      	ldr	r3, [r3, #24]
 8008e7c:	61fb      	str	r3, [r7, #28]
 8008e7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e8e:	601a      	str	r2, [r3, #0]
 8008e90:	e164      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d11b      	bne.n	8008ed2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	681a      	ldr	r2, [r3, #0]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ea8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008eb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008eba:	2300      	movs	r3, #0
 8008ebc:	61bb      	str	r3, [r7, #24]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	695b      	ldr	r3, [r3, #20]
 8008ec4:	61bb      	str	r3, [r7, #24]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	699b      	ldr	r3, [r3, #24]
 8008ecc:	61bb      	str	r3, [r7, #24]
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	e144      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	695b      	ldr	r3, [r3, #20]
 8008edc:	617b      	str	r3, [r7, #20]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	699b      	ldr	r3, [r3, #24]
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008ee8:	e138      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008eee:	2b03      	cmp	r3, #3
 8008ef0:	f200 80f1 	bhi.w	80090d6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d123      	bne.n	8008f44 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008efc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008efe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008f00:	68f8      	ldr	r0, [r7, #12]
 8008f02:	f000 fc51 	bl	80097a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008f06:	4603      	mov	r3, r0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d001      	beq.n	8008f10 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e139      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	691a      	ldr	r2, [r3, #16]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f1a:	b2d2      	uxtb	r2, r2
 8008f1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008f42:	e10b      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f48:	2b02      	cmp	r3, #2
 8008f4a:	d14e      	bne.n	8008fea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f52:	2200      	movs	r2, #0
 8008f54:	4906      	ldr	r1, [pc, #24]	; (8008f70 <HAL_I2C_Mem_Read+0x22c>)
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f000 face 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d008      	beq.n	8008f74 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e10e      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
 8008f66:	bf00      	nop
 8008f68:	00100002 	.word	0x00100002
 8008f6c:	ffff0000 	.word	0xffff0000
 8008f70:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	691a      	ldr	r2, [r3, #16]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8e:	b2d2      	uxtb	r2, r2
 8008f90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f96:	1c5a      	adds	r2, r3, #1
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	b29a      	uxth	r2, r3
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	691a      	ldr	r2, [r3, #16]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc0:	b2d2      	uxtb	r2, r2
 8008fc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc8:	1c5a      	adds	r2, r3, #1
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fd2:	3b01      	subs	r3, #1
 8008fd4:	b29a      	uxth	r2, r3
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	3b01      	subs	r3, #1
 8008fe2:	b29a      	uxth	r2, r3
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008fe8:	e0b8      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fec:	9300      	str	r3, [sp, #0]
 8008fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	4966      	ldr	r1, [pc, #408]	; (800918c <HAL_I2C_Mem_Read+0x448>)
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f000 fa7f 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d001      	beq.n	8009004 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	e0bf      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009012:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	691a      	ldr	r2, [r3, #16]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901e:	b2d2      	uxtb	r2, r2
 8009020:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009026:	1c5a      	adds	r2, r3, #1
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009030:	3b01      	subs	r3, #1
 8009032:	b29a      	uxth	r2, r3
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800903c:	b29b      	uxth	r3, r3
 800903e:	3b01      	subs	r3, #1
 8009040:	b29a      	uxth	r2, r3
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800904c:	2200      	movs	r2, #0
 800904e:	494f      	ldr	r1, [pc, #316]	; (800918c <HAL_I2C_Mem_Read+0x448>)
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f000 fa51 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d001      	beq.n	8009060 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800905c:	2301      	movs	r3, #1
 800905e:	e091      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800906e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	691a      	ldr	r2, [r3, #16]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907a:	b2d2      	uxtb	r2, r2
 800907c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800908c:	3b01      	subs	r3, #1
 800908e:	b29a      	uxth	r2, r3
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009098:	b29b      	uxth	r3, r3
 800909a:	3b01      	subs	r3, #1
 800909c:	b29a      	uxth	r2, r3
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	691a      	ldr	r2, [r3, #16]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ac:	b2d2      	uxtb	r2, r2
 80090ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b4:	1c5a      	adds	r2, r3, #1
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090be:	3b01      	subs	r3, #1
 80090c0:	b29a      	uxth	r2, r3
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090ca:	b29b      	uxth	r3, r3
 80090cc:	3b01      	subs	r3, #1
 80090ce:	b29a      	uxth	r2, r3
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80090d4:	e042      	b.n	800915c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80090da:	68f8      	ldr	r0, [r7, #12]
 80090dc:	f000 fb64 	bl	80097a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e04c      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	691a      	ldr	r2, [r3, #16]
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f4:	b2d2      	uxtb	r2, r2
 80090f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fc:	1c5a      	adds	r2, r3, #1
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009106:	3b01      	subs	r3, #1
 8009108:	b29a      	uxth	r2, r3
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009112:	b29b      	uxth	r3, r3
 8009114:	3b01      	subs	r3, #1
 8009116:	b29a      	uxth	r2, r3
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	695b      	ldr	r3, [r3, #20]
 8009122:	f003 0304 	and.w	r3, r3, #4
 8009126:	2b04      	cmp	r3, #4
 8009128:	d118      	bne.n	800915c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	691a      	ldr	r2, [r3, #16]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009134:	b2d2      	uxtb	r2, r2
 8009136:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913c:	1c5a      	adds	r2, r3, #1
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009146:	3b01      	subs	r3, #1
 8009148:	b29a      	uxth	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009152:	b29b      	uxth	r3, r3
 8009154:	3b01      	subs	r3, #1
 8009156:	b29a      	uxth	r2, r3
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009160:	2b00      	cmp	r3, #0
 8009162:	f47f aec2 	bne.w	8008eea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2220      	movs	r2, #32
 800916a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2200      	movs	r2, #0
 8009172:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	e000      	b.n	8009184 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009182:	2302      	movs	r3, #2
  }
}
 8009184:	4618      	mov	r0, r3
 8009186:	3728      	adds	r7, #40	; 0x28
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	00010004 	.word	0x00010004

08009190 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b20      	cmp	r3, #32
 80091a2:	d124      	bne.n	80091ee <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2228      	movs	r2, #40	; 0x28
 80091a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f003 0301 	and.w	r3, r3, #1
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d007      	beq.n	80091ca <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f042 0201 	orr.w	r2, r2, #1
 80091c8:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80091d8:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80091e8:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80091ea:	2300      	movs	r3, #0
 80091ec:	e000      	b.n	80091f0 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80091ee:	2302      	movs	r3, #2
  }
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b088      	sub	sp, #32
 8009200:	af02      	add	r7, sp, #8
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	4608      	mov	r0, r1
 8009206:	4611      	mov	r1, r2
 8009208:	461a      	mov	r2, r3
 800920a:	4603      	mov	r3, r0
 800920c:	817b      	strh	r3, [r7, #10]
 800920e:	460b      	mov	r3, r1
 8009210:	813b      	strh	r3, [r7, #8]
 8009212:	4613      	mov	r3, r2
 8009214:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009224:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	6a3b      	ldr	r3, [r7, #32]
 800922c:	2200      	movs	r2, #0
 800922e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f000 f960 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00d      	beq.n	800925a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800924c:	d103      	bne.n	8009256 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009254:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009256:	2303      	movs	r3, #3
 8009258:	e05f      	b.n	800931a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800925a:	897b      	ldrh	r3, [r7, #10]
 800925c:	b2db      	uxtb	r3, r3
 800925e:	461a      	mov	r2, r3
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009268:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800926a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926c:	6a3a      	ldr	r2, [r7, #32]
 800926e:	492d      	ldr	r1, [pc, #180]	; (8009324 <I2C_RequestMemoryWrite+0x128>)
 8009270:	68f8      	ldr	r0, [r7, #12]
 8009272:	f000 f998 	bl	80095a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d001      	beq.n	8009280 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	e04c      	b.n	800931a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009280:	2300      	movs	r3, #0
 8009282:	617b      	str	r3, [r7, #20]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	695b      	ldr	r3, [r3, #20]
 800928a:	617b      	str	r3, [r7, #20]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	699b      	ldr	r3, [r3, #24]
 8009292:	617b      	str	r3, [r7, #20]
 8009294:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009298:	6a39      	ldr	r1, [r7, #32]
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f000 fa02 	bl	80096a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00d      	beq.n	80092c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092aa:	2b04      	cmp	r3, #4
 80092ac:	d107      	bne.n	80092be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e02b      	b.n	800931a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80092c2:	88fb      	ldrh	r3, [r7, #6]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d105      	bne.n	80092d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80092c8:	893b      	ldrh	r3, [r7, #8]
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	611a      	str	r2, [r3, #16]
 80092d2:	e021      	b.n	8009318 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80092d4:	893b      	ldrh	r3, [r7, #8]
 80092d6:	0a1b      	lsrs	r3, r3, #8
 80092d8:	b29b      	uxth	r3, r3
 80092da:	b2da      	uxtb	r2, r3
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80092e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092e4:	6a39      	ldr	r1, [r7, #32]
 80092e6:	68f8      	ldr	r0, [r7, #12]
 80092e8:	f000 f9dc 	bl	80096a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00d      	beq.n	800930e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092f6:	2b04      	cmp	r3, #4
 80092f8:	d107      	bne.n	800930a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009308:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e005      	b.n	800931a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800930e:	893b      	ldrh	r3, [r7, #8]
 8009310:	b2da      	uxtb	r2, r3
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	4618      	mov	r0, r3
 800931c:	3718      	adds	r7, #24
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
 8009322:	bf00      	nop
 8009324:	00010002 	.word	0x00010002

08009328 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b088      	sub	sp, #32
 800932c:	af02      	add	r7, sp, #8
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	4608      	mov	r0, r1
 8009332:	4611      	mov	r1, r2
 8009334:	461a      	mov	r2, r3
 8009336:	4603      	mov	r3, r0
 8009338:	817b      	strh	r3, [r7, #10]
 800933a:	460b      	mov	r3, r1
 800933c:	813b      	strh	r3, [r7, #8]
 800933e:	4613      	mov	r3, r2
 8009340:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009350:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009360:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	6a3b      	ldr	r3, [r7, #32]
 8009368:	2200      	movs	r2, #0
 800936a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800936e:	68f8      	ldr	r0, [r7, #12]
 8009370:	f000 f8c2 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d00d      	beq.n	8009396 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009388:	d103      	bne.n	8009392 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009390:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009392:	2303      	movs	r3, #3
 8009394:	e0aa      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009396:	897b      	ldrh	r3, [r7, #10]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	461a      	mov	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80093a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80093a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a8:	6a3a      	ldr	r2, [r7, #32]
 80093aa:	4952      	ldr	r1, [pc, #328]	; (80094f4 <I2C_RequestMemoryRead+0x1cc>)
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f000 f8fa 	bl	80095a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80093b2:	4603      	mov	r3, r0
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d001      	beq.n	80093bc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80093b8:	2301      	movs	r3, #1
 80093ba:	e097      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093bc:	2300      	movs	r3, #0
 80093be:	617b      	str	r3, [r7, #20]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	695b      	ldr	r3, [r3, #20]
 80093c6:	617b      	str	r3, [r7, #20]
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	699b      	ldr	r3, [r3, #24]
 80093ce:	617b      	str	r3, [r7, #20]
 80093d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093d4:	6a39      	ldr	r1, [r7, #32]
 80093d6:	68f8      	ldr	r0, [r7, #12]
 80093d8:	f000 f964 	bl	80096a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d00d      	beq.n	80093fe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e6:	2b04      	cmp	r3, #4
 80093e8:	d107      	bne.n	80093fa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e076      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80093fe:	88fb      	ldrh	r3, [r7, #6]
 8009400:	2b01      	cmp	r3, #1
 8009402:	d105      	bne.n	8009410 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009404:	893b      	ldrh	r3, [r7, #8]
 8009406:	b2da      	uxtb	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	611a      	str	r2, [r3, #16]
 800940e:	e021      	b.n	8009454 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009410:	893b      	ldrh	r3, [r7, #8]
 8009412:	0a1b      	lsrs	r3, r3, #8
 8009414:	b29b      	uxth	r3, r3
 8009416:	b2da      	uxtb	r2, r3
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800941e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009420:	6a39      	ldr	r1, [r7, #32]
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f000 f93e 	bl	80096a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00d      	beq.n	800944a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009432:	2b04      	cmp	r3, #4
 8009434:	d107      	bne.n	8009446 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009444:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e050      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800944a:	893b      	ldrh	r3, [r7, #8]
 800944c:	b2da      	uxtb	r2, r3
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009456:	6a39      	ldr	r1, [r7, #32]
 8009458:	68f8      	ldr	r0, [r7, #12]
 800945a:	f000 f923 	bl	80096a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d00d      	beq.n	8009480 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009468:	2b04      	cmp	r3, #4
 800946a:	d107      	bne.n	800947c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800947a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800947c:	2301      	movs	r3, #1
 800947e:	e035      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800948e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009492:	9300      	str	r3, [sp, #0]
 8009494:	6a3b      	ldr	r3, [r7, #32]
 8009496:	2200      	movs	r2, #0
 8009498:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800949c:	68f8      	ldr	r0, [r7, #12]
 800949e:	f000 f82b 	bl	80094f8 <I2C_WaitOnFlagUntilTimeout>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d00d      	beq.n	80094c4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094b6:	d103      	bne.n	80094c0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80094c0:	2303      	movs	r3, #3
 80094c2:	e013      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80094c4:	897b      	ldrh	r3, [r7, #10]
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	f043 0301 	orr.w	r3, r3, #1
 80094cc:	b2da      	uxtb	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80094d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094d6:	6a3a      	ldr	r2, [r7, #32]
 80094d8:	4906      	ldr	r1, [pc, #24]	; (80094f4 <I2C_RequestMemoryRead+0x1cc>)
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f000 f863 	bl	80095a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80094e0:	4603      	mov	r3, r0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d001      	beq.n	80094ea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e000      	b.n	80094ec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3718      	adds	r7, #24
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	00010002 	.word	0x00010002

080094f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	603b      	str	r3, [r7, #0]
 8009504:	4613      	mov	r3, r2
 8009506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009508:	e025      	b.n	8009556 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009510:	d021      	beq.n	8009556 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009512:	f7fe fc2d 	bl	8007d70 <HAL_GetTick>
 8009516:	4602      	mov	r2, r0
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	683a      	ldr	r2, [r7, #0]
 800951e:	429a      	cmp	r2, r3
 8009520:	d302      	bcc.n	8009528 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d116      	bne.n	8009556 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2220      	movs	r2, #32
 8009532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009542:	f043 0220 	orr.w	r2, r3, #32
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e023      	b.n	800959e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	0c1b      	lsrs	r3, r3, #16
 800955a:	b2db      	uxtb	r3, r3
 800955c:	2b01      	cmp	r3, #1
 800955e:	d10d      	bne.n	800957c <I2C_WaitOnFlagUntilTimeout+0x84>
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	695b      	ldr	r3, [r3, #20]
 8009566:	43da      	mvns	r2, r3
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	4013      	ands	r3, r2
 800956c:	b29b      	uxth	r3, r3
 800956e:	2b00      	cmp	r3, #0
 8009570:	bf0c      	ite	eq
 8009572:	2301      	moveq	r3, #1
 8009574:	2300      	movne	r3, #0
 8009576:	b2db      	uxtb	r3, r3
 8009578:	461a      	mov	r2, r3
 800957a:	e00c      	b.n	8009596 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	43da      	mvns	r2, r3
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	4013      	ands	r3, r2
 8009588:	b29b      	uxth	r3, r3
 800958a:	2b00      	cmp	r3, #0
 800958c:	bf0c      	ite	eq
 800958e:	2301      	moveq	r3, #1
 8009590:	2300      	movne	r3, #0
 8009592:	b2db      	uxtb	r3, r3
 8009594:	461a      	mov	r2, r3
 8009596:	79fb      	ldrb	r3, [r7, #7]
 8009598:	429a      	cmp	r2, r3
 800959a:	d0b6      	beq.n	800950a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800959c:	2300      	movs	r3, #0
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3710      	adds	r7, #16
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b084      	sub	sp, #16
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	60f8      	str	r0, [r7, #12]
 80095ae:	60b9      	str	r1, [r7, #8]
 80095b0:	607a      	str	r2, [r7, #4]
 80095b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80095b4:	e051      	b.n	800965a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095c4:	d123      	bne.n	800960e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80095d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80095de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2200      	movs	r2, #0
 80095e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2220      	movs	r2, #32
 80095ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095fa:	f043 0204 	orr.w	r2, r3, #4
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2200      	movs	r2, #0
 8009606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800960a:	2301      	movs	r3, #1
 800960c:	e046      	b.n	800969c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009614:	d021      	beq.n	800965a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009616:	f7fe fbab 	bl	8007d70 <HAL_GetTick>
 800961a:	4602      	mov	r2, r0
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	1ad3      	subs	r3, r2, r3
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	429a      	cmp	r2, r3
 8009624:	d302      	bcc.n	800962c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d116      	bne.n	800965a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2200      	movs	r2, #0
 8009630:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2220      	movs	r2, #32
 8009636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009646:	f043 0220 	orr.w	r2, r3, #32
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2200      	movs	r2, #0
 8009652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	e020      	b.n	800969c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	0c1b      	lsrs	r3, r3, #16
 800965e:	b2db      	uxtb	r3, r3
 8009660:	2b01      	cmp	r3, #1
 8009662:	d10c      	bne.n	800967e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	695b      	ldr	r3, [r3, #20]
 800966a:	43da      	mvns	r2, r3
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	4013      	ands	r3, r2
 8009670:	b29b      	uxth	r3, r3
 8009672:	2b00      	cmp	r3, #0
 8009674:	bf14      	ite	ne
 8009676:	2301      	movne	r3, #1
 8009678:	2300      	moveq	r3, #0
 800967a:	b2db      	uxtb	r3, r3
 800967c:	e00b      	b.n	8009696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	699b      	ldr	r3, [r3, #24]
 8009684:	43da      	mvns	r2, r3
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	4013      	ands	r3, r2
 800968a:	b29b      	uxth	r3, r3
 800968c:	2b00      	cmp	r3, #0
 800968e:	bf14      	ite	ne
 8009690:	2301      	movne	r3, #1
 8009692:	2300      	moveq	r3, #0
 8009694:	b2db      	uxtb	r3, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d18d      	bne.n	80095b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3710      	adds	r7, #16
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80096b0:	e02d      	b.n	800970e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	f000 f8ce 	bl	8009854 <I2C_IsAcknowledgeFailed>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d001      	beq.n	80096c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	e02d      	b.n	800971e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096c8:	d021      	beq.n	800970e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096ca:	f7fe fb51 	bl	8007d70 <HAL_GetTick>
 80096ce:	4602      	mov	r2, r0
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	1ad3      	subs	r3, r2, r3
 80096d4:	68ba      	ldr	r2, [r7, #8]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d302      	bcc.n	80096e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d116      	bne.n	800970e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2220      	movs	r2, #32
 80096ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2200      	movs	r2, #0
 80096f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096fa:	f043 0220 	orr.w	r2, r3, #32
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e007      	b.n	800971e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	695b      	ldr	r3, [r3, #20]
 8009714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009718:	2b80      	cmp	r3, #128	; 0x80
 800971a:	d1ca      	bne.n	80096b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}

08009726 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009726:	b580      	push	{r7, lr}
 8009728:	b084      	sub	sp, #16
 800972a:	af00      	add	r7, sp, #0
 800972c:	60f8      	str	r0, [r7, #12]
 800972e:	60b9      	str	r1, [r7, #8]
 8009730:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009732:	e02d      	b.n	8009790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009734:	68f8      	ldr	r0, [r7, #12]
 8009736:	f000 f88d 	bl	8009854 <I2C_IsAcknowledgeFailed>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d001      	beq.n	8009744 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009740:	2301      	movs	r3, #1
 8009742:	e02d      	b.n	80097a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800974a:	d021      	beq.n	8009790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800974c:	f7fe fb10 	bl	8007d70 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	68ba      	ldr	r2, [r7, #8]
 8009758:	429a      	cmp	r2, r3
 800975a:	d302      	bcc.n	8009762 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d116      	bne.n	8009790 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2200      	movs	r2, #0
 8009766:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2220      	movs	r2, #32
 800976c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977c:	f043 0220 	orr.w	r2, r3, #32
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800978c:	2301      	movs	r3, #1
 800978e:	e007      	b.n	80097a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	695b      	ldr	r3, [r3, #20]
 8009796:	f003 0304 	and.w	r3, r3, #4
 800979a:	2b04      	cmp	r3, #4
 800979c:	d1ca      	bne.n	8009734 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800979e:	2300      	movs	r3, #0
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3710      	adds	r7, #16
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80097b4:	e042      	b.n	800983c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	695b      	ldr	r3, [r3, #20]
 80097bc:	f003 0310 	and.w	r3, r3, #16
 80097c0:	2b10      	cmp	r3, #16
 80097c2:	d119      	bne.n	80097f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f06f 0210 	mvn.w	r2, #16
 80097cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2200      	movs	r2, #0
 80097d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2220      	movs	r2, #32
 80097d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	e029      	b.n	800984c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097f8:	f7fe faba 	bl	8007d70 <HAL_GetTick>
 80097fc:	4602      	mov	r2, r0
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	1ad3      	subs	r3, r2, r3
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	429a      	cmp	r2, r3
 8009806:	d302      	bcc.n	800980e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d116      	bne.n	800983c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	2200      	movs	r2, #0
 8009812:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2220      	movs	r2, #32
 8009818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009828:	f043 0220 	orr.w	r2, r3, #32
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2200      	movs	r2, #0
 8009834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	e007      	b.n	800984c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	695b      	ldr	r3, [r3, #20]
 8009842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009846:	2b40      	cmp	r3, #64	; 0x40
 8009848:	d1b5      	bne.n	80097b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800984a:	2300      	movs	r3, #0
}
 800984c:	4618      	mov	r0, r3
 800984e:	3710      	adds	r7, #16
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	695b      	ldr	r3, [r3, #20]
 8009862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009866:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800986a:	d11b      	bne.n	80098a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009874:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2220      	movs	r2, #32
 8009880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009890:	f043 0204 	orr.w	r2, r3, #4
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e000      	b.n	80098a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	370c      	adds	r7, #12
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b083      	sub	sp, #12
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	2b20      	cmp	r3, #32
 80098c6:	d129      	bne.n	800991c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2224      	movs	r2, #36	; 0x24
 80098cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f022 0201 	bic.w	r2, r2, #1
 80098de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f022 0210 	bic.w	r2, r2, #16
 80098ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	683a      	ldr	r2, [r7, #0]
 80098fc:	430a      	orrs	r2, r1
 80098fe:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f042 0201 	orr.w	r2, r2, #1
 800990e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2220      	movs	r2, #32
 8009914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009918:	2300      	movs	r3, #0
 800991a:	e000      	b.n	800991e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800991c:	2302      	movs	r3, #2
  }
}
 800991e:	4618      	mov	r0, r3
 8009920:	370c      	adds	r7, #12
 8009922:	46bd      	mov	sp, r7
 8009924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009928:	4770      	bx	lr

0800992a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800992a:	b480      	push	{r7}
 800992c:	b085      	sub	sp, #20
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
 8009932:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009934:	2300      	movs	r3, #0
 8009936:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800993e:	b2db      	uxtb	r3, r3
 8009940:	2b20      	cmp	r3, #32
 8009942:	d12a      	bne.n	800999a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2224      	movs	r2, #36	; 0x24
 8009948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f022 0201 	bic.w	r2, r2, #1
 800995a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009962:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8009964:	89fb      	ldrh	r3, [r7, #14]
 8009966:	f023 030f 	bic.w	r3, r3, #15
 800996a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	b29a      	uxth	r2, r3
 8009970:	89fb      	ldrh	r3, [r7, #14]
 8009972:	4313      	orrs	r3, r2
 8009974:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	89fa      	ldrh	r2, [r7, #14]
 800997c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f042 0201 	orr.w	r2, r2, #1
 800998c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2220      	movs	r2, #32
 8009992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009996:	2300      	movs	r3, #0
 8009998:	e000      	b.n	800999c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800999a:	2302      	movs	r3, #2
  }
}
 800999c:	4618      	mov	r0, r3
 800999e:	3714      	adds	r7, #20
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e034      	b.n	8009a24 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80099c2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f245 5255 	movw	r2, #21845	; 0x5555
 80099cc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	6852      	ldr	r2, [r2, #4]
 80099d6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	6892      	ldr	r2, [r2, #8]
 80099e0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80099e2:	f7fe f9c5 	bl	8007d70 <HAL_GetTick>
 80099e6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80099e8:	e00f      	b.n	8009a0a <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80099ea:	f7fe f9c1 	bl	8007d70 <HAL_GetTick>
 80099ee:	4602      	mov	r2, r0
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	1ad3      	subs	r3, r2, r3
 80099f4:	2b31      	cmp	r3, #49	; 0x31
 80099f6:	d908      	bls.n	8009a0a <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	f003 0303 	and.w	r3, r3, #3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d001      	beq.n	8009a0a <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009a06:	2303      	movs	r3, #3
 8009a08:	e00c      	b.n	8009a24 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	f003 0303 	and.w	r3, r3, #3
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1e8      	bne.n	80099ea <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009a20:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009a3c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b083      	sub	sp, #12
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8009a54:	4b05      	ldr	r3, [pc, #20]	; (8009a6c <HAL_PWR_EnableWakeUpPin+0x20>)
 8009a56:	685a      	ldr	r2, [r3, #4]
 8009a58:	4904      	ldr	r1, [pc, #16]	; (8009a6c <HAL_PWR_EnableWakeUpPin+0x20>)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	604b      	str	r3, [r1, #4]
}
 8009a60:	bf00      	nop
 8009a62:	370c      	adds	r7, #12
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr
 8009a6c:	40007000 	.word	0x40007000

08009a70 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b083      	sub	sp, #12
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009a78:	4b06      	ldr	r3, [pc, #24]	; (8009a94 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	43db      	mvns	r3, r3
 8009a80:	4904      	ldr	r1, [pc, #16]	; (8009a94 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009a82:	4013      	ands	r3, r2
 8009a84:	604b      	str	r3, [r1, #4]
}
 8009a86:	bf00      	nop
 8009a88:	370c      	adds	r7, #12
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	40007000 	.word	0x40007000

08009a98 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8009a9c:	4b08      	ldr	r3, [pc, #32]	; (8009ac0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a07      	ldr	r2, [pc, #28]	; (8009ac0 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009aa2:	f043 0302 	orr.w	r3, r3, #2
 8009aa6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009aa8:	4b06      	ldr	r3, [pc, #24]	; (8009ac4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009aaa:	691b      	ldr	r3, [r3, #16]
 8009aac:	4a05      	ldr	r2, [pc, #20]	; (8009ac4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009aae:	f043 0304 	orr.w	r3, r3, #4
 8009ab2:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8009ab4:	bf30      	wfi
}
 8009ab6:	bf00      	nop
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr
 8009ac0:	40007000 	.word	0x40007000
 8009ac4:	e000ed00 	.word	0xe000ed00

08009ac8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b086      	sub	sp, #24
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d101      	bne.n	8009ada <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	e264      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f003 0301 	and.w	r3, r3, #1
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d075      	beq.n	8009bd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009ae6:	4ba3      	ldr	r3, [pc, #652]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	f003 030c 	and.w	r3, r3, #12
 8009aee:	2b04      	cmp	r3, #4
 8009af0:	d00c      	beq.n	8009b0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009af2:	4ba0      	ldr	r3, [pc, #640]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009afa:	2b08      	cmp	r3, #8
 8009afc:	d112      	bne.n	8009b24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009afe:	4b9d      	ldr	r3, [pc, #628]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009b0a:	d10b      	bne.n	8009b24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b0c:	4b99      	ldr	r3, [pc, #612]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d05b      	beq.n	8009bd0 <HAL_RCC_OscConfig+0x108>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d157      	bne.n	8009bd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	e23f      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b2c:	d106      	bne.n	8009b3c <HAL_RCC_OscConfig+0x74>
 8009b2e:	4b91      	ldr	r3, [pc, #580]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a90      	ldr	r2, [pc, #576]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b38:	6013      	str	r3, [r2, #0]
 8009b3a:	e01d      	b.n	8009b78 <HAL_RCC_OscConfig+0xb0>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	685b      	ldr	r3, [r3, #4]
 8009b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009b44:	d10c      	bne.n	8009b60 <HAL_RCC_OscConfig+0x98>
 8009b46:	4b8b      	ldr	r3, [pc, #556]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a8a      	ldr	r2, [pc, #552]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009b50:	6013      	str	r3, [r2, #0]
 8009b52:	4b88      	ldr	r3, [pc, #544]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a87      	ldr	r2, [pc, #540]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b5c:	6013      	str	r3, [r2, #0]
 8009b5e:	e00b      	b.n	8009b78 <HAL_RCC_OscConfig+0xb0>
 8009b60:	4b84      	ldr	r3, [pc, #528]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a83      	ldr	r2, [pc, #524]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b6a:	6013      	str	r3, [r2, #0]
 8009b6c:	4b81      	ldr	r3, [pc, #516]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a80      	ldr	r2, [pc, #512]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d013      	beq.n	8009ba8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b80:	f7fe f8f6 	bl	8007d70 <HAL_GetTick>
 8009b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b86:	e008      	b.n	8009b9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009b88:	f7fe f8f2 	bl	8007d70 <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	2b64      	cmp	r3, #100	; 0x64
 8009b94:	d901      	bls.n	8009b9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009b96:	2303      	movs	r3, #3
 8009b98:	e204      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b9a:	4b76      	ldr	r3, [pc, #472]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d0f0      	beq.n	8009b88 <HAL_RCC_OscConfig+0xc0>
 8009ba6:	e014      	b.n	8009bd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ba8:	f7fe f8e2 	bl	8007d70 <HAL_GetTick>
 8009bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009bae:	e008      	b.n	8009bc2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009bb0:	f7fe f8de 	bl	8007d70 <HAL_GetTick>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	1ad3      	subs	r3, r2, r3
 8009bba:	2b64      	cmp	r3, #100	; 0x64
 8009bbc:	d901      	bls.n	8009bc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009bbe:	2303      	movs	r3, #3
 8009bc0:	e1f0      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009bc2:	4b6c      	ldr	r3, [pc, #432]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1f0      	bne.n	8009bb0 <HAL_RCC_OscConfig+0xe8>
 8009bce:	e000      	b.n	8009bd2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 0302 	and.w	r3, r3, #2
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d063      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009bde:	4b65      	ldr	r3, [pc, #404]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f003 030c 	and.w	r3, r3, #12
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00b      	beq.n	8009c02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009bea:	4b62      	ldr	r3, [pc, #392]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009bf2:	2b08      	cmp	r3, #8
 8009bf4:	d11c      	bne.n	8009c30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009bf6:	4b5f      	ldr	r3, [pc, #380]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d116      	bne.n	8009c30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c02:	4b5c      	ldr	r3, [pc, #368]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f003 0302 	and.w	r3, r3, #2
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d005      	beq.n	8009c1a <HAL_RCC_OscConfig+0x152>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d001      	beq.n	8009c1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	e1c4      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c1a:	4b56      	ldr	r3, [pc, #344]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	691b      	ldr	r3, [r3, #16]
 8009c26:	00db      	lsls	r3, r3, #3
 8009c28:	4952      	ldr	r1, [pc, #328]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c2e:	e03a      	b.n	8009ca6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	68db      	ldr	r3, [r3, #12]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d020      	beq.n	8009c7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009c38:	4b4f      	ldr	r3, [pc, #316]	; (8009d78 <HAL_RCC_OscConfig+0x2b0>)
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c3e:	f7fe f897 	bl	8007d70 <HAL_GetTick>
 8009c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c44:	e008      	b.n	8009c58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c46:	f7fe f893 	bl	8007d70 <HAL_GetTick>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	2b02      	cmp	r3, #2
 8009c52:	d901      	bls.n	8009c58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009c54:	2303      	movs	r3, #3
 8009c56:	e1a5      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c58:	4b46      	ldr	r3, [pc, #280]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d0f0      	beq.n	8009c46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c64:	4b43      	ldr	r3, [pc, #268]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	00db      	lsls	r3, r3, #3
 8009c72:	4940      	ldr	r1, [pc, #256]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c74:	4313      	orrs	r3, r2
 8009c76:	600b      	str	r3, [r1, #0]
 8009c78:	e015      	b.n	8009ca6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c7a:	4b3f      	ldr	r3, [pc, #252]	; (8009d78 <HAL_RCC_OscConfig+0x2b0>)
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c80:	f7fe f876 	bl	8007d70 <HAL_GetTick>
 8009c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c86:	e008      	b.n	8009c9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009c88:	f7fe f872 	bl	8007d70 <HAL_GetTick>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	693b      	ldr	r3, [r7, #16]
 8009c90:	1ad3      	subs	r3, r2, r3
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	d901      	bls.n	8009c9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009c96:	2303      	movs	r3, #3
 8009c98:	e184      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c9a:	4b36      	ldr	r3, [pc, #216]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f003 0302 	and.w	r3, r3, #2
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d1f0      	bne.n	8009c88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 0308 	and.w	r3, r3, #8
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d030      	beq.n	8009d14 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	695b      	ldr	r3, [r3, #20]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d016      	beq.n	8009ce8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009cba:	4b30      	ldr	r3, [pc, #192]	; (8009d7c <HAL_RCC_OscConfig+0x2b4>)
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cc0:	f7fe f856 	bl	8007d70 <HAL_GetTick>
 8009cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cc6:	e008      	b.n	8009cda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009cc8:	f7fe f852 	bl	8007d70 <HAL_GetTick>
 8009ccc:	4602      	mov	r2, r0
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	1ad3      	subs	r3, r2, r3
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d901      	bls.n	8009cda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009cd6:	2303      	movs	r3, #3
 8009cd8:	e164      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cda:	4b26      	ldr	r3, [pc, #152]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009cde:	f003 0302 	and.w	r3, r3, #2
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d0f0      	beq.n	8009cc8 <HAL_RCC_OscConfig+0x200>
 8009ce6:	e015      	b.n	8009d14 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ce8:	4b24      	ldr	r3, [pc, #144]	; (8009d7c <HAL_RCC_OscConfig+0x2b4>)
 8009cea:	2200      	movs	r2, #0
 8009cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009cee:	f7fe f83f 	bl	8007d70 <HAL_GetTick>
 8009cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009cf4:	e008      	b.n	8009d08 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009cf6:	f7fe f83b 	bl	8007d70 <HAL_GetTick>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	2b02      	cmp	r3, #2
 8009d02:	d901      	bls.n	8009d08 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009d04:	2303      	movs	r3, #3
 8009d06:	e14d      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d08:	4b1a      	ldr	r3, [pc, #104]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009d0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d0c:	f003 0302 	and.w	r3, r3, #2
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1f0      	bne.n	8009cf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	f000 80a0 	beq.w	8009e62 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d22:	2300      	movs	r3, #0
 8009d24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d26:	4b13      	ldr	r3, [pc, #76]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d10f      	bne.n	8009d52 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d32:	2300      	movs	r3, #0
 8009d34:	60bb      	str	r3, [r7, #8]
 8009d36:	4b0f      	ldr	r3, [pc, #60]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d3a:	4a0e      	ldr	r2, [pc, #56]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d40:	6413      	str	r3, [r2, #64]	; 0x40
 8009d42:	4b0c      	ldr	r3, [pc, #48]	; (8009d74 <HAL_RCC_OscConfig+0x2ac>)
 8009d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d4a:	60bb      	str	r3, [r7, #8]
 8009d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d52:	4b0b      	ldr	r3, [pc, #44]	; (8009d80 <HAL_RCC_OscConfig+0x2b8>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d121      	bne.n	8009da2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009d5e:	4b08      	ldr	r3, [pc, #32]	; (8009d80 <HAL_RCC_OscConfig+0x2b8>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a07      	ldr	r2, [pc, #28]	; (8009d80 <HAL_RCC_OscConfig+0x2b8>)
 8009d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d6a:	f7fe f801 	bl	8007d70 <HAL_GetTick>
 8009d6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d70:	e011      	b.n	8009d96 <HAL_RCC_OscConfig+0x2ce>
 8009d72:	bf00      	nop
 8009d74:	40023800 	.word	0x40023800
 8009d78:	42470000 	.word	0x42470000
 8009d7c:	42470e80 	.word	0x42470e80
 8009d80:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d84:	f7fd fff4 	bl	8007d70 <HAL_GetTick>
 8009d88:	4602      	mov	r2, r0
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	1ad3      	subs	r3, r2, r3
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d901      	bls.n	8009d96 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009d92:	2303      	movs	r3, #3
 8009d94:	e106      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d96:	4b85      	ldr	r3, [pc, #532]	; (8009fac <HAL_RCC_OscConfig+0x4e4>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d0f0      	beq.n	8009d84 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d106      	bne.n	8009db8 <HAL_RCC_OscConfig+0x2f0>
 8009daa:	4b81      	ldr	r3, [pc, #516]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dae:	4a80      	ldr	r2, [pc, #512]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009db0:	f043 0301 	orr.w	r3, r3, #1
 8009db4:	6713      	str	r3, [r2, #112]	; 0x70
 8009db6:	e01c      	b.n	8009df2 <HAL_RCC_OscConfig+0x32a>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	2b05      	cmp	r3, #5
 8009dbe:	d10c      	bne.n	8009dda <HAL_RCC_OscConfig+0x312>
 8009dc0:	4b7b      	ldr	r3, [pc, #492]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dc4:	4a7a      	ldr	r2, [pc, #488]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009dc6:	f043 0304 	orr.w	r3, r3, #4
 8009dca:	6713      	str	r3, [r2, #112]	; 0x70
 8009dcc:	4b78      	ldr	r3, [pc, #480]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dd0:	4a77      	ldr	r2, [pc, #476]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009dd2:	f043 0301 	orr.w	r3, r3, #1
 8009dd6:	6713      	str	r3, [r2, #112]	; 0x70
 8009dd8:	e00b      	b.n	8009df2 <HAL_RCC_OscConfig+0x32a>
 8009dda:	4b75      	ldr	r3, [pc, #468]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dde:	4a74      	ldr	r2, [pc, #464]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009de0:	f023 0301 	bic.w	r3, r3, #1
 8009de4:	6713      	str	r3, [r2, #112]	; 0x70
 8009de6:	4b72      	ldr	r3, [pc, #456]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dea:	4a71      	ldr	r2, [pc, #452]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009dec:	f023 0304 	bic.w	r3, r3, #4
 8009df0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	689b      	ldr	r3, [r3, #8]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d015      	beq.n	8009e26 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dfa:	f7fd ffb9 	bl	8007d70 <HAL_GetTick>
 8009dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e00:	e00a      	b.n	8009e18 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e02:	f7fd ffb5 	bl	8007d70 <HAL_GetTick>
 8009e06:	4602      	mov	r2, r0
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	1ad3      	subs	r3, r2, r3
 8009e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d901      	bls.n	8009e18 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009e14:	2303      	movs	r3, #3
 8009e16:	e0c5      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e18:	4b65      	ldr	r3, [pc, #404]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e1c:	f003 0302 	and.w	r3, r3, #2
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d0ee      	beq.n	8009e02 <HAL_RCC_OscConfig+0x33a>
 8009e24:	e014      	b.n	8009e50 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e26:	f7fd ffa3 	bl	8007d70 <HAL_GetTick>
 8009e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e2c:	e00a      	b.n	8009e44 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009e2e:	f7fd ff9f 	bl	8007d70 <HAL_GetTick>
 8009e32:	4602      	mov	r2, r0
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	1ad3      	subs	r3, r2, r3
 8009e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d901      	bls.n	8009e44 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009e40:	2303      	movs	r3, #3
 8009e42:	e0af      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e44:	4b5a      	ldr	r3, [pc, #360]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e48:	f003 0302 	and.w	r3, r3, #2
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d1ee      	bne.n	8009e2e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e50:	7dfb      	ldrb	r3, [r7, #23]
 8009e52:	2b01      	cmp	r3, #1
 8009e54:	d105      	bne.n	8009e62 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e56:	4b56      	ldr	r3, [pc, #344]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e5a:	4a55      	ldr	r2, [pc, #340]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009e5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e60:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	699b      	ldr	r3, [r3, #24]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 809b 	beq.w	8009fa2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009e6c:	4b50      	ldr	r3, [pc, #320]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	f003 030c 	and.w	r3, r3, #12
 8009e74:	2b08      	cmp	r3, #8
 8009e76:	d05c      	beq.n	8009f32 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	699b      	ldr	r3, [r3, #24]
 8009e7c:	2b02      	cmp	r3, #2
 8009e7e:	d141      	bne.n	8009f04 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e80:	4b4c      	ldr	r3, [pc, #304]	; (8009fb4 <HAL_RCC_OscConfig+0x4ec>)
 8009e82:	2200      	movs	r2, #0
 8009e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e86:	f7fd ff73 	bl	8007d70 <HAL_GetTick>
 8009e8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e8c:	e008      	b.n	8009ea0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009e8e:	f7fd ff6f 	bl	8007d70 <HAL_GetTick>
 8009e92:	4602      	mov	r2, r0
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	1ad3      	subs	r3, r2, r3
 8009e98:	2b02      	cmp	r3, #2
 8009e9a:	d901      	bls.n	8009ea0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009e9c:	2303      	movs	r3, #3
 8009e9e:	e081      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ea0:	4b43      	ldr	r3, [pc, #268]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1f0      	bne.n	8009e8e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	69da      	ldr	r2, [r3, #28]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6a1b      	ldr	r3, [r3, #32]
 8009eb4:	431a      	orrs	r2, r3
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eba:	019b      	lsls	r3, r3, #6
 8009ebc:	431a      	orrs	r2, r3
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec2:	085b      	lsrs	r3, r3, #1
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	041b      	lsls	r3, r3, #16
 8009ec8:	431a      	orrs	r2, r3
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ece:	061b      	lsls	r3, r3, #24
 8009ed0:	4937      	ldr	r1, [pc, #220]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ed6:	4b37      	ldr	r3, [pc, #220]	; (8009fb4 <HAL_RCC_OscConfig+0x4ec>)
 8009ed8:	2201      	movs	r2, #1
 8009eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009edc:	f7fd ff48 	bl	8007d70 <HAL_GetTick>
 8009ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ee2:	e008      	b.n	8009ef6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ee4:	f7fd ff44 	bl	8007d70 <HAL_GetTick>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	1ad3      	subs	r3, r2, r3
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d901      	bls.n	8009ef6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	e056      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ef6:	4b2e      	ldr	r3, [pc, #184]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d0f0      	beq.n	8009ee4 <HAL_RCC_OscConfig+0x41c>
 8009f02:	e04e      	b.n	8009fa2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f04:	4b2b      	ldr	r3, [pc, #172]	; (8009fb4 <HAL_RCC_OscConfig+0x4ec>)
 8009f06:	2200      	movs	r2, #0
 8009f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f0a:	f7fd ff31 	bl	8007d70 <HAL_GetTick>
 8009f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f10:	e008      	b.n	8009f24 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009f12:	f7fd ff2d 	bl	8007d70 <HAL_GetTick>
 8009f16:	4602      	mov	r2, r0
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	d901      	bls.n	8009f24 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e03f      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f24:	4b22      	ldr	r3, [pc, #136]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d1f0      	bne.n	8009f12 <HAL_RCC_OscConfig+0x44a>
 8009f30:	e037      	b.n	8009fa2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d101      	bne.n	8009f3e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	e032      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009f3e:	4b1c      	ldr	r3, [pc, #112]	; (8009fb0 <HAL_RCC_OscConfig+0x4e8>)
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d028      	beq.n	8009f9e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d121      	bne.n	8009f9e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d11a      	bne.n	8009f9e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009f6e:	4013      	ands	r3, r2
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009f74:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d111      	bne.n	8009f9e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f84:	085b      	lsrs	r3, r3, #1
 8009f86:	3b01      	subs	r3, #1
 8009f88:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d107      	bne.n	8009f9e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f98:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009f9a:	429a      	cmp	r2, r3
 8009f9c:	d001      	beq.n	8009fa2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e000      	b.n	8009fa4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3718      	adds	r7, #24
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}
 8009fac:	40007000 	.word	0x40007000
 8009fb0:	40023800 	.word	0x40023800
 8009fb4:	42470060 	.word	0x42470060

08009fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e0cc      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009fcc:	4b68      	ldr	r3, [pc, #416]	; (800a170 <HAL_RCC_ClockConfig+0x1b8>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 030f 	and.w	r3, r3, #15
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d90c      	bls.n	8009ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fda:	4b65      	ldr	r3, [pc, #404]	; (800a170 <HAL_RCC_ClockConfig+0x1b8>)
 8009fdc:	683a      	ldr	r2, [r7, #0]
 8009fde:	b2d2      	uxtb	r2, r2
 8009fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fe2:	4b63      	ldr	r3, [pc, #396]	; (800a170 <HAL_RCC_ClockConfig+0x1b8>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	683a      	ldr	r2, [r7, #0]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d001      	beq.n	8009ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e0b8      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f003 0302 	and.w	r3, r3, #2
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d020      	beq.n	800a042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f003 0304 	and.w	r3, r3, #4
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d005      	beq.n	800a018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a00c:	4b59      	ldr	r3, [pc, #356]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	4a58      	ldr	r2, [pc, #352]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a016:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f003 0308 	and.w	r3, r3, #8
 800a020:	2b00      	cmp	r3, #0
 800a022:	d005      	beq.n	800a030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a024:	4b53      	ldr	r3, [pc, #332]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	4a52      	ldr	r2, [pc, #328]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a02a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a02e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a030:	4b50      	ldr	r3, [pc, #320]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	494d      	ldr	r1, [pc, #308]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a03e:	4313      	orrs	r3, r2
 800a040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f003 0301 	and.w	r3, r3, #1
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d044      	beq.n	800a0d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	2b01      	cmp	r3, #1
 800a054:	d107      	bne.n	800a066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a056:	4b47      	ldr	r3, [pc, #284]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d119      	bne.n	800a096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	e07f      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	2b02      	cmp	r3, #2
 800a06c:	d003      	beq.n	800a076 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a072:	2b03      	cmp	r3, #3
 800a074:	d107      	bne.n	800a086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a076:	4b3f      	ldr	r3, [pc, #252]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d109      	bne.n	800a096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e06f      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a086:	4b3b      	ldr	r3, [pc, #236]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a092:	2301      	movs	r3, #1
 800a094:	e067      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a096:	4b37      	ldr	r3, [pc, #220]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f023 0203 	bic.w	r2, r3, #3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	4934      	ldr	r1, [pc, #208]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a0a8:	f7fd fe62 	bl	8007d70 <HAL_GetTick>
 800a0ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0ae:	e00a      	b.n	800a0c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0b0:	f7fd fe5e 	bl	8007d70 <HAL_GetTick>
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	1ad3      	subs	r3, r2, r3
 800a0ba:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d901      	bls.n	800a0c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a0c2:	2303      	movs	r3, #3
 800a0c4:	e04f      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0c6:	4b2b      	ldr	r3, [pc, #172]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	f003 020c 	and.w	r2, r3, #12
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d1eb      	bne.n	800a0b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a0d8:	4b25      	ldr	r3, [pc, #148]	; (800a170 <HAL_RCC_ClockConfig+0x1b8>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f003 030f 	and.w	r3, r3, #15
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d20c      	bcs.n	800a100 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0e6:	4b22      	ldr	r3, [pc, #136]	; (800a170 <HAL_RCC_ClockConfig+0x1b8>)
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	b2d2      	uxtb	r2, r2
 800a0ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0ee:	4b20      	ldr	r3, [pc, #128]	; (800a170 <HAL_RCC_ClockConfig+0x1b8>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 030f 	and.w	r3, r3, #15
 800a0f6:	683a      	ldr	r2, [r7, #0]
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d001      	beq.n	800a100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e032      	b.n	800a166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 0304 	and.w	r3, r3, #4
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d008      	beq.n	800a11e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a10c:	4b19      	ldr	r3, [pc, #100]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	4916      	ldr	r1, [pc, #88]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a11a:	4313      	orrs	r3, r2
 800a11c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 0308 	and.w	r3, r3, #8
 800a126:	2b00      	cmp	r3, #0
 800a128:	d009      	beq.n	800a13e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a12a:	4b12      	ldr	r3, [pc, #72]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	00db      	lsls	r3, r3, #3
 800a138:	490e      	ldr	r1, [pc, #56]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a13a:	4313      	orrs	r3, r2
 800a13c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a13e:	f000 f821 	bl	800a184 <HAL_RCC_GetSysClockFreq>
 800a142:	4602      	mov	r2, r0
 800a144:	4b0b      	ldr	r3, [pc, #44]	; (800a174 <HAL_RCC_ClockConfig+0x1bc>)
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	091b      	lsrs	r3, r3, #4
 800a14a:	f003 030f 	and.w	r3, r3, #15
 800a14e:	490a      	ldr	r1, [pc, #40]	; (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 800a150:	5ccb      	ldrb	r3, [r1, r3]
 800a152:	fa22 f303 	lsr.w	r3, r2, r3
 800a156:	4a09      	ldr	r2, [pc, #36]	; (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a15a:	4b09      	ldr	r3, [pc, #36]	; (800a180 <HAL_RCC_ClockConfig+0x1c8>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4618      	mov	r0, r3
 800a160:	f7f8 fef6 	bl	8002f50 <HAL_InitTick>

  return HAL_OK;
 800a164:	2300      	movs	r3, #0
}
 800a166:	4618      	mov	r0, r3
 800a168:	3710      	adds	r7, #16
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}
 800a16e:	bf00      	nop
 800a170:	40023c00 	.word	0x40023c00
 800a174:	40023800 	.word	0x40023800
 800a178:	0801861c 	.word	0x0801861c
 800a17c:	20000004 	.word	0x20000004
 800a180:	20000014 	.word	0x20000014

0800a184 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a184:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a188:	b084      	sub	sp, #16
 800a18a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a18c:	2300      	movs	r3, #0
 800a18e:	607b      	str	r3, [r7, #4]
 800a190:	2300      	movs	r3, #0
 800a192:	60fb      	str	r3, [r7, #12]
 800a194:	2300      	movs	r3, #0
 800a196:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a198:	2300      	movs	r3, #0
 800a19a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a19c:	4b67      	ldr	r3, [pc, #412]	; (800a33c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	f003 030c 	and.w	r3, r3, #12
 800a1a4:	2b08      	cmp	r3, #8
 800a1a6:	d00d      	beq.n	800a1c4 <HAL_RCC_GetSysClockFreq+0x40>
 800a1a8:	2b08      	cmp	r3, #8
 800a1aa:	f200 80bd 	bhi.w	800a328 <HAL_RCC_GetSysClockFreq+0x1a4>
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d002      	beq.n	800a1b8 <HAL_RCC_GetSysClockFreq+0x34>
 800a1b2:	2b04      	cmp	r3, #4
 800a1b4:	d003      	beq.n	800a1be <HAL_RCC_GetSysClockFreq+0x3a>
 800a1b6:	e0b7      	b.n	800a328 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a1b8:	4b61      	ldr	r3, [pc, #388]	; (800a340 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a1ba:	60bb      	str	r3, [r7, #8]
       break;
 800a1bc:	e0b7      	b.n	800a32e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a1be:	4b60      	ldr	r3, [pc, #384]	; (800a340 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a1c0:	60bb      	str	r3, [r7, #8]
      break;
 800a1c2:	e0b4      	b.n	800a32e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a1c4:	4b5d      	ldr	r3, [pc, #372]	; (800a33c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a1cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a1ce:	4b5b      	ldr	r3, [pc, #364]	; (800a33c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d04d      	beq.n	800a276 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a1da:	4b58      	ldr	r3, [pc, #352]	; (800a33c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	099b      	lsrs	r3, r3, #6
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	f04f 0300 	mov.w	r3, #0
 800a1e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a1ea:	f04f 0100 	mov.w	r1, #0
 800a1ee:	ea02 0800 	and.w	r8, r2, r0
 800a1f2:	ea03 0901 	and.w	r9, r3, r1
 800a1f6:	4640      	mov	r0, r8
 800a1f8:	4649      	mov	r1, r9
 800a1fa:	f04f 0200 	mov.w	r2, #0
 800a1fe:	f04f 0300 	mov.w	r3, #0
 800a202:	014b      	lsls	r3, r1, #5
 800a204:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a208:	0142      	lsls	r2, r0, #5
 800a20a:	4610      	mov	r0, r2
 800a20c:	4619      	mov	r1, r3
 800a20e:	ebb0 0008 	subs.w	r0, r0, r8
 800a212:	eb61 0109 	sbc.w	r1, r1, r9
 800a216:	f04f 0200 	mov.w	r2, #0
 800a21a:	f04f 0300 	mov.w	r3, #0
 800a21e:	018b      	lsls	r3, r1, #6
 800a220:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a224:	0182      	lsls	r2, r0, #6
 800a226:	1a12      	subs	r2, r2, r0
 800a228:	eb63 0301 	sbc.w	r3, r3, r1
 800a22c:	f04f 0000 	mov.w	r0, #0
 800a230:	f04f 0100 	mov.w	r1, #0
 800a234:	00d9      	lsls	r1, r3, #3
 800a236:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a23a:	00d0      	lsls	r0, r2, #3
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	eb12 0208 	adds.w	r2, r2, r8
 800a244:	eb43 0309 	adc.w	r3, r3, r9
 800a248:	f04f 0000 	mov.w	r0, #0
 800a24c:	f04f 0100 	mov.w	r1, #0
 800a250:	0299      	lsls	r1, r3, #10
 800a252:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a256:	0290      	lsls	r0, r2, #10
 800a258:	4602      	mov	r2, r0
 800a25a:	460b      	mov	r3, r1
 800a25c:	4610      	mov	r0, r2
 800a25e:	4619      	mov	r1, r3
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	461a      	mov	r2, r3
 800a264:	f04f 0300 	mov.w	r3, #0
 800a268:	f7f6 fd7e 	bl	8000d68 <__aeabi_uldivmod>
 800a26c:	4602      	mov	r2, r0
 800a26e:	460b      	mov	r3, r1
 800a270:	4613      	mov	r3, r2
 800a272:	60fb      	str	r3, [r7, #12]
 800a274:	e04a      	b.n	800a30c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a276:	4b31      	ldr	r3, [pc, #196]	; (800a33c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	099b      	lsrs	r3, r3, #6
 800a27c:	461a      	mov	r2, r3
 800a27e:	f04f 0300 	mov.w	r3, #0
 800a282:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a286:	f04f 0100 	mov.w	r1, #0
 800a28a:	ea02 0400 	and.w	r4, r2, r0
 800a28e:	ea03 0501 	and.w	r5, r3, r1
 800a292:	4620      	mov	r0, r4
 800a294:	4629      	mov	r1, r5
 800a296:	f04f 0200 	mov.w	r2, #0
 800a29a:	f04f 0300 	mov.w	r3, #0
 800a29e:	014b      	lsls	r3, r1, #5
 800a2a0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a2a4:	0142      	lsls	r2, r0, #5
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	1b00      	subs	r0, r0, r4
 800a2ac:	eb61 0105 	sbc.w	r1, r1, r5
 800a2b0:	f04f 0200 	mov.w	r2, #0
 800a2b4:	f04f 0300 	mov.w	r3, #0
 800a2b8:	018b      	lsls	r3, r1, #6
 800a2ba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a2be:	0182      	lsls	r2, r0, #6
 800a2c0:	1a12      	subs	r2, r2, r0
 800a2c2:	eb63 0301 	sbc.w	r3, r3, r1
 800a2c6:	f04f 0000 	mov.w	r0, #0
 800a2ca:	f04f 0100 	mov.w	r1, #0
 800a2ce:	00d9      	lsls	r1, r3, #3
 800a2d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a2d4:	00d0      	lsls	r0, r2, #3
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	460b      	mov	r3, r1
 800a2da:	1912      	adds	r2, r2, r4
 800a2dc:	eb45 0303 	adc.w	r3, r5, r3
 800a2e0:	f04f 0000 	mov.w	r0, #0
 800a2e4:	f04f 0100 	mov.w	r1, #0
 800a2e8:	0299      	lsls	r1, r3, #10
 800a2ea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a2ee:	0290      	lsls	r0, r2, #10
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	4610      	mov	r0, r2
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f04f 0300 	mov.w	r3, #0
 800a300:	f7f6 fd32 	bl	8000d68 <__aeabi_uldivmod>
 800a304:	4602      	mov	r2, r0
 800a306:	460b      	mov	r3, r1
 800a308:	4613      	mov	r3, r2
 800a30a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a30c:	4b0b      	ldr	r3, [pc, #44]	; (800a33c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	0c1b      	lsrs	r3, r3, #16
 800a312:	f003 0303 	and.w	r3, r3, #3
 800a316:	3301      	adds	r3, #1
 800a318:	005b      	lsls	r3, r3, #1
 800a31a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	fbb2 f3f3 	udiv	r3, r2, r3
 800a324:	60bb      	str	r3, [r7, #8]
      break;
 800a326:	e002      	b.n	800a32e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a328:	4b05      	ldr	r3, [pc, #20]	; (800a340 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a32a:	60bb      	str	r3, [r7, #8]
      break;
 800a32c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a32e:	68bb      	ldr	r3, [r7, #8]
}
 800a330:	4618      	mov	r0, r3
 800a332:	3710      	adds	r7, #16
 800a334:	46bd      	mov	sp, r7
 800a336:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a33a:	bf00      	nop
 800a33c:	40023800 	.word	0x40023800
 800a340:	00f42400 	.word	0x00f42400

0800a344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a344:	b480      	push	{r7}
 800a346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a348:	4b03      	ldr	r3, [pc, #12]	; (800a358 <HAL_RCC_GetHCLKFreq+0x14>)
 800a34a:	681b      	ldr	r3, [r3, #0]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	46bd      	mov	sp, r7
 800a350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a354:	4770      	bx	lr
 800a356:	bf00      	nop
 800a358:	20000004 	.word	0x20000004

0800a35c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a360:	f7ff fff0 	bl	800a344 <HAL_RCC_GetHCLKFreq>
 800a364:	4602      	mov	r2, r0
 800a366:	4b05      	ldr	r3, [pc, #20]	; (800a37c <HAL_RCC_GetPCLK1Freq+0x20>)
 800a368:	689b      	ldr	r3, [r3, #8]
 800a36a:	0a9b      	lsrs	r3, r3, #10
 800a36c:	f003 0307 	and.w	r3, r3, #7
 800a370:	4903      	ldr	r1, [pc, #12]	; (800a380 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a372:	5ccb      	ldrb	r3, [r1, r3]
 800a374:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a378:	4618      	mov	r0, r3
 800a37a:	bd80      	pop	{r7, pc}
 800a37c:	40023800 	.word	0x40023800
 800a380:	0801862c 	.word	0x0801862c

0800a384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a388:	f7ff ffdc 	bl	800a344 <HAL_RCC_GetHCLKFreq>
 800a38c:	4602      	mov	r2, r0
 800a38e:	4b05      	ldr	r3, [pc, #20]	; (800a3a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	0b5b      	lsrs	r3, r3, #13
 800a394:	f003 0307 	and.w	r3, r3, #7
 800a398:	4903      	ldr	r1, [pc, #12]	; (800a3a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a39a:	5ccb      	ldrb	r3, [r1, r3]
 800a39c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	bd80      	pop	{r7, pc}
 800a3a4:	40023800 	.word	0x40023800
 800a3a8:	0801862c 	.word	0x0801862c

0800a3ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	220f      	movs	r2, #15
 800a3ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a3bc:	4b12      	ldr	r3, [pc, #72]	; (800a408 <HAL_RCC_GetClockConfig+0x5c>)
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	f003 0203 	and.w	r2, r3, #3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a3c8:	4b0f      	ldr	r3, [pc, #60]	; (800a408 <HAL_RCC_GetClockConfig+0x5c>)
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a3d4:	4b0c      	ldr	r3, [pc, #48]	; (800a408 <HAL_RCC_GetClockConfig+0x5c>)
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a3e0:	4b09      	ldr	r3, [pc, #36]	; (800a408 <HAL_RCC_GetClockConfig+0x5c>)
 800a3e2:	689b      	ldr	r3, [r3, #8]
 800a3e4:	08db      	lsrs	r3, r3, #3
 800a3e6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a3ee:	4b07      	ldr	r3, [pc, #28]	; (800a40c <HAL_RCC_GetClockConfig+0x60>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f003 020f 	and.w	r2, r3, #15
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	601a      	str	r2, [r3, #0]
}
 800a3fa:	bf00      	nop
 800a3fc:	370c      	adds	r7, #12
 800a3fe:	46bd      	mov	sp, r7
 800a400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a404:	4770      	bx	lr
 800a406:	bf00      	nop
 800a408:	40023800 	.word	0x40023800
 800a40c:	40023c00 	.word	0x40023c00

0800a410 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b086      	sub	sp, #24
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a418:	2300      	movs	r3, #0
 800a41a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a41c:	2300      	movs	r3, #0
 800a41e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f003 0301 	and.w	r3, r3, #1
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d10b      	bne.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a434:	2b00      	cmp	r3, #0
 800a436:	d105      	bne.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a440:	2b00      	cmp	r3, #0
 800a442:	d075      	beq.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a444:	4bad      	ldr	r3, [pc, #692]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a446:	2200      	movs	r2, #0
 800a448:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a44a:	f7fd fc91 	bl	8007d70 <HAL_GetTick>
 800a44e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a450:	e008      	b.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a452:	f7fd fc8d 	bl	8007d70 <HAL_GetTick>
 800a456:	4602      	mov	r2, r0
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	1ad3      	subs	r3, r2, r3
 800a45c:	2b02      	cmp	r3, #2
 800a45e:	d901      	bls.n	800a464 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a460:	2303      	movs	r3, #3
 800a462:	e18b      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a464:	4ba6      	ldr	r3, [pc, #664]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d1f0      	bne.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f003 0301 	and.w	r3, r3, #1
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d009      	beq.n	800a490 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	685b      	ldr	r3, [r3, #4]
 800a480:	019a      	lsls	r2, r3, #6
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	071b      	lsls	r3, r3, #28
 800a488:	499d      	ldr	r1, [pc, #628]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a48a:	4313      	orrs	r3, r2
 800a48c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f003 0302 	and.w	r3, r3, #2
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d01f      	beq.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a49c:	4b98      	ldr	r3, [pc, #608]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a49e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4a2:	0f1b      	lsrs	r3, r3, #28
 800a4a4:	f003 0307 	and.w	r3, r3, #7
 800a4a8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	019a      	lsls	r2, r3, #6
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	68db      	ldr	r3, [r3, #12]
 800a4b4:	061b      	lsls	r3, r3, #24
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	071b      	lsls	r3, r3, #28
 800a4bc:	4990      	ldr	r1, [pc, #576]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a4c4:	4b8e      	ldr	r3, [pc, #568]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a4ca:	f023 021f 	bic.w	r2, r3, #31
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	69db      	ldr	r3, [r3, #28]
 800a4d2:	3b01      	subs	r3, #1
 800a4d4:	498a      	ldr	r1, [pc, #552]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d00d      	beq.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	019a      	lsls	r2, r3, #6
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	68db      	ldr	r3, [r3, #12]
 800a4f2:	061b      	lsls	r3, r3, #24
 800a4f4:	431a      	orrs	r2, r3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	071b      	lsls	r3, r3, #28
 800a4fc:	4980      	ldr	r1, [pc, #512]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4fe:	4313      	orrs	r3, r2
 800a500:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a504:	4b7d      	ldr	r3, [pc, #500]	; (800a6fc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a506:	2201      	movs	r2, #1
 800a508:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a50a:	f7fd fc31 	bl	8007d70 <HAL_GetTick>
 800a50e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a510:	e008      	b.n	800a524 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a512:	f7fd fc2d 	bl	8007d70 <HAL_GetTick>
 800a516:	4602      	mov	r2, r0
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	1ad3      	subs	r3, r2, r3
 800a51c:	2b02      	cmp	r3, #2
 800a51e:	d901      	bls.n	800a524 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a520:	2303      	movs	r3, #3
 800a522:	e12b      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a524:	4b76      	ldr	r3, [pc, #472]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d0f0      	beq.n	800a512 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0304 	and.w	r3, r3, #4
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d105      	bne.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a544:	2b00      	cmp	r3, #0
 800a546:	d079      	beq.n	800a63c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a548:	4b6e      	ldr	r3, [pc, #440]	; (800a704 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a54a:	2200      	movs	r2, #0
 800a54c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a54e:	f7fd fc0f 	bl	8007d70 <HAL_GetTick>
 800a552:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a554:	e008      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a556:	f7fd fc0b 	bl	8007d70 <HAL_GetTick>
 800a55a:	4602      	mov	r2, r0
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	1ad3      	subs	r3, r2, r3
 800a560:	2b02      	cmp	r3, #2
 800a562:	d901      	bls.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a564:	2303      	movs	r3, #3
 800a566:	e109      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a568:	4b65      	ldr	r3, [pc, #404]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a570:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a574:	d0ef      	beq.n	800a556 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f003 0304 	and.w	r3, r3, #4
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d020      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a582:	4b5f      	ldr	r3, [pc, #380]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a588:	0f1b      	lsrs	r3, r3, #28
 800a58a:	f003 0307 	and.w	r3, r3, #7
 800a58e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	691b      	ldr	r3, [r3, #16]
 800a594:	019a      	lsls	r2, r3, #6
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	695b      	ldr	r3, [r3, #20]
 800a59a:	061b      	lsls	r3, r3, #24
 800a59c:	431a      	orrs	r2, r3
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	071b      	lsls	r3, r3, #28
 800a5a2:	4957      	ldr	r1, [pc, #348]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a5aa:	4b55      	ldr	r3, [pc, #340]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5b0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a1b      	ldr	r3, [r3, #32]
 800a5b8:	3b01      	subs	r3, #1
 800a5ba:	021b      	lsls	r3, r3, #8
 800a5bc:	4950      	ldr	r1, [pc, #320]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 0308 	and.w	r3, r3, #8
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d01e      	beq.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a5d0:	4b4b      	ldr	r3, [pc, #300]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5d6:	0e1b      	lsrs	r3, r3, #24
 800a5d8:	f003 030f 	and.w	r3, r3, #15
 800a5dc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	691b      	ldr	r3, [r3, #16]
 800a5e2:	019a      	lsls	r2, r3, #6
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	061b      	lsls	r3, r3, #24
 800a5e8:	431a      	orrs	r2, r3
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	699b      	ldr	r3, [r3, #24]
 800a5ee:	071b      	lsls	r3, r3, #28
 800a5f0:	4943      	ldr	r1, [pc, #268]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a5f8:	4b41      	ldr	r3, [pc, #260]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a606:	493e      	ldr	r1, [pc, #248]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a608:	4313      	orrs	r3, r2
 800a60a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a60e:	4b3d      	ldr	r3, [pc, #244]	; (800a704 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a610:	2201      	movs	r2, #1
 800a612:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a614:	f7fd fbac 	bl	8007d70 <HAL_GetTick>
 800a618:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a61a:	e008      	b.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a61c:	f7fd fba8 	bl	8007d70 <HAL_GetTick>
 800a620:	4602      	mov	r2, r0
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	1ad3      	subs	r3, r2, r3
 800a626:	2b02      	cmp	r3, #2
 800a628:	d901      	bls.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a62a:	2303      	movs	r3, #3
 800a62c:	e0a6      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a62e:	4b34      	ldr	r3, [pc, #208]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a636:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a63a:	d1ef      	bne.n	800a61c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f003 0320 	and.w	r3, r3, #32
 800a644:	2b00      	cmp	r3, #0
 800a646:	f000 808d 	beq.w	800a764 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a64a:	2300      	movs	r3, #0
 800a64c:	60fb      	str	r3, [r7, #12]
 800a64e:	4b2c      	ldr	r3, [pc, #176]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a652:	4a2b      	ldr	r2, [pc, #172]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a658:	6413      	str	r3, [r2, #64]	; 0x40
 800a65a:	4b29      	ldr	r3, [pc, #164]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a65c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a65e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a662:	60fb      	str	r3, [r7, #12]
 800a664:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a666:	4b28      	ldr	r3, [pc, #160]	; (800a708 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a27      	ldr	r2, [pc, #156]	; (800a708 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a66c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a670:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a672:	f7fd fb7d 	bl	8007d70 <HAL_GetTick>
 800a676:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a678:	e008      	b.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a67a:	f7fd fb79 	bl	8007d70 <HAL_GetTick>
 800a67e:	4602      	mov	r2, r0
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	1ad3      	subs	r3, r2, r3
 800a684:	2b02      	cmp	r3, #2
 800a686:	d901      	bls.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800a688:	2303      	movs	r3, #3
 800a68a:	e077      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a68c:	4b1e      	ldr	r3, [pc, #120]	; (800a708 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a694:	2b00      	cmp	r3, #0
 800a696:	d0f0      	beq.n	800a67a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a698:	4b19      	ldr	r3, [pc, #100]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a69a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a69c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6a0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d039      	beq.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d032      	beq.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a6b6:	4b12      	ldr	r3, [pc, #72]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6be:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a6c0:	4b12      	ldr	r3, [pc, #72]	; (800a70c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a6c6:	4b11      	ldr	r3, [pc, #68]	; (800a70c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a6cc:	4a0c      	ldr	r2, [pc, #48]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a6d2:	4b0b      	ldr	r3, [pc, #44]	; (800a700 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a6d6:	f003 0301 	and.w	r3, r3, #1
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d11e      	bne.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a6de:	f7fd fb47 	bl	8007d70 <HAL_GetTick>
 800a6e2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a6e4:	e014      	b.n	800a710 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a6e6:	f7fd fb43 	bl	8007d70 <HAL_GetTick>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	1ad3      	subs	r3, r2, r3
 800a6f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d90b      	bls.n	800a710 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800a6f8:	2303      	movs	r3, #3
 800a6fa:	e03f      	b.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800a6fc:	42470068 	.word	0x42470068
 800a700:	40023800 	.word	0x40023800
 800a704:	42470070 	.word	0x42470070
 800a708:	40007000 	.word	0x40007000
 800a70c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a710:	4b1c      	ldr	r3, [pc, #112]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a714:	f003 0302 	and.w	r3, r3, #2
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d0e4      	beq.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a720:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a728:	d10d      	bne.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800a72a:	4b16      	ldr	r3, [pc, #88]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a72c:	689b      	ldr	r3, [r3, #8]
 800a72e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a736:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a73a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a73e:	4911      	ldr	r1, [pc, #68]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a740:	4313      	orrs	r3, r2
 800a742:	608b      	str	r3, [r1, #8]
 800a744:	e005      	b.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800a746:	4b0f      	ldr	r3, [pc, #60]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a748:	689b      	ldr	r3, [r3, #8]
 800a74a:	4a0e      	ldr	r2, [pc, #56]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a74c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a750:	6093      	str	r3, [r2, #8]
 800a752:	4b0c      	ldr	r3, [pc, #48]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a754:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a75a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a75e:	4909      	ldr	r1, [pc, #36]	; (800a784 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a760:	4313      	orrs	r3, r2
 800a762:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f003 0310 	and.w	r3, r3, #16
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d004      	beq.n	800a77a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800a776:	4b04      	ldr	r3, [pc, #16]	; (800a788 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800a778:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a77a:	2300      	movs	r3, #0
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3718      	adds	r7, #24
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	40023800 	.word	0x40023800
 800a788:	424711e0 	.word	0x424711e0

0800a78c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d101      	bne.n	800a79e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	e083      	b.n	800a8a6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	7f5b      	ldrb	r3, [r3, #29]
 800a7a2:	b2db      	uxtb	r3, r3
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d105      	bne.n	800a7b4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f7f8 f9da 	bl	8002b68 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2202      	movs	r2, #2
 800a7b8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	22ca      	movs	r2, #202	; 0xca
 800a7c0:	625a      	str	r2, [r3, #36]	; 0x24
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2253      	movs	r2, #83	; 0x53
 800a7c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 fc26 	bl	800b01c <RTC_EnterInitMode>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d008      	beq.n	800a7e8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	22ff      	movs	r2, #255	; 0xff
 800a7dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2204      	movs	r2, #4
 800a7e2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	e05e      	b.n	800a8a6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	689b      	ldr	r3, [r3, #8]
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	6812      	ldr	r2, [r2, #0]
 800a7f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a7f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7fa:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	6899      	ldr	r1, [r3, #8]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	685a      	ldr	r2, [r3, #4]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	691b      	ldr	r3, [r3, #16]
 800a80a:	431a      	orrs	r2, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	431a      	orrs	r2, r3
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	430a      	orrs	r2, r1
 800a818:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	68d2      	ldr	r2, [r2, #12]
 800a822:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6919      	ldr	r1, [r3, #16]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	041a      	lsls	r2, r3, #16
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	430a      	orrs	r2, r1
 800a836:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68da      	ldr	r2, [r3, #12]
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a846:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	f003 0320 	and.w	r3, r3, #32
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10e      	bne.n	800a874 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f000 fbb8 	bl	800afcc <HAL_RTC_WaitForSynchro>
 800a85c:	4603      	mov	r3, r0
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d008      	beq.n	800a874 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	22ff      	movs	r2, #255	; 0xff
 800a868:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2204      	movs	r2, #4
 800a86e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a870:	2301      	movs	r3, #1
 800a872:	e018      	b.n	800a8a6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a882:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	699a      	ldr	r2, [r3, #24]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	430a      	orrs	r2, r1
 800a894:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	22ff      	movs	r2, #255	; 0xff
 800a89c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a8a4:	2300      	movs	r3, #0
  }
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3708      	adds	r7, #8
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a8ae:	b590      	push	{r4, r7, lr}
 800a8b0:	b087      	sub	sp, #28
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	60f8      	str	r0, [r7, #12]
 800a8b6:	60b9      	str	r1, [r7, #8]
 800a8b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	7f1b      	ldrb	r3, [r3, #28]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d101      	bne.n	800a8ca <HAL_RTC_SetTime+0x1c>
 800a8c6:	2302      	movs	r3, #2
 800a8c8:	e0aa      	b.n	800aa20 <HAL_RTC_SetTime+0x172>
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2202      	movs	r2, #2
 800a8d4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d126      	bne.n	800a92a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d102      	bne.n	800a8f0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f000 fbbd 	bl	800b074 <RTC_ByteToBcd2>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	785b      	ldrb	r3, [r3, #1]
 800a902:	4618      	mov	r0, r3
 800a904:	f000 fbb6 	bl	800b074 <RTC_ByteToBcd2>
 800a908:	4603      	mov	r3, r0
 800a90a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a90c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	789b      	ldrb	r3, [r3, #2]
 800a912:	4618      	mov	r0, r3
 800a914:	f000 fbae 	bl	800b074 <RTC_ByteToBcd2>
 800a918:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a91a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	78db      	ldrb	r3, [r3, #3]
 800a922:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a924:	4313      	orrs	r3, r2
 800a926:	617b      	str	r3, [r7, #20]
 800a928:	e018      	b.n	800a95c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	689b      	ldr	r3, [r3, #8]
 800a930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a934:	2b00      	cmp	r3, #0
 800a936:	d102      	bne.n	800a93e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	2200      	movs	r2, #0
 800a93c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	785b      	ldrb	r3, [r3, #1]
 800a948:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a94a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a94c:	68ba      	ldr	r2, [r7, #8]
 800a94e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a950:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	78db      	ldrb	r3, [r3, #3]
 800a956:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a958:	4313      	orrs	r3, r2
 800a95a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	22ca      	movs	r2, #202	; 0xca
 800a962:	625a      	str	r2, [r3, #36]	; 0x24
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2253      	movs	r2, #83	; 0x53
 800a96a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f000 fb55 	bl	800b01c <RTC_EnterInitMode>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00b      	beq.n	800a990 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	22ff      	movs	r2, #255	; 0xff
 800a97e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2204      	movs	r2, #4
 800a984:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2200      	movs	r2, #0
 800a98a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	e047      	b.n	800aa20 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681a      	ldr	r2, [r3, #0]
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a99a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a99e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	689a      	ldr	r2, [r3, #8]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a9ae:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6899      	ldr	r1, [r3, #8]
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	68da      	ldr	r2, [r3, #12]
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	691b      	ldr	r3, [r3, #16]
 800a9be:	431a      	orrs	r2, r3
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	430a      	orrs	r2, r1
 800a9c6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	68da      	ldr	r2, [r3, #12]
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9d6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	f003 0320 	and.w	r3, r3, #32
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d111      	bne.n	800aa0a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	f000 faf0 	bl	800afcc <HAL_RTC_WaitForSynchro>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d00b      	beq.n	800aa0a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	22ff      	movs	r2, #255	; 0xff
 800a9f8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2204      	movs	r2, #4
 800a9fe:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2200      	movs	r2, #0
 800aa04:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800aa06:	2301      	movs	r3, #1
 800aa08:	e00a      	b.n	800aa20 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	22ff      	movs	r2, #255	; 0xff
 800aa10:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2201      	movs	r2, #1
 800aa16:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800aa1e:	2300      	movs	r3, #0
  }
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	371c      	adds	r7, #28
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd90      	pop	{r4, r7, pc}

0800aa28 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b086      	sub	sp, #24
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	60f8      	str	r0, [r7, #12]
 800aa30:	60b9      	str	r1, [r7, #8]
 800aa32:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800aa34:	2300      	movs	r3, #0
 800aa36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	691b      	ldr	r3, [r3, #16]
 800aa48:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800aa5a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800aa5e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	0c1b      	lsrs	r3, r3, #16
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa6a:	b2da      	uxtb	r2, r3
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	0a1b      	lsrs	r3, r3, #8
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa7a:	b2da      	uxtb	r2, r3
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa88:	b2da      	uxtb	r2, r3
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	0c1b      	lsrs	r3, r3, #16
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa98:	b2da      	uxtb	r2, r3
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d11a      	bne.n	800aada <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f000 fb01 	bl	800b0b0 <RTC_Bcd2ToByte>
 800aaae:	4603      	mov	r3, r0
 800aab0:	461a      	mov	r2, r3
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	785b      	ldrb	r3, [r3, #1]
 800aaba:	4618      	mov	r0, r3
 800aabc:	f000 faf8 	bl	800b0b0 <RTC_Bcd2ToByte>
 800aac0:	4603      	mov	r3, r0
 800aac2:	461a      	mov	r2, r3
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	789b      	ldrb	r3, [r3, #2]
 800aacc:	4618      	mov	r0, r3
 800aace:	f000 faef 	bl	800b0b0 <RTC_Bcd2ToByte>
 800aad2:	4603      	mov	r3, r0
 800aad4:	461a      	mov	r2, r3
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3718      	adds	r7, #24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800aae4:	b590      	push	{r4, r7, lr}
 800aae6:	b087      	sub	sp, #28
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	7f1b      	ldrb	r3, [r3, #28]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d101      	bne.n	800ab00 <HAL_RTC_SetDate+0x1c>
 800aafc:	2302      	movs	r3, #2
 800aafe:	e094      	b.n	800ac2a <HAL_RTC_SetDate+0x146>
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	2201      	movs	r2, #1
 800ab04:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2202      	movs	r2, #2
 800ab0a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d10e      	bne.n	800ab30 <HAL_RTC_SetDate+0x4c>
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	785b      	ldrb	r3, [r3, #1]
 800ab16:	f003 0310 	and.w	r3, r3, #16
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d008      	beq.n	800ab30 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	785b      	ldrb	r3, [r3, #1]
 800ab22:	f023 0310 	bic.w	r3, r3, #16
 800ab26:	b2db      	uxtb	r3, r3
 800ab28:	330a      	adds	r3, #10
 800ab2a:	b2da      	uxtb	r2, r3
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d11c      	bne.n	800ab70 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	78db      	ldrb	r3, [r3, #3]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f000 fa9a 	bl	800b074 <RTC_ByteToBcd2>
 800ab40:	4603      	mov	r3, r0
 800ab42:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	785b      	ldrb	r3, [r3, #1]
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f000 fa93 	bl	800b074 <RTC_ByteToBcd2>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ab52:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	789b      	ldrb	r3, [r3, #2]
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f000 fa8b 	bl	800b074 <RTC_ByteToBcd2>
 800ab5e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ab60:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	617b      	str	r3, [r7, #20]
 800ab6e:	e00e      	b.n	800ab8e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	78db      	ldrb	r3, [r3, #3]
 800ab74:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	785b      	ldrb	r3, [r3, #1]
 800ab7a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ab7c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800ab7e:	68ba      	ldr	r2, [r7, #8]
 800ab80:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800ab82:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	22ca      	movs	r2, #202	; 0xca
 800ab94:	625a      	str	r2, [r3, #36]	; 0x24
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	2253      	movs	r2, #83	; 0x53
 800ab9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800ab9e:	68f8      	ldr	r0, [r7, #12]
 800aba0:	f000 fa3c 	bl	800b01c <RTC_EnterInitMode>
 800aba4:	4603      	mov	r3, r0
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00b      	beq.n	800abc2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	22ff      	movs	r2, #255	; 0xff
 800abb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2204      	movs	r2, #4
 800abb6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2200      	movs	r2, #0
 800abbc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800abbe:	2301      	movs	r3, #1
 800abc0:	e033      	b.n	800ac2a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681a      	ldr	r2, [r3, #0]
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800abcc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800abd0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	68da      	ldr	r2, [r3, #12]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abe0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	f003 0320 	and.w	r3, r3, #32
 800abec:	2b00      	cmp	r3, #0
 800abee:	d111      	bne.n	800ac14 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f000 f9eb 	bl	800afcc <HAL_RTC_WaitForSynchro>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00b      	beq.n	800ac14 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	22ff      	movs	r2, #255	; 0xff
 800ac02:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2204      	movs	r2, #4
 800ac08:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800ac10:	2301      	movs	r3, #1
 800ac12:	e00a      	b.n	800ac2a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	22ff      	movs	r2, #255	; 0xff
 800ac1a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2200      	movs	r2, #0
 800ac26:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800ac28:	2300      	movs	r3, #0
  }
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	371c      	adds	r7, #28
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd90      	pop	{r4, r7, pc}

0800ac32 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b086      	sub	sp, #24
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	60f8      	str	r0, [r7, #12]
 800ac3a:	60b9      	str	r1, [r7, #8]
 800ac3c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	685b      	ldr	r3, [r3, #4]
 800ac48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ac4c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ac50:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	0c1b      	lsrs	r3, r3, #16
 800ac56:	b2da      	uxtb	r2, r3
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	0a1b      	lsrs	r3, r3, #8
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	f003 031f 	and.w	r3, r3, #31
 800ac66:	b2da      	uxtb	r2, r3
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	b2db      	uxtb	r3, r3
 800ac70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ac74:	b2da      	uxtb	r2, r3
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	0b5b      	lsrs	r3, r3, #13
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	f003 0307 	and.w	r3, r3, #7
 800ac84:	b2da      	uxtb	r2, r3
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d11a      	bne.n	800acc6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	78db      	ldrb	r3, [r3, #3]
 800ac94:	4618      	mov	r0, r3
 800ac96:	f000 fa0b 	bl	800b0b0 <RTC_Bcd2ToByte>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	785b      	ldrb	r3, [r3, #1]
 800aca6:	4618      	mov	r0, r3
 800aca8:	f000 fa02 	bl	800b0b0 <RTC_Bcd2ToByte>
 800acac:	4603      	mov	r3, r0
 800acae:	461a      	mov	r2, r3
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	789b      	ldrb	r3, [r3, #2]
 800acb8:	4618      	mov	r0, r3
 800acba:	f000 f9f9 	bl	800b0b0 <RTC_Bcd2ToByte>
 800acbe:	4603      	mov	r3, r0
 800acc0:	461a      	mov	r2, r3
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800acc6:	2300      	movs	r3, #0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3718      	adds	r7, #24
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}

0800acd0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800acd0:	b590      	push	{r4, r7, lr}
 800acd2:	b089      	sub	sp, #36	; 0x24
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	60b9      	str	r1, [r7, #8]
 800acda:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800acdc:	2300      	movs	r3, #0
 800acde:	61fb      	str	r3, [r7, #28]
 800ace0:	2300      	movs	r3, #0
 800ace2:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800ace4:	4b93      	ldr	r3, [pc, #588]	; (800af34 <HAL_RTC_SetAlarm_IT+0x264>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	4a93      	ldr	r2, [pc, #588]	; (800af38 <HAL_RTC_SetAlarm_IT+0x268>)
 800acea:	fba2 2303 	umull	r2, r3, r2, r3
 800acee:	0adb      	lsrs	r3, r3, #11
 800acf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800acf4:	fb02 f303 	mul.w	r3, r2, r3
 800acf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	7f1b      	ldrb	r3, [r3, #28]
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d101      	bne.n	800ad06 <HAL_RTC_SetAlarm_IT+0x36>
 800ad02:	2302      	movs	r3, #2
 800ad04:	e111      	b.n	800af2a <HAL_RTC_SetAlarm_IT+0x25a>
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2202      	movs	r2, #2
 800ad10:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d137      	bne.n	800ad88 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	689b      	ldr	r3, [r3, #8]
 800ad1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d102      	bne.n	800ad2c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	4618      	mov	r0, r3
 800ad32:	f000 f99f 	bl	800b074 <RTC_ByteToBcd2>
 800ad36:	4603      	mov	r3, r0
 800ad38:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	785b      	ldrb	r3, [r3, #1]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f000 f998 	bl	800b074 <RTC_ByteToBcd2>
 800ad44:	4603      	mov	r3, r0
 800ad46:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ad48:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	789b      	ldrb	r3, [r3, #2]
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f000 f990 	bl	800b074 <RTC_ByteToBcd2>
 800ad54:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ad56:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	78db      	ldrb	r3, [r3, #3]
 800ad5e:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ad60:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f000 f982 	bl	800b074 <RTC_ByteToBcd2>
 800ad70:	4603      	mov	r3, r0
 800ad72:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ad74:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ad7c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ad82:	4313      	orrs	r3, r2
 800ad84:	61fb      	str	r3, [r7, #28]
 800ad86:	e023      	b.n	800add0 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	689b      	ldr	r3, [r3, #8]
 800ad8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d102      	bne.n	800ad9c <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	785b      	ldrb	r3, [r3, #1]
 800ada6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ada8:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800adaa:	68ba      	ldr	r2, [r7, #8]
 800adac:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800adae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	78db      	ldrb	r3, [r3, #3]
 800adb4:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800adb6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	f893 3020 	ldrb.w	r3, [r3, #32]
 800adbe:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800adc0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800adc6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800adcc:	4313      	orrs	r3, r2
 800adce:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	685a      	ldr	r2, [r3, #4]
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	699b      	ldr	r3, [r3, #24]
 800add8:	4313      	orrs	r3, r2
 800adda:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	22ca      	movs	r2, #202	; 0xca
 800ade2:	625a      	str	r2, [r3, #36]	; 0x24
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	2253      	movs	r2, #83	; 0x53
 800adea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800adec:	68bb      	ldr	r3, [r7, #8]
 800adee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800adf4:	d141      	bne.n	800ae7a <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	689a      	ldr	r2, [r3, #8]
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ae04:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	b2da      	uxtb	r2, r3
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800ae16:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	1e5a      	subs	r2, r3, #1
 800ae1c:	617a      	str	r2, [r7, #20]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d10b      	bne.n	800ae3a <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	22ff      	movs	r2, #255	; 0xff
 800ae28:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2203      	movs	r2, #3
 800ae2e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2200      	movs	r2, #0
 800ae34:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ae36:	2303      	movs	r3, #3
 800ae38:	e077      	b.n	800af2a <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	68db      	ldr	r3, [r3, #12]
 800ae40:	f003 0301 	and.w	r3, r3, #1
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d0e7      	beq.n	800ae18 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	69fa      	ldr	r2, [r7, #28]
 800ae4e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	69ba      	ldr	r2, [r7, #24]
 800ae56:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	689a      	ldr	r2, [r3, #8]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ae66:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	689a      	ldr	r2, [r3, #8]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ae76:	609a      	str	r2, [r3, #8]
 800ae78:	e040      	b.n	800aefc <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	689a      	ldr	r2, [r3, #8]
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ae88:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	b2da      	uxtb	r2, r3
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f462 7220 	orn	r2, r2, #640	; 0x280
 800ae9a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	1e5a      	subs	r2, r3, #1
 800aea0:	617a      	str	r2, [r7, #20]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d10b      	bne.n	800aebe <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	22ff      	movs	r2, #255	; 0xff
 800aeac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2203      	movs	r2, #3
 800aeb2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800aeba:	2303      	movs	r3, #3
 800aebc:	e035      	b.n	800af2a <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	f003 0302 	and.w	r3, r3, #2
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d0e7      	beq.n	800ae9c <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	69fa      	ldr	r2, [r7, #28]
 800aed2:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	69ba      	ldr	r2, [r7, #24]
 800aeda:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	689a      	ldr	r2, [r3, #8]
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aeea:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	689a      	ldr	r2, [r3, #8]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aefa:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800aefc:	4b0f      	ldr	r3, [pc, #60]	; (800af3c <HAL_RTC_SetAlarm_IT+0x26c>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4a0e      	ldr	r2, [pc, #56]	; (800af3c <HAL_RTC_SetAlarm_IT+0x26c>)
 800af02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af06:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800af08:	4b0c      	ldr	r3, [pc, #48]	; (800af3c <HAL_RTC_SetAlarm_IT+0x26c>)
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	4a0b      	ldr	r2, [pc, #44]	; (800af3c <HAL_RTC_SetAlarm_IT+0x26c>)
 800af0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af12:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	22ff      	movs	r2, #255	; 0xff
 800af1a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2201      	movs	r2, #1
 800af20:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2200      	movs	r2, #0
 800af26:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800af28:	2300      	movs	r3, #0
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3724      	adds	r7, #36	; 0x24
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd90      	pop	{r4, r7, pc}
 800af32:	bf00      	nop
 800af34:	20000004 	.word	0x20000004
 800af38:	10624dd3 	.word	0x10624dd3
 800af3c:	40013c00 	.word	0x40013c00

0800af40 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b082      	sub	sp, #8
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	689b      	ldr	r3, [r3, #8]
 800af4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af52:	2b00      	cmp	r3, #0
 800af54:	d012      	beq.n	800af7c <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af60:	2b00      	cmp	r3, #0
 800af62:	d00b      	beq.n	800af7c <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f7fc fc83 	bl	8007870 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	b2da      	uxtb	r2, r3
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800af7a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800af86:	2b00      	cmp	r3, #0
 800af88:	d012      	beq.n	800afb0 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800af94:	2b00      	cmp	r3, #0
 800af96:	d00b      	beq.n	800afb0 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 f9bf 	bl	800b31c <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	b2da      	uxtb	r2, r3
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f462 7220 	orn	r2, r2, #640	; 0x280
 800afae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800afb0:	4b05      	ldr	r3, [pc, #20]	; (800afc8 <HAL_RTC_AlarmIRQHandler+0x88>)
 800afb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800afb6:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2201      	movs	r2, #1
 800afbc:	775a      	strb	r2, [r3, #29]
}
 800afbe:	bf00      	nop
 800afc0:	3708      	adds	r7, #8
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}
 800afc6:	bf00      	nop
 800afc8:	40013c00 	.word	0x40013c00

0800afcc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800afcc:	b580      	push	{r7, lr}
 800afce:	b084      	sub	sp, #16
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800afd4:	2300      	movs	r3, #0
 800afd6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	68da      	ldr	r2, [r3, #12]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800afe6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800afe8:	f7fc fec2 	bl	8007d70 <HAL_GetTick>
 800afec:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800afee:	e009      	b.n	800b004 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aff0:	f7fc febe 	bl	8007d70 <HAL_GetTick>
 800aff4:	4602      	mov	r2, r0
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	1ad3      	subs	r3, r2, r3
 800affa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800affe:	d901      	bls.n	800b004 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800b000:	2303      	movs	r3, #3
 800b002:	e007      	b.n	800b014 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	68db      	ldr	r3, [r3, #12]
 800b00a:	f003 0320 	and.w	r3, r3, #32
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d0ee      	beq.n	800aff0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800b012:	2300      	movs	r3, #0
}
 800b014:	4618      	mov	r0, r3
 800b016:	3710      	adds	r7, #16
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}

0800b01c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b084      	sub	sp, #16
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b024:	2300      	movs	r3, #0
 800b026:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b032:	2b00      	cmp	r3, #0
 800b034:	d119      	bne.n	800b06a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f04f 32ff 	mov.w	r2, #4294967295
 800b03e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b040:	f7fc fe96 	bl	8007d70 <HAL_GetTick>
 800b044:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b046:	e009      	b.n	800b05c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b048:	f7fc fe92 	bl	8007d70 <HAL_GetTick>
 800b04c:	4602      	mov	r2, r0
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	1ad3      	subs	r3, r2, r3
 800b052:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b056:	d901      	bls.n	800b05c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800b058:	2303      	movs	r3, #3
 800b05a:	e007      	b.n	800b06c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	68db      	ldr	r3, [r3, #12]
 800b062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b066:	2b00      	cmp	r3, #0
 800b068:	d0ee      	beq.n	800b048 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3710      	adds	r7, #16
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
 800b07a:	4603      	mov	r3, r0
 800b07c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b07e:	2300      	movs	r3, #0
 800b080:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800b082:	e005      	b.n	800b090 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	3301      	adds	r3, #1
 800b088:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800b08a:	79fb      	ldrb	r3, [r7, #7]
 800b08c:	3b0a      	subs	r3, #10
 800b08e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800b090:	79fb      	ldrb	r3, [r7, #7]
 800b092:	2b09      	cmp	r3, #9
 800b094:	d8f6      	bhi.n	800b084 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	b2db      	uxtb	r3, r3
 800b09a:	011b      	lsls	r3, r3, #4
 800b09c:	b2da      	uxtb	r2, r3
 800b09e:	79fb      	ldrb	r3, [r7, #7]
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	b2db      	uxtb	r3, r3
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3714      	adds	r7, #20
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b085      	sub	sp, #20
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800b0be:	79fb      	ldrb	r3, [r7, #7]
 800b0c0:	091b      	lsrs	r3, r3, #4
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	461a      	mov	r2, r3
 800b0c6:	4613      	mov	r3, r2
 800b0c8:	009b      	lsls	r3, r3, #2
 800b0ca:	4413      	add	r3, r2
 800b0cc:	005b      	lsls	r3, r3, #1
 800b0ce:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800b0d0:	79fb      	ldrb	r3, [r7, #7]
 800b0d2:	f003 030f 	and.w	r3, r3, #15
 800b0d6:	b2da      	uxtb	r2, r3
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	4413      	add	r3, r2
 800b0de:	b2db      	uxtb	r3, r3
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3714      	adds	r7, #20
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b087      	sub	sp, #28
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	60f8      	str	r0, [r7, #12]
 800b0f4:	60b9      	str	r1, [r7, #8]
 800b0f6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	7f1b      	ldrb	r3, [r3, #28]
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	d101      	bne.n	800b104 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800b100:	2302      	movs	r3, #2
 800b102:	e0a6      	b.n	800b252 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2201      	movs	r2, #1
 800b108:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	2202      	movs	r2, #2
 800b10e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	22ca      	movs	r2, #202	; 0xca
 800b116:	625a      	str	r2, [r3, #36]	; 0x24
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	2253      	movs	r2, #83	; 0x53
 800b11e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	689b      	ldr	r3, [r3, #8]
 800b126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d022      	beq.n	800b174 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800b12e:	4b4c      	ldr	r3, [pc, #304]	; (800b260 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4a4c      	ldr	r2, [pc, #304]	; (800b264 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800b134:	fba2 2303 	umull	r2, r3, r2, r3
 800b138:	0adb      	lsrs	r3, r3, #11
 800b13a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b13e:	fb02 f303 	mul.w	r3, r2, r3
 800b142:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800b144:	697b      	ldr	r3, [r7, #20]
 800b146:	1e5a      	subs	r2, r3, #1
 800b148:	617a      	str	r2, [r7, #20]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d10b      	bne.n	800b166 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	22ff      	movs	r2, #255	; 0xff
 800b154:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	2203      	movs	r2, #3
 800b15a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2200      	movs	r2, #0
 800b160:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800b162:	2303      	movs	r3, #3
 800b164:	e075      	b.n	800b252 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	68db      	ldr	r3, [r3, #12]
 800b16c:	f003 0304 	and.w	r3, r3, #4
 800b170:	2b00      	cmp	r3, #0
 800b172:	d1e7      	bne.n	800b144 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	689a      	ldr	r2, [r3, #8]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b182:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800b184:	4b36      	ldr	r3, [pc, #216]	; (800b260 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4a36      	ldr	r2, [pc, #216]	; (800b264 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800b18a:	fba2 2303 	umull	r2, r3, r2, r3
 800b18e:	0adb      	lsrs	r3, r3, #11
 800b190:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b194:	fb02 f303 	mul.w	r3, r2, r3
 800b198:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	1e5a      	subs	r2, r3, #1
 800b19e:	617a      	str	r2, [r7, #20]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d10b      	bne.n	800b1bc <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	22ff      	movs	r2, #255	; 0xff
 800b1aa:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	2203      	movs	r2, #3
 800b1b0:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800b1b8:	2303      	movs	r3, #3
 800b1ba:	e04a      	b.n	800b252 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	68db      	ldr	r3, [r3, #12]
 800b1c2:	f003 0304 	and.w	r3, r3, #4
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d0e7      	beq.n	800b19a <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	68ba      	ldr	r2, [r7, #8]
 800b1d0:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	689a      	ldr	r2, [r3, #8]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f022 0207 	bic.w	r2, r2, #7
 800b1e0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	6899      	ldr	r1, [r3, #8]
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	687a      	ldr	r2, [r7, #4]
 800b1ee:	430a      	orrs	r2, r1
 800b1f0:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800b1f2:	4b1d      	ldr	r3, [pc, #116]	; (800b268 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	4a1c      	ldr	r2, [pc, #112]	; (800b268 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b1f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b1fc:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800b1fe:	4b1a      	ldr	r3, [pc, #104]	; (800b268 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	4a19      	ldr	r2, [pc, #100]	; (800b268 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b204:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b208:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	68db      	ldr	r3, [r3, #12]
 800b210:	b2da      	uxtb	r2, r3
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800b21a:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	689a      	ldr	r2, [r3, #8]
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b22a:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	689a      	ldr	r2, [r3, #8]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b23a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	22ff      	movs	r2, #255	; 0xff
 800b242:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2201      	movs	r2, #1
 800b248:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2200      	movs	r2, #0
 800b24e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b250:	2300      	movs	r3, #0
}
 800b252:	4618      	mov	r0, r3
 800b254:	371c      	adds	r7, #28
 800b256:	46bd      	mov	sp, r7
 800b258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25c:	4770      	bx	lr
 800b25e:	bf00      	nop
 800b260:	20000004 	.word	0x20000004
 800b264:	10624dd3 	.word	0x10624dd3
 800b268:	40013c00 	.word	0x40013c00

0800b26c <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b084      	sub	sp, #16
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b274:	2300      	movs	r3, #0
 800b276:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	7f1b      	ldrb	r3, [r3, #28]
 800b27c:	2b01      	cmp	r3, #1
 800b27e:	d101      	bne.n	800b284 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800b280:	2302      	movs	r3, #2
 800b282:	e047      	b.n	800b314 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2201      	movs	r2, #1
 800b288:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2202      	movs	r2, #2
 800b28e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	22ca      	movs	r2, #202	; 0xca
 800b296:	625a      	str	r2, [r3, #36]	; 0x24
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	2253      	movs	r2, #83	; 0x53
 800b29e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	689a      	ldr	r2, [r3, #8]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b2ae:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	689a      	ldr	r2, [r3, #8]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b2be:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b2c0:	f7fc fd56 	bl	8007d70 <HAL_GetTick>
 800b2c4:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800b2c6:	e013      	b.n	800b2f0 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b2c8:	f7fc fd52 	bl	8007d70 <HAL_GetTick>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	1ad3      	subs	r3, r2, r3
 800b2d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2d6:	d90b      	bls.n	800b2f0 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	22ff      	movs	r2, #255	; 0xff
 800b2de:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2203      	movs	r2, #3
 800b2e4:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800b2ec:	2303      	movs	r3, #3
 800b2ee:	e011      	b.n	800b314 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	f003 0304 	and.w	r3, r3, #4
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d0e4      	beq.n	800b2c8 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	22ff      	movs	r2, #255	; 0xff
 800b304:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2201      	movs	r2, #1
 800b30a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2200      	movs	r2, #0
 800b310:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b312:	2300      	movs	r3, #0
}
 800b314:	4618      	mov	r0, r3
 800b316:	3710      	adds	r7, #16
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800b324:	bf00      	nop
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b330:	b580      	push	{r7, lr}
 800b332:	b082      	sub	sp, #8
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d101      	bne.n	800b342 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b33e:	2301      	movs	r3, #1
 800b340:	e07b      	b.n	800b43a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b346:	2b00      	cmp	r3, #0
 800b348:	d108      	bne.n	800b35c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b352:	d009      	beq.n	800b368 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2200      	movs	r2, #0
 800b358:	61da      	str	r2, [r3, #28]
 800b35a:	e005      	b.n	800b368 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2200      	movs	r2, #0
 800b366:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2200      	movs	r2, #0
 800b36c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b374:	b2db      	uxtb	r3, r3
 800b376:	2b00      	cmp	r3, #0
 800b378:	d106      	bne.n	800b388 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2200      	movs	r2, #0
 800b37e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f7f7 fc22 	bl	8002bcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2202      	movs	r2, #2
 800b38c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	681a      	ldr	r2, [r3, #0]
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b39e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	685b      	ldr	r3, [r3, #4]
 800b3a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b3b0:	431a      	orrs	r2, r3
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	68db      	ldr	r3, [r3, #12]
 800b3b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b3ba:	431a      	orrs	r2, r3
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	691b      	ldr	r3, [r3, #16]
 800b3c0:	f003 0302 	and.w	r3, r3, #2
 800b3c4:	431a      	orrs	r2, r3
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	695b      	ldr	r3, [r3, #20]
 800b3ca:	f003 0301 	and.w	r3, r3, #1
 800b3ce:	431a      	orrs	r2, r3
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	699b      	ldr	r3, [r3, #24]
 800b3d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b3d8:	431a      	orrs	r2, r3
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	69db      	ldr	r3, [r3, #28]
 800b3de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b3e2:	431a      	orrs	r2, r3
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6a1b      	ldr	r3, [r3, #32]
 800b3e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3ec:	ea42 0103 	orr.w	r1, r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	430a      	orrs	r2, r1
 800b3fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	699b      	ldr	r3, [r3, #24]
 800b404:	0c1b      	lsrs	r3, r3, #16
 800b406:	f003 0104 	and.w	r1, r3, #4
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b40e:	f003 0210 	and.w	r2, r3, #16
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	430a      	orrs	r2, r1
 800b418:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	69da      	ldr	r2, [r3, #28]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b428:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2200      	movs	r2, #0
 800b42e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2201      	movs	r2, #1
 800b434:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b438:	2300      	movs	r3, #0
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3708      	adds	r7, #8
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}

0800b442 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b442:	b580      	push	{r7, lr}
 800b444:	b088      	sub	sp, #32
 800b446:	af00      	add	r7, sp, #0
 800b448:	60f8      	str	r0, [r7, #12]
 800b44a:	60b9      	str	r1, [r7, #8]
 800b44c:	603b      	str	r3, [r7, #0]
 800b44e:	4613      	mov	r3, r2
 800b450:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b452:	2300      	movs	r3, #0
 800b454:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d101      	bne.n	800b464 <HAL_SPI_Transmit+0x22>
 800b460:	2302      	movs	r3, #2
 800b462:	e126      	b.n	800b6b2 <HAL_SPI_Transmit+0x270>
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2201      	movs	r2, #1
 800b468:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b46c:	f7fc fc80 	bl	8007d70 <HAL_GetTick>
 800b470:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b472:	88fb      	ldrh	r3, [r7, #6]
 800b474:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d002      	beq.n	800b488 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b482:	2302      	movs	r3, #2
 800b484:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b486:	e10b      	b.n	800b6a0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d002      	beq.n	800b494 <HAL_SPI_Transmit+0x52>
 800b48e:	88fb      	ldrh	r3, [r7, #6]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d102      	bne.n	800b49a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b498:	e102      	b.n	800b6a0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2203      	movs	r2, #3
 800b49e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	68ba      	ldr	r2, [r7, #8]
 800b4ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	88fa      	ldrh	r2, [r7, #6]
 800b4b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	88fa      	ldrh	r2, [r7, #6]
 800b4b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2200      	movs	r2, #0
 800b4be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b4e0:	d10f      	bne.n	800b502 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	681a      	ldr	r2, [r3, #0]
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b4f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	681a      	ldr	r2, [r3, #0]
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b500:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b50c:	2b40      	cmp	r3, #64	; 0x40
 800b50e:	d007      	beq.n	800b520 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b51e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	68db      	ldr	r3, [r3, #12]
 800b524:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b528:	d14b      	bne.n	800b5c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d002      	beq.n	800b538 <HAL_SPI_Transmit+0xf6>
 800b532:	8afb      	ldrh	r3, [r7, #22]
 800b534:	2b01      	cmp	r3, #1
 800b536:	d13e      	bne.n	800b5b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b53c:	881a      	ldrh	r2, [r3, #0]
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b548:	1c9a      	adds	r2, r3, #2
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b552:	b29b      	uxth	r3, r3
 800b554:	3b01      	subs	r3, #1
 800b556:	b29a      	uxth	r2, r3
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b55c:	e02b      	b.n	800b5b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	689b      	ldr	r3, [r3, #8]
 800b564:	f003 0302 	and.w	r3, r3, #2
 800b568:	2b02      	cmp	r3, #2
 800b56a:	d112      	bne.n	800b592 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b570:	881a      	ldrh	r2, [r3, #0]
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b57c:	1c9a      	adds	r2, r3, #2
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b586:	b29b      	uxth	r3, r3
 800b588:	3b01      	subs	r3, #1
 800b58a:	b29a      	uxth	r2, r3
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	86da      	strh	r2, [r3, #54]	; 0x36
 800b590:	e011      	b.n	800b5b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b592:	f7fc fbed 	bl	8007d70 <HAL_GetTick>
 800b596:	4602      	mov	r2, r0
 800b598:	69bb      	ldr	r3, [r7, #24]
 800b59a:	1ad3      	subs	r3, r2, r3
 800b59c:	683a      	ldr	r2, [r7, #0]
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	d803      	bhi.n	800b5aa <HAL_SPI_Transmit+0x168>
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a8:	d102      	bne.n	800b5b0 <HAL_SPI_Transmit+0x16e>
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d102      	bne.n	800b5b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800b5b0:	2303      	movs	r3, #3
 800b5b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b5b4:	e074      	b.n	800b6a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5ba:	b29b      	uxth	r3, r3
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d1ce      	bne.n	800b55e <HAL_SPI_Transmit+0x11c>
 800b5c0:	e04c      	b.n	800b65c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d002      	beq.n	800b5d0 <HAL_SPI_Transmit+0x18e>
 800b5ca:	8afb      	ldrh	r3, [r7, #22]
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d140      	bne.n	800b652 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	330c      	adds	r3, #12
 800b5da:	7812      	ldrb	r2, [r2, #0]
 800b5dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e2:	1c5a      	adds	r2, r3, #1
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5ec:	b29b      	uxth	r3, r3
 800b5ee:	3b01      	subs	r3, #1
 800b5f0:	b29a      	uxth	r2, r3
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b5f6:	e02c      	b.n	800b652 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	689b      	ldr	r3, [r3, #8]
 800b5fe:	f003 0302 	and.w	r3, r3, #2
 800b602:	2b02      	cmp	r3, #2
 800b604:	d113      	bne.n	800b62e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	330c      	adds	r3, #12
 800b610:	7812      	ldrb	r2, [r2, #0]
 800b612:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b618:	1c5a      	adds	r2, r3, #1
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b622:	b29b      	uxth	r3, r3
 800b624:	3b01      	subs	r3, #1
 800b626:	b29a      	uxth	r2, r3
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	86da      	strh	r2, [r3, #54]	; 0x36
 800b62c:	e011      	b.n	800b652 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b62e:	f7fc fb9f 	bl	8007d70 <HAL_GetTick>
 800b632:	4602      	mov	r2, r0
 800b634:	69bb      	ldr	r3, [r7, #24]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	683a      	ldr	r2, [r7, #0]
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d803      	bhi.n	800b646 <HAL_SPI_Transmit+0x204>
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b644:	d102      	bne.n	800b64c <HAL_SPI_Transmit+0x20a>
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d102      	bne.n	800b652 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b64c:	2303      	movs	r3, #3
 800b64e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b650:	e026      	b.n	800b6a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b656:	b29b      	uxth	r3, r3
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1cd      	bne.n	800b5f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b65c:	69ba      	ldr	r2, [r7, #24]
 800b65e:	6839      	ldr	r1, [r7, #0]
 800b660:	68f8      	ldr	r0, [r7, #12]
 800b662:	f000 fbcb 	bl	800bdfc <SPI_EndRxTxTransaction>
 800b666:	4603      	mov	r3, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d002      	beq.n	800b672 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2220      	movs	r2, #32
 800b670:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	689b      	ldr	r3, [r3, #8]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d10a      	bne.n	800b690 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b67a:	2300      	movs	r3, #0
 800b67c:	613b      	str	r3, [r7, #16]
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	68db      	ldr	r3, [r3, #12]
 800b684:	613b      	str	r3, [r7, #16]
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	613b      	str	r3, [r7, #16]
 800b68e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b694:	2b00      	cmp	r3, #0
 800b696:	d002      	beq.n	800b69e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b698:	2301      	movs	r3, #1
 800b69a:	77fb      	strb	r3, [r7, #31]
 800b69c:	e000      	b.n	800b6a0 <HAL_SPI_Transmit+0x25e>
  }

error:
 800b69e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b6b0:	7ffb      	ldrb	r3, [r7, #31]
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	3720      	adds	r7, #32
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}

0800b6ba <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b6ba:	b580      	push	{r7, lr}
 800b6bc:	b088      	sub	sp, #32
 800b6be:	af02      	add	r7, sp, #8
 800b6c0:	60f8      	str	r0, [r7, #12]
 800b6c2:	60b9      	str	r1, [r7, #8]
 800b6c4:	603b      	str	r3, [r7, #0]
 800b6c6:	4613      	mov	r3, r2
 800b6c8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b6d6:	d112      	bne.n	800b6fe <HAL_SPI_Receive+0x44>
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	689b      	ldr	r3, [r3, #8]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d10e      	bne.n	800b6fe <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	2204      	movs	r2, #4
 800b6e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b6e8:	88fa      	ldrh	r2, [r7, #6]
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	9300      	str	r3, [sp, #0]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	68ba      	ldr	r2, [r7, #8]
 800b6f2:	68b9      	ldr	r1, [r7, #8]
 800b6f4:	68f8      	ldr	r0, [r7, #12]
 800b6f6:	f000 f8f1 	bl	800b8dc <HAL_SPI_TransmitReceive>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	e0ea      	b.n	800b8d4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b704:	2b01      	cmp	r3, #1
 800b706:	d101      	bne.n	800b70c <HAL_SPI_Receive+0x52>
 800b708:	2302      	movs	r3, #2
 800b70a:	e0e3      	b.n	800b8d4 <HAL_SPI_Receive+0x21a>
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2201      	movs	r2, #1
 800b710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b714:	f7fc fb2c 	bl	8007d70 <HAL_GetTick>
 800b718:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b720:	b2db      	uxtb	r3, r3
 800b722:	2b01      	cmp	r3, #1
 800b724:	d002      	beq.n	800b72c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b726:	2302      	movs	r3, #2
 800b728:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b72a:	e0ca      	b.n	800b8c2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d002      	beq.n	800b738 <HAL_SPI_Receive+0x7e>
 800b732:	88fb      	ldrh	r3, [r7, #6]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d102      	bne.n	800b73e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b738:	2301      	movs	r3, #1
 800b73a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b73c:	e0c1      	b.n	800b8c2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2204      	movs	r2, #4
 800b742:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	2200      	movs	r2, #0
 800b74a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	68ba      	ldr	r2, [r7, #8]
 800b750:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	88fa      	ldrh	r2, [r7, #6]
 800b756:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	88fa      	ldrh	r2, [r7, #6]
 800b75c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2200      	movs	r2, #0
 800b762:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	2200      	movs	r2, #0
 800b768:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2200      	movs	r2, #0
 800b76e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2200      	movs	r2, #0
 800b774:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	2200      	movs	r2, #0
 800b77a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	689b      	ldr	r3, [r3, #8]
 800b780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b784:	d10f      	bne.n	800b7a6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	681a      	ldr	r2, [r3, #0]
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b794:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b7a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7b0:	2b40      	cmp	r3, #64	; 0x40
 800b7b2:	d007      	beq.n	800b7c4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	681a      	ldr	r2, [r3, #0]
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d162      	bne.n	800b892 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b7cc:	e02e      	b.n	800b82c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	689b      	ldr	r3, [r3, #8]
 800b7d4:	f003 0301 	and.w	r3, r3, #1
 800b7d8:	2b01      	cmp	r3, #1
 800b7da:	d115      	bne.n	800b808 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f103 020c 	add.w	r2, r3, #12
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7e8:	7812      	ldrb	r2, [r2, #0]
 800b7ea:	b2d2      	uxtb	r2, r2
 800b7ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7f2:	1c5a      	adds	r2, r3, #1
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	3b01      	subs	r3, #1
 800b800:	b29a      	uxth	r2, r3
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b806:	e011      	b.n	800b82c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b808:	f7fc fab2 	bl	8007d70 <HAL_GetTick>
 800b80c:	4602      	mov	r2, r0
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	1ad3      	subs	r3, r2, r3
 800b812:	683a      	ldr	r2, [r7, #0]
 800b814:	429a      	cmp	r2, r3
 800b816:	d803      	bhi.n	800b820 <HAL_SPI_Receive+0x166>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b81e:	d102      	bne.n	800b826 <HAL_SPI_Receive+0x16c>
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d102      	bne.n	800b82c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800b826:	2303      	movs	r3, #3
 800b828:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b82a:	e04a      	b.n	800b8c2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b830:	b29b      	uxth	r3, r3
 800b832:	2b00      	cmp	r3, #0
 800b834:	d1cb      	bne.n	800b7ce <HAL_SPI_Receive+0x114>
 800b836:	e031      	b.n	800b89c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	f003 0301 	and.w	r3, r3, #1
 800b842:	2b01      	cmp	r3, #1
 800b844:	d113      	bne.n	800b86e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	68da      	ldr	r2, [r3, #12]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b850:	b292      	uxth	r2, r2
 800b852:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b858:	1c9a      	adds	r2, r3, #2
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b862:	b29b      	uxth	r3, r3
 800b864:	3b01      	subs	r3, #1
 800b866:	b29a      	uxth	r2, r3
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b86c:	e011      	b.n	800b892 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b86e:	f7fc fa7f 	bl	8007d70 <HAL_GetTick>
 800b872:	4602      	mov	r2, r0
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	1ad3      	subs	r3, r2, r3
 800b878:	683a      	ldr	r2, [r7, #0]
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d803      	bhi.n	800b886 <HAL_SPI_Receive+0x1cc>
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b884:	d102      	bne.n	800b88c <HAL_SPI_Receive+0x1d2>
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d102      	bne.n	800b892 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800b88c:	2303      	movs	r3, #3
 800b88e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b890:	e017      	b.n	800b8c2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b896:	b29b      	uxth	r3, r3
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d1cd      	bne.n	800b838 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b89c:	693a      	ldr	r2, [r7, #16]
 800b89e:	6839      	ldr	r1, [r7, #0]
 800b8a0:	68f8      	ldr	r0, [r7, #12]
 800b8a2:	f000 fa45 	bl	800bd30 <SPI_EndRxTransaction>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d002      	beq.n	800b8b2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2220      	movs	r2, #32
 800b8b0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d002      	beq.n	800b8c0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	75fb      	strb	r3, [r7, #23]
 800b8be:	e000      	b.n	800b8c2 <HAL_SPI_Receive+0x208>
  }

error :
 800b8c0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b8d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3718      	adds	r7, #24
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b08c      	sub	sp, #48	; 0x30
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	60f8      	str	r0, [r7, #12]
 800b8e4:	60b9      	str	r1, [r7, #8]
 800b8e6:	607a      	str	r2, [r7, #4]
 800b8e8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b8fa:	2b01      	cmp	r3, #1
 800b8fc:	d101      	bne.n	800b902 <HAL_SPI_TransmitReceive+0x26>
 800b8fe:	2302      	movs	r3, #2
 800b900:	e18a      	b.n	800bc18 <HAL_SPI_TransmitReceive+0x33c>
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2201      	movs	r2, #1
 800b906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b90a:	f7fc fa31 	bl	8007d70 <HAL_GetTick>
 800b90e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b920:	887b      	ldrh	r3, [r7, #2]
 800b922:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b924:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d00f      	beq.n	800b94c <HAL_SPI_TransmitReceive+0x70>
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b932:	d107      	bne.n	800b944 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d103      	bne.n	800b944 <HAL_SPI_TransmitReceive+0x68>
 800b93c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b940:	2b04      	cmp	r3, #4
 800b942:	d003      	beq.n	800b94c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b944:	2302      	movs	r3, #2
 800b946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b94a:	e15b      	b.n	800bc04 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d005      	beq.n	800b95e <HAL_SPI_TransmitReceive+0x82>
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d002      	beq.n	800b95e <HAL_SPI_TransmitReceive+0x82>
 800b958:	887b      	ldrh	r3, [r7, #2]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d103      	bne.n	800b966 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b95e:	2301      	movs	r3, #1
 800b960:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b964:	e14e      	b.n	800bc04 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b96c:	b2db      	uxtb	r3, r3
 800b96e:	2b04      	cmp	r3, #4
 800b970:	d003      	beq.n	800b97a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2205      	movs	r2, #5
 800b976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2200      	movs	r2, #0
 800b97e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	687a      	ldr	r2, [r7, #4]
 800b984:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	887a      	ldrh	r2, [r7, #2]
 800b98a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	887a      	ldrh	r2, [r7, #2]
 800b990:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	68ba      	ldr	r2, [r7, #8]
 800b996:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	887a      	ldrh	r2, [r7, #2]
 800b99c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	887a      	ldrh	r2, [r7, #2]
 800b9a2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9ba:	2b40      	cmp	r3, #64	; 0x40
 800b9bc:	d007      	beq.n	800b9ce <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	681a      	ldr	r2, [r3, #0]
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	68db      	ldr	r3, [r3, #12]
 800b9d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b9d6:	d178      	bne.n	800baca <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	685b      	ldr	r3, [r3, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d002      	beq.n	800b9e6 <HAL_SPI_TransmitReceive+0x10a>
 800b9e0:	8b7b      	ldrh	r3, [r7, #26]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d166      	bne.n	800bab4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9ea:	881a      	ldrh	r2, [r3, #0]
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9f6:	1c9a      	adds	r2, r3, #2
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	3b01      	subs	r3, #1
 800ba04:	b29a      	uxth	r2, r3
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ba0a:	e053      	b.n	800bab4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	f003 0302 	and.w	r3, r3, #2
 800ba16:	2b02      	cmp	r3, #2
 800ba18:	d11b      	bne.n	800ba52 <HAL_SPI_TransmitReceive+0x176>
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d016      	beq.n	800ba52 <HAL_SPI_TransmitReceive+0x176>
 800ba24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d113      	bne.n	800ba52 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba2e:	881a      	ldrh	r2, [r3, #0]
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba3a:	1c9a      	adds	r2, r3, #2
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba44:	b29b      	uxth	r3, r3
 800ba46:	3b01      	subs	r3, #1
 800ba48:	b29a      	uxth	r2, r3
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	689b      	ldr	r3, [r3, #8]
 800ba58:	f003 0301 	and.w	r3, r3, #1
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d119      	bne.n	800ba94 <HAL_SPI_TransmitReceive+0x1b8>
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba64:	b29b      	uxth	r3, r3
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d014      	beq.n	800ba94 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	68da      	ldr	r2, [r3, #12]
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba74:	b292      	uxth	r2, r2
 800ba76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba7c:	1c9a      	adds	r2, r3, #2
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba86:	b29b      	uxth	r3, r3
 800ba88:	3b01      	subs	r3, #1
 800ba8a:	b29a      	uxth	r2, r3
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ba90:	2301      	movs	r3, #1
 800ba92:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ba94:	f7fc f96c 	bl	8007d70 <HAL_GetTick>
 800ba98:	4602      	mov	r2, r0
 800ba9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9c:	1ad3      	subs	r3, r2, r3
 800ba9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d807      	bhi.n	800bab4 <HAL_SPI_TransmitReceive+0x1d8>
 800baa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baaa:	d003      	beq.n	800bab4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800baac:	2303      	movs	r3, #3
 800baae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bab2:	e0a7      	b.n	800bc04 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bab8:	b29b      	uxth	r3, r3
 800baba:	2b00      	cmp	r3, #0
 800babc:	d1a6      	bne.n	800ba0c <HAL_SPI_TransmitReceive+0x130>
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d1a1      	bne.n	800ba0c <HAL_SPI_TransmitReceive+0x130>
 800bac8:	e07c      	b.n	800bbc4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d002      	beq.n	800bad8 <HAL_SPI_TransmitReceive+0x1fc>
 800bad2:	8b7b      	ldrh	r3, [r7, #26]
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d16b      	bne.n	800bbb0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	330c      	adds	r3, #12
 800bae2:	7812      	ldrb	r2, [r2, #0]
 800bae4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baea:	1c5a      	adds	r2, r3, #1
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	3b01      	subs	r3, #1
 800baf8:	b29a      	uxth	r2, r3
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bafe:	e057      	b.n	800bbb0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	689b      	ldr	r3, [r3, #8]
 800bb06:	f003 0302 	and.w	r3, r3, #2
 800bb0a:	2b02      	cmp	r3, #2
 800bb0c:	d11c      	bne.n	800bb48 <HAL_SPI_TransmitReceive+0x26c>
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb12:	b29b      	uxth	r3, r3
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d017      	beq.n	800bb48 <HAL_SPI_TransmitReceive+0x26c>
 800bb18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d114      	bne.n	800bb48 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	330c      	adds	r3, #12
 800bb28:	7812      	ldrb	r2, [r2, #0]
 800bb2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb30:	1c5a      	adds	r2, r3, #1
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	3b01      	subs	r3, #1
 800bb3e:	b29a      	uxth	r2, r3
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bb44:	2300      	movs	r3, #0
 800bb46:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	689b      	ldr	r3, [r3, #8]
 800bb4e:	f003 0301 	and.w	r3, r3, #1
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	d119      	bne.n	800bb8a <HAL_SPI_TransmitReceive+0x2ae>
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d014      	beq.n	800bb8a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	68da      	ldr	r2, [r3, #12]
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb6a:	b2d2      	uxtb	r2, r2
 800bb6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb72:	1c5a      	adds	r2, r3, #1
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	3b01      	subs	r3, #1
 800bb80:	b29a      	uxth	r2, r3
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bb86:	2301      	movs	r3, #1
 800bb88:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bb8a:	f7fc f8f1 	bl	8007d70 <HAL_GetTick>
 800bb8e:	4602      	mov	r2, r0
 800bb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb92:	1ad3      	subs	r3, r2, r3
 800bb94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d803      	bhi.n	800bba2 <HAL_SPI_TransmitReceive+0x2c6>
 800bb9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bba0:	d102      	bne.n	800bba8 <HAL_SPI_TransmitReceive+0x2cc>
 800bba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d103      	bne.n	800bbb0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800bba8:	2303      	movs	r3, #3
 800bbaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bbae:	e029      	b.n	800bc04 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbb4:	b29b      	uxth	r3, r3
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d1a2      	bne.n	800bb00 <HAL_SPI_TransmitReceive+0x224>
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d19d      	bne.n	800bb00 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bbc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbc6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bbc8:	68f8      	ldr	r0, [r7, #12]
 800bbca:	f000 f917 	bl	800bdfc <SPI_EndRxTxTransaction>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d006      	beq.n	800bbe2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2220      	movs	r2, #32
 800bbde:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800bbe0:	e010      	b.n	800bc04 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	689b      	ldr	r3, [r3, #8]
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d10b      	bne.n	800bc02 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbea:	2300      	movs	r3, #0
 800bbec:	617b      	str	r3, [r7, #20]
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	68db      	ldr	r3, [r3, #12]
 800bbf4:	617b      	str	r3, [r7, #20]
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	689b      	ldr	r3, [r3, #8]
 800bbfc:	617b      	str	r3, [r7, #20]
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	e000      	b.n	800bc04 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800bc02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2201      	movs	r2, #1
 800bc08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bc14:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3730      	adds	r7, #48	; 0x30
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b088      	sub	sp, #32
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	603b      	str	r3, [r7, #0]
 800bc2c:	4613      	mov	r3, r2
 800bc2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bc30:	f7fc f89e 	bl	8007d70 <HAL_GetTick>
 800bc34:	4602      	mov	r2, r0
 800bc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc38:	1a9b      	subs	r3, r3, r2
 800bc3a:	683a      	ldr	r2, [r7, #0]
 800bc3c:	4413      	add	r3, r2
 800bc3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bc40:	f7fc f896 	bl	8007d70 <HAL_GetTick>
 800bc44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bc46:	4b39      	ldr	r3, [pc, #228]	; (800bd2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	015b      	lsls	r3, r3, #5
 800bc4c:	0d1b      	lsrs	r3, r3, #20
 800bc4e:	69fa      	ldr	r2, [r7, #28]
 800bc50:	fb02 f303 	mul.w	r3, r2, r3
 800bc54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bc56:	e054      	b.n	800bd02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5e:	d050      	beq.n	800bd02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bc60:	f7fc f886 	bl	8007d70 <HAL_GetTick>
 800bc64:	4602      	mov	r2, r0
 800bc66:	69bb      	ldr	r3, [r7, #24]
 800bc68:	1ad3      	subs	r3, r2, r3
 800bc6a:	69fa      	ldr	r2, [r7, #28]
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d902      	bls.n	800bc76 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bc70:	69fb      	ldr	r3, [r7, #28]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d13d      	bne.n	800bcf2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	685a      	ldr	r2, [r3, #4]
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bc84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc8e:	d111      	bne.n	800bcb4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc98:	d004      	beq.n	800bca4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bca2:	d107      	bne.n	800bcb4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	681a      	ldr	r2, [r3, #0]
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bcb2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bcbc:	d10f      	bne.n	800bcde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	681a      	ldr	r2, [r3, #0]
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bccc:	601a      	str	r2, [r3, #0]
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	681a      	ldr	r2, [r3, #0]
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bcdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	2201      	movs	r2, #1
 800bce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bcee:	2303      	movs	r3, #3
 800bcf0:	e017      	b.n	800bd22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800bcf2:	697b      	ldr	r3, [r7, #20]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d101      	bne.n	800bcfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bcfc:	697b      	ldr	r3, [r7, #20]
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	689a      	ldr	r2, [r3, #8]
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	4013      	ands	r3, r2
 800bd0c:	68ba      	ldr	r2, [r7, #8]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	bf0c      	ite	eq
 800bd12:	2301      	moveq	r3, #1
 800bd14:	2300      	movne	r3, #0
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	461a      	mov	r2, r3
 800bd1a:	79fb      	ldrb	r3, [r7, #7]
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	d19b      	bne.n	800bc58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bd20:	2300      	movs	r3, #0
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3720      	adds	r7, #32
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	20000004 	.word	0x20000004

0800bd30 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b086      	sub	sp, #24
 800bd34:	af02      	add	r7, sp, #8
 800bd36:	60f8      	str	r0, [r7, #12]
 800bd38:	60b9      	str	r1, [r7, #8]
 800bd3a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	685b      	ldr	r3, [r3, #4]
 800bd40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd44:	d111      	bne.n	800bd6a <SPI_EndRxTransaction+0x3a>
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	689b      	ldr	r3, [r3, #8]
 800bd4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd4e:	d004      	beq.n	800bd5a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd58:	d107      	bne.n	800bd6a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd68:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd72:	d12a      	bne.n	800bdca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	689b      	ldr	r3, [r3, #8]
 800bd78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd7c:	d012      	beq.n	800bda4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	9300      	str	r3, [sp, #0]
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	2200      	movs	r2, #0
 800bd86:	2180      	movs	r1, #128	; 0x80
 800bd88:	68f8      	ldr	r0, [r7, #12]
 800bd8a:	f7ff ff49 	bl	800bc20 <SPI_WaitFlagStateUntilTimeout>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d02d      	beq.n	800bdf0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd98:	f043 0220 	orr.w	r2, r3, #32
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bda0:	2303      	movs	r3, #3
 800bda2:	e026      	b.n	800bdf2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	2101      	movs	r1, #1
 800bdae:	68f8      	ldr	r0, [r7, #12]
 800bdb0:	f7ff ff36 	bl	800bc20 <SPI_WaitFlagStateUntilTimeout>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d01a      	beq.n	800bdf0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdbe:	f043 0220 	orr.w	r2, r3, #32
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	e013      	b.n	800bdf2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	9300      	str	r3, [sp, #0]
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	2101      	movs	r1, #1
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f7ff ff23 	bl	800bc20 <SPI_WaitFlagStateUntilTimeout>
 800bdda:	4603      	mov	r3, r0
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d007      	beq.n	800bdf0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bde4:	f043 0220 	orr.w	r2, r3, #32
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bdec:	2303      	movs	r3, #3
 800bdee:	e000      	b.n	800bdf2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bdf0:	2300      	movs	r3, #0
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	3710      	adds	r7, #16
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
	...

0800bdfc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b088      	sub	sp, #32
 800be00:	af02      	add	r7, sp, #8
 800be02:	60f8      	str	r0, [r7, #12]
 800be04:	60b9      	str	r1, [r7, #8]
 800be06:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800be08:	4b1b      	ldr	r3, [pc, #108]	; (800be78 <SPI_EndRxTxTransaction+0x7c>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a1b      	ldr	r2, [pc, #108]	; (800be7c <SPI_EndRxTxTransaction+0x80>)
 800be0e:	fba2 2303 	umull	r2, r3, r2, r3
 800be12:	0d5b      	lsrs	r3, r3, #21
 800be14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800be18:	fb02 f303 	mul.w	r3, r2, r3
 800be1c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be26:	d112      	bne.n	800be4e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	9300      	str	r3, [sp, #0]
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	2200      	movs	r2, #0
 800be30:	2180      	movs	r1, #128	; 0x80
 800be32:	68f8      	ldr	r0, [r7, #12]
 800be34:	f7ff fef4 	bl	800bc20 <SPI_WaitFlagStateUntilTimeout>
 800be38:	4603      	mov	r3, r0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d016      	beq.n	800be6c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be42:	f043 0220 	orr.w	r2, r3, #32
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800be4a:	2303      	movs	r3, #3
 800be4c:	e00f      	b.n	800be6e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d00a      	beq.n	800be6a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	3b01      	subs	r3, #1
 800be58:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	689b      	ldr	r3, [r3, #8]
 800be60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be64:	2b80      	cmp	r3, #128	; 0x80
 800be66:	d0f2      	beq.n	800be4e <SPI_EndRxTxTransaction+0x52>
 800be68:	e000      	b.n	800be6c <SPI_EndRxTxTransaction+0x70>
        break;
 800be6a:	bf00      	nop
  }

  return HAL_OK;
 800be6c:	2300      	movs	r3, #0
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3718      	adds	r7, #24
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	20000004 	.word	0x20000004
 800be7c:	165e9f81 	.word	0x165e9f81

0800be80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d101      	bne.n	800be92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be8e:	2301      	movs	r3, #1
 800be90:	e041      	b.n	800bf16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be98:	b2db      	uxtb	r3, r3
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d106      	bne.n	800beac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2200      	movs	r2, #0
 800bea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f000 f839 	bl	800bf1e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2202      	movs	r2, #2
 800beb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681a      	ldr	r2, [r3, #0]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	3304      	adds	r3, #4
 800bebc:	4619      	mov	r1, r3
 800bebe:	4610      	mov	r0, r2
 800bec0:	f000 faea 	bl	800c498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2201      	movs	r2, #1
 800bec8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2201      	movs	r2, #1
 800bed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2201      	movs	r2, #1
 800bed8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2201      	movs	r2, #1
 800bee8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2201      	movs	r2, #1
 800bef0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2201      	movs	r2, #1
 800bf00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2201      	movs	r2, #1
 800bf08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf14:	2300      	movs	r3, #0
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3708      	adds	r7, #8
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}

0800bf1e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800bf1e:	b480      	push	{r7}
 800bf20:	b083      	sub	sp, #12
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800bf26:	bf00      	nop
 800bf28:	370c      	adds	r7, #12
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf30:	4770      	bx	lr
	...

0800bf34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bf34:	b480      	push	{r7}
 800bf36:	b085      	sub	sp, #20
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	d001      	beq.n	800bf4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e04e      	b.n	800bfea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2202      	movs	r2, #2
 800bf50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	68da      	ldr	r2, [r3, #12]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f042 0201 	orr.w	r2, r2, #1
 800bf62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	4a23      	ldr	r2, [pc, #140]	; (800bff8 <HAL_TIM_Base_Start_IT+0xc4>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d022      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf76:	d01d      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a1f      	ldr	r2, [pc, #124]	; (800bffc <HAL_TIM_Base_Start_IT+0xc8>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d018      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	4a1e      	ldr	r2, [pc, #120]	; (800c000 <HAL_TIM_Base_Start_IT+0xcc>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d013      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a1c      	ldr	r2, [pc, #112]	; (800c004 <HAL_TIM_Base_Start_IT+0xd0>)
 800bf92:	4293      	cmp	r3, r2
 800bf94:	d00e      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	4a1b      	ldr	r2, [pc, #108]	; (800c008 <HAL_TIM_Base_Start_IT+0xd4>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d009      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	4a19      	ldr	r2, [pc, #100]	; (800c00c <HAL_TIM_Base_Start_IT+0xd8>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d004      	beq.n	800bfb4 <HAL_TIM_Base_Start_IT+0x80>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	4a18      	ldr	r2, [pc, #96]	; (800c010 <HAL_TIM_Base_Start_IT+0xdc>)
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d111      	bne.n	800bfd8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	f003 0307 	and.w	r3, r3, #7
 800bfbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	2b06      	cmp	r3, #6
 800bfc4:	d010      	beq.n	800bfe8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	681a      	ldr	r2, [r3, #0]
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	f042 0201 	orr.w	r2, r2, #1
 800bfd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfd6:	e007      	b.n	800bfe8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f042 0201 	orr.w	r2, r2, #1
 800bfe6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bfe8:	2300      	movs	r3, #0
}
 800bfea:	4618      	mov	r0, r3
 800bfec:	3714      	adds	r7, #20
 800bfee:	46bd      	mov	sp, r7
 800bff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff4:	4770      	bx	lr
 800bff6:	bf00      	nop
 800bff8:	40010000 	.word	0x40010000
 800bffc:	40000400 	.word	0x40000400
 800c000:	40000800 	.word	0x40000800
 800c004:	40000c00 	.word	0x40000c00
 800c008:	40010400 	.word	0x40010400
 800c00c:	40014000 	.word	0x40014000
 800c010:	40001800 	.word	0x40001800

0800c014 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d101      	bne.n	800c026 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c022:	2301      	movs	r3, #1
 800c024:	e041      	b.n	800c0aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c02c:	b2db      	uxtb	r3, r3
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d106      	bne.n	800c040 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	2200      	movs	r2, #0
 800c036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f7f6 fe7c 	bl	8002d38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2202      	movs	r2, #2
 800c044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681a      	ldr	r2, [r3, #0]
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	3304      	adds	r3, #4
 800c050:	4619      	mov	r1, r3
 800c052:	4610      	mov	r0, r2
 800c054:	f000 fa20 	bl	800c498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2201      	movs	r2, #1
 800c064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2201      	movs	r2, #1
 800c06c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2201      	movs	r2, #1
 800c074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2201      	movs	r2, #1
 800c07c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2201      	movs	r2, #1
 800c084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2201      	movs	r2, #1
 800c08c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2201      	movs	r2, #1
 800c09c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c0a8:	2300      	movs	r3, #0
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	3708      	adds	r7, #8
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	bd80      	pop	{r7, pc}

0800c0b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c0b2:	b580      	push	{r7, lr}
 800c0b4:	b082      	sub	sp, #8
 800c0b6:	af00      	add	r7, sp, #0
 800c0b8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	691b      	ldr	r3, [r3, #16]
 800c0c0:	f003 0302 	and.w	r3, r3, #2
 800c0c4:	2b02      	cmp	r3, #2
 800c0c6:	d122      	bne.n	800c10e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	68db      	ldr	r3, [r3, #12]
 800c0ce:	f003 0302 	and.w	r3, r3, #2
 800c0d2:	2b02      	cmp	r3, #2
 800c0d4:	d11b      	bne.n	800c10e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	f06f 0202 	mvn.w	r2, #2
 800c0de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	699b      	ldr	r3, [r3, #24]
 800c0ec:	f003 0303 	and.w	r3, r3, #3
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d003      	beq.n	800c0fc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f000 f9b1 	bl	800c45c <HAL_TIM_IC_CaptureCallback>
 800c0fa:	e005      	b.n	800c108 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 f9a3 	bl	800c448 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 f9b4 	bl	800c470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2200      	movs	r2, #0
 800c10c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	691b      	ldr	r3, [r3, #16]
 800c114:	f003 0304 	and.w	r3, r3, #4
 800c118:	2b04      	cmp	r3, #4
 800c11a:	d122      	bne.n	800c162 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	68db      	ldr	r3, [r3, #12]
 800c122:	f003 0304 	and.w	r3, r3, #4
 800c126:	2b04      	cmp	r3, #4
 800c128:	d11b      	bne.n	800c162 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	f06f 0204 	mvn.w	r2, #4
 800c132:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2202      	movs	r2, #2
 800c138:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	699b      	ldr	r3, [r3, #24]
 800c140:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c144:	2b00      	cmp	r3, #0
 800c146:	d003      	beq.n	800c150 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f000 f987 	bl	800c45c <HAL_TIM_IC_CaptureCallback>
 800c14e:	e005      	b.n	800c15c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 f979 	bl	800c448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f000 f98a 	bl	800c470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2200      	movs	r2, #0
 800c160:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	691b      	ldr	r3, [r3, #16]
 800c168:	f003 0308 	and.w	r3, r3, #8
 800c16c:	2b08      	cmp	r3, #8
 800c16e:	d122      	bne.n	800c1b6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	68db      	ldr	r3, [r3, #12]
 800c176:	f003 0308 	and.w	r3, r3, #8
 800c17a:	2b08      	cmp	r3, #8
 800c17c:	d11b      	bne.n	800c1b6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f06f 0208 	mvn.w	r2, #8
 800c186:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2204      	movs	r2, #4
 800c18c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	69db      	ldr	r3, [r3, #28]
 800c194:	f003 0303 	and.w	r3, r3, #3
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d003      	beq.n	800c1a4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f000 f95d 	bl	800c45c <HAL_TIM_IC_CaptureCallback>
 800c1a2:	e005      	b.n	800c1b0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f000 f94f 	bl	800c448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1aa:	6878      	ldr	r0, [r7, #4]
 800c1ac:	f000 f960 	bl	800c470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	691b      	ldr	r3, [r3, #16]
 800c1bc:	f003 0310 	and.w	r3, r3, #16
 800c1c0:	2b10      	cmp	r3, #16
 800c1c2:	d122      	bne.n	800c20a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	68db      	ldr	r3, [r3, #12]
 800c1ca:	f003 0310 	and.w	r3, r3, #16
 800c1ce:	2b10      	cmp	r3, #16
 800c1d0:	d11b      	bne.n	800c20a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f06f 0210 	mvn.w	r2, #16
 800c1da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2208      	movs	r2, #8
 800c1e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	69db      	ldr	r3, [r3, #28]
 800c1e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d003      	beq.n	800c1f8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 f933 	bl	800c45c <HAL_TIM_IC_CaptureCallback>
 800c1f6:	e005      	b.n	800c204 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1f8:	6878      	ldr	r0, [r7, #4]
 800c1fa:	f000 f925 	bl	800c448 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f000 f936 	bl	800c470 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2200      	movs	r2, #0
 800c208:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	691b      	ldr	r3, [r3, #16]
 800c210:	f003 0301 	and.w	r3, r3, #1
 800c214:	2b01      	cmp	r3, #1
 800c216:	d10e      	bne.n	800c236 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	68db      	ldr	r3, [r3, #12]
 800c21e:	f003 0301 	and.w	r3, r3, #1
 800c222:	2b01      	cmp	r3, #1
 800c224:	d107      	bne.n	800c236 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f06f 0201 	mvn.w	r2, #1
 800c22e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c230:	6878      	ldr	r0, [r7, #4]
 800c232:	f7f6 fb39 	bl	80028a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	691b      	ldr	r3, [r3, #16]
 800c23c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c240:	2b80      	cmp	r3, #128	; 0x80
 800c242:	d10e      	bne.n	800c262 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	68db      	ldr	r3, [r3, #12]
 800c24a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c24e:	2b80      	cmp	r3, #128	; 0x80
 800c250:	d107      	bne.n	800c262 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c25a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f000 fbf1 	bl	800ca44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	691b      	ldr	r3, [r3, #16]
 800c268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c26c:	2b40      	cmp	r3, #64	; 0x40
 800c26e:	d10e      	bne.n	800c28e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c27a:	2b40      	cmp	r3, #64	; 0x40
 800c27c:	d107      	bne.n	800c28e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f000 f8fb 	bl	800c484 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	691b      	ldr	r3, [r3, #16]
 800c294:	f003 0320 	and.w	r3, r3, #32
 800c298:	2b20      	cmp	r3, #32
 800c29a:	d10e      	bne.n	800c2ba <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	68db      	ldr	r3, [r3, #12]
 800c2a2:	f003 0320 	and.w	r3, r3, #32
 800c2a6:	2b20      	cmp	r3, #32
 800c2a8:	d107      	bne.n	800c2ba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	f06f 0220 	mvn.w	r2, #32
 800c2b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f000 fbbb 	bl	800ca30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c2ba:	bf00      	nop
 800c2bc:	3708      	adds	r7, #8
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	bd80      	pop	{r7, pc}
	...

0800c2c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b086      	sub	sp, #24
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	60f8      	str	r0, [r7, #12]
 800c2cc:	60b9      	str	r1, [r7, #8]
 800c2ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d101      	bne.n	800c2e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c2de:	2302      	movs	r3, #2
 800c2e0:	e0ae      	b.n	800c440 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2b0c      	cmp	r3, #12
 800c2ee:	f200 809f 	bhi.w	800c430 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c2f2:	a201      	add	r2, pc, #4	; (adr r2, 800c2f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c2f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2f8:	0800c32d 	.word	0x0800c32d
 800c2fc:	0800c431 	.word	0x0800c431
 800c300:	0800c431 	.word	0x0800c431
 800c304:	0800c431 	.word	0x0800c431
 800c308:	0800c36d 	.word	0x0800c36d
 800c30c:	0800c431 	.word	0x0800c431
 800c310:	0800c431 	.word	0x0800c431
 800c314:	0800c431 	.word	0x0800c431
 800c318:	0800c3af 	.word	0x0800c3af
 800c31c:	0800c431 	.word	0x0800c431
 800c320:	0800c431 	.word	0x0800c431
 800c324:	0800c431 	.word	0x0800c431
 800c328:	0800c3ef 	.word	0x0800c3ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	68b9      	ldr	r1, [r7, #8]
 800c332:	4618      	mov	r0, r3
 800c334:	f000 f950 	bl	800c5d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	699a      	ldr	r2, [r3, #24]
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f042 0208 	orr.w	r2, r2, #8
 800c346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	699a      	ldr	r2, [r3, #24]
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f022 0204 	bic.w	r2, r2, #4
 800c356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	6999      	ldr	r1, [r3, #24]
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	691a      	ldr	r2, [r3, #16]
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	430a      	orrs	r2, r1
 800c368:	619a      	str	r2, [r3, #24]
      break;
 800c36a:	e064      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	68b9      	ldr	r1, [r7, #8]
 800c372:	4618      	mov	r0, r3
 800c374:	f000 f9a0 	bl	800c6b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	699a      	ldr	r2, [r3, #24]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	699a      	ldr	r2, [r3, #24]
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	6999      	ldr	r1, [r3, #24]
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	691b      	ldr	r3, [r3, #16]
 800c3a2:	021a      	lsls	r2, r3, #8
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	430a      	orrs	r2, r1
 800c3aa:	619a      	str	r2, [r3, #24]
      break;
 800c3ac:	e043      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68b9      	ldr	r1, [r7, #8]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f000 f9f5 	bl	800c7a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	69da      	ldr	r2, [r3, #28]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f042 0208 	orr.w	r2, r2, #8
 800c3c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	69da      	ldr	r2, [r3, #28]
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f022 0204 	bic.w	r2, r2, #4
 800c3d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	69d9      	ldr	r1, [r3, #28]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	691a      	ldr	r2, [r3, #16]
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	430a      	orrs	r2, r1
 800c3ea:	61da      	str	r2, [r3, #28]
      break;
 800c3ec:	e023      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	68b9      	ldr	r1, [r7, #8]
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f000 fa49 	bl	800c88c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	69da      	ldr	r2, [r3, #28]
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	69da      	ldr	r2, [r3, #28]
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	69d9      	ldr	r1, [r3, #28]
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	691b      	ldr	r3, [r3, #16]
 800c424:	021a      	lsls	r2, r3, #8
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	430a      	orrs	r2, r1
 800c42c:	61da      	str	r2, [r3, #28]
      break;
 800c42e:	e002      	b.n	800c436 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c430:	2301      	movs	r3, #1
 800c432:	75fb      	strb	r3, [r7, #23]
      break;
 800c434:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2200      	movs	r2, #0
 800c43a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c43e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c440:	4618      	mov	r0, r3
 800c442:	3718      	adds	r7, #24
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c450:	bf00      	nop
 800c452:	370c      	adds	r7, #12
 800c454:	46bd      	mov	sp, r7
 800c456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45a:	4770      	bx	lr

0800c45c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b083      	sub	sp, #12
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c464:	bf00      	nop
 800c466:	370c      	adds	r7, #12
 800c468:	46bd      	mov	sp, r7
 800c46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46e:	4770      	bx	lr

0800c470 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c470:	b480      	push	{r7}
 800c472:	b083      	sub	sp, #12
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c478:	bf00      	nop
 800c47a:	370c      	adds	r7, #12
 800c47c:	46bd      	mov	sp, r7
 800c47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c482:	4770      	bx	lr

0800c484 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c484:	b480      	push	{r7}
 800c486:	b083      	sub	sp, #12
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c48c:	bf00      	nop
 800c48e:	370c      	adds	r7, #12
 800c490:	46bd      	mov	sp, r7
 800c492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c496:	4770      	bx	lr

0800c498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c498:	b480      	push	{r7}
 800c49a:	b085      	sub	sp, #20
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	4a40      	ldr	r2, [pc, #256]	; (800c5ac <TIM_Base_SetConfig+0x114>)
 800c4ac:	4293      	cmp	r3, r2
 800c4ae:	d013      	beq.n	800c4d8 <TIM_Base_SetConfig+0x40>
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c4b6:	d00f      	beq.n	800c4d8 <TIM_Base_SetConfig+0x40>
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	4a3d      	ldr	r2, [pc, #244]	; (800c5b0 <TIM_Base_SetConfig+0x118>)
 800c4bc:	4293      	cmp	r3, r2
 800c4be:	d00b      	beq.n	800c4d8 <TIM_Base_SetConfig+0x40>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	4a3c      	ldr	r2, [pc, #240]	; (800c5b4 <TIM_Base_SetConfig+0x11c>)
 800c4c4:	4293      	cmp	r3, r2
 800c4c6:	d007      	beq.n	800c4d8 <TIM_Base_SetConfig+0x40>
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	4a3b      	ldr	r2, [pc, #236]	; (800c5b8 <TIM_Base_SetConfig+0x120>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d003      	beq.n	800c4d8 <TIM_Base_SetConfig+0x40>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	4a3a      	ldr	r2, [pc, #232]	; (800c5bc <TIM_Base_SetConfig+0x124>)
 800c4d4:	4293      	cmp	r3, r2
 800c4d6:	d108      	bne.n	800c4ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	685b      	ldr	r3, [r3, #4]
 800c4e4:	68fa      	ldr	r2, [r7, #12]
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	4a2f      	ldr	r2, [pc, #188]	; (800c5ac <TIM_Base_SetConfig+0x114>)
 800c4ee:	4293      	cmp	r3, r2
 800c4f0:	d02b      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c4f8:	d027      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	4a2c      	ldr	r2, [pc, #176]	; (800c5b0 <TIM_Base_SetConfig+0x118>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d023      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	4a2b      	ldr	r2, [pc, #172]	; (800c5b4 <TIM_Base_SetConfig+0x11c>)
 800c506:	4293      	cmp	r3, r2
 800c508:	d01f      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	4a2a      	ldr	r2, [pc, #168]	; (800c5b8 <TIM_Base_SetConfig+0x120>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d01b      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	4a29      	ldr	r2, [pc, #164]	; (800c5bc <TIM_Base_SetConfig+0x124>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d017      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	4a28      	ldr	r2, [pc, #160]	; (800c5c0 <TIM_Base_SetConfig+0x128>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	d013      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	4a27      	ldr	r2, [pc, #156]	; (800c5c4 <TIM_Base_SetConfig+0x12c>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d00f      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	4a26      	ldr	r2, [pc, #152]	; (800c5c8 <TIM_Base_SetConfig+0x130>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	d00b      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	4a25      	ldr	r2, [pc, #148]	; (800c5cc <TIM_Base_SetConfig+0x134>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d007      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	4a24      	ldr	r2, [pc, #144]	; (800c5d0 <TIM_Base_SetConfig+0x138>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d003      	beq.n	800c54a <TIM_Base_SetConfig+0xb2>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	4a23      	ldr	r2, [pc, #140]	; (800c5d4 <TIM_Base_SetConfig+0x13c>)
 800c546:	4293      	cmp	r3, r2
 800c548:	d108      	bne.n	800c55c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	68db      	ldr	r3, [r3, #12]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	4313      	orrs	r3, r2
 800c55a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	695b      	ldr	r3, [r3, #20]
 800c566:	4313      	orrs	r3, r2
 800c568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	68fa      	ldr	r2, [r7, #12]
 800c56e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c570:	683b      	ldr	r3, [r7, #0]
 800c572:	689a      	ldr	r2, [r3, #8]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	4a0a      	ldr	r2, [pc, #40]	; (800c5ac <TIM_Base_SetConfig+0x114>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d003      	beq.n	800c590 <TIM_Base_SetConfig+0xf8>
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	4a0c      	ldr	r2, [pc, #48]	; (800c5bc <TIM_Base_SetConfig+0x124>)
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d103      	bne.n	800c598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	691a      	ldr	r2, [r3, #16]
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2201      	movs	r2, #1
 800c59c:	615a      	str	r2, [r3, #20]
}
 800c59e:	bf00      	nop
 800c5a0:	3714      	adds	r7, #20
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a8:	4770      	bx	lr
 800c5aa:	bf00      	nop
 800c5ac:	40010000 	.word	0x40010000
 800c5b0:	40000400 	.word	0x40000400
 800c5b4:	40000800 	.word	0x40000800
 800c5b8:	40000c00 	.word	0x40000c00
 800c5bc:	40010400 	.word	0x40010400
 800c5c0:	40014000 	.word	0x40014000
 800c5c4:	40014400 	.word	0x40014400
 800c5c8:	40014800 	.word	0x40014800
 800c5cc:	40001800 	.word	0x40001800
 800c5d0:	40001c00 	.word	0x40001c00
 800c5d4:	40002000 	.word	0x40002000

0800c5d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b087      	sub	sp, #28
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
 800c5e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6a1b      	ldr	r3, [r3, #32]
 800c5e6:	f023 0201 	bic.w	r2, r3, #1
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6a1b      	ldr	r3, [r3, #32]
 800c5f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	685b      	ldr	r3, [r3, #4]
 800c5f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	699b      	ldr	r3, [r3, #24]
 800c5fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f023 0303 	bic.w	r3, r3, #3
 800c60e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	4313      	orrs	r3, r2
 800c618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	f023 0302 	bic.w	r3, r3, #2
 800c620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	689b      	ldr	r3, [r3, #8]
 800c626:	697a      	ldr	r2, [r7, #20]
 800c628:	4313      	orrs	r3, r2
 800c62a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	4a20      	ldr	r2, [pc, #128]	; (800c6b0 <TIM_OC1_SetConfig+0xd8>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d003      	beq.n	800c63c <TIM_OC1_SetConfig+0x64>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	4a1f      	ldr	r2, [pc, #124]	; (800c6b4 <TIM_OC1_SetConfig+0xdc>)
 800c638:	4293      	cmp	r3, r2
 800c63a:	d10c      	bne.n	800c656 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c63c:	697b      	ldr	r3, [r7, #20]
 800c63e:	f023 0308 	bic.w	r3, r3, #8
 800c642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c644:	683b      	ldr	r3, [r7, #0]
 800c646:	68db      	ldr	r3, [r3, #12]
 800c648:	697a      	ldr	r2, [r7, #20]
 800c64a:	4313      	orrs	r3, r2
 800c64c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	f023 0304 	bic.w	r3, r3, #4
 800c654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a15      	ldr	r2, [pc, #84]	; (800c6b0 <TIM_OC1_SetConfig+0xd8>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d003      	beq.n	800c666 <TIM_OC1_SetConfig+0x8e>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	4a14      	ldr	r2, [pc, #80]	; (800c6b4 <TIM_OC1_SetConfig+0xdc>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d111      	bne.n	800c68a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c666:	693b      	ldr	r3, [r7, #16]
 800c668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c66c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c66e:	693b      	ldr	r3, [r7, #16]
 800c670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	695b      	ldr	r3, [r3, #20]
 800c67a:	693a      	ldr	r2, [r7, #16]
 800c67c:	4313      	orrs	r3, r2
 800c67e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	693a      	ldr	r2, [r7, #16]
 800c686:	4313      	orrs	r3, r2
 800c688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	693a      	ldr	r2, [r7, #16]
 800c68e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	68fa      	ldr	r2, [r7, #12]
 800c694:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	685a      	ldr	r2, [r3, #4]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	697a      	ldr	r2, [r7, #20]
 800c6a2:	621a      	str	r2, [r3, #32]
}
 800c6a4:	bf00      	nop
 800c6a6:	371c      	adds	r7, #28
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr
 800c6b0:	40010000 	.word	0x40010000
 800c6b4:	40010400 	.word	0x40010400

0800c6b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b087      	sub	sp, #28
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6a1b      	ldr	r3, [r3, #32]
 800c6c6:	f023 0210 	bic.w	r2, r3, #16
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	6a1b      	ldr	r3, [r3, #32]
 800c6d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	685b      	ldr	r3, [r3, #4]
 800c6d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	699b      	ldr	r3, [r3, #24]
 800c6de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c6e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c6ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	021b      	lsls	r3, r3, #8
 800c6f6:	68fa      	ldr	r2, [r7, #12]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	f023 0320 	bic.w	r3, r3, #32
 800c702:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	689b      	ldr	r3, [r3, #8]
 800c708:	011b      	lsls	r3, r3, #4
 800c70a:	697a      	ldr	r2, [r7, #20]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	4a22      	ldr	r2, [pc, #136]	; (800c79c <TIM_OC2_SetConfig+0xe4>)
 800c714:	4293      	cmp	r3, r2
 800c716:	d003      	beq.n	800c720 <TIM_OC2_SetConfig+0x68>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	4a21      	ldr	r2, [pc, #132]	; (800c7a0 <TIM_OC2_SetConfig+0xe8>)
 800c71c:	4293      	cmp	r3, r2
 800c71e:	d10d      	bne.n	800c73c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	68db      	ldr	r3, [r3, #12]
 800c72c:	011b      	lsls	r3, r3, #4
 800c72e:	697a      	ldr	r2, [r7, #20]
 800c730:	4313      	orrs	r3, r2
 800c732:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c73a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	4a17      	ldr	r2, [pc, #92]	; (800c79c <TIM_OC2_SetConfig+0xe4>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d003      	beq.n	800c74c <TIM_OC2_SetConfig+0x94>
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	4a16      	ldr	r2, [pc, #88]	; (800c7a0 <TIM_OC2_SetConfig+0xe8>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d113      	bne.n	800c774 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c75a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	695b      	ldr	r3, [r3, #20]
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	693a      	ldr	r2, [r7, #16]
 800c764:	4313      	orrs	r3, r2
 800c766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	699b      	ldr	r3, [r3, #24]
 800c76c:	009b      	lsls	r3, r3, #2
 800c76e:	693a      	ldr	r2, [r7, #16]
 800c770:	4313      	orrs	r3, r2
 800c772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	693a      	ldr	r2, [r7, #16]
 800c778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	68fa      	ldr	r2, [r7, #12]
 800c77e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c780:	683b      	ldr	r3, [r7, #0]
 800c782:	685a      	ldr	r2, [r3, #4]
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	697a      	ldr	r2, [r7, #20]
 800c78c:	621a      	str	r2, [r3, #32]
}
 800c78e:	bf00      	nop
 800c790:	371c      	adds	r7, #28
 800c792:	46bd      	mov	sp, r7
 800c794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c798:	4770      	bx	lr
 800c79a:	bf00      	nop
 800c79c:	40010000 	.word	0x40010000
 800c7a0:	40010400 	.word	0x40010400

0800c7a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c7a4:	b480      	push	{r7}
 800c7a6:	b087      	sub	sp, #28
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
 800c7ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	6a1b      	ldr	r3, [r3, #32]
 800c7b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	6a1b      	ldr	r3, [r3, #32]
 800c7be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	685b      	ldr	r3, [r3, #4]
 800c7c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	69db      	ldr	r3, [r3, #28]
 800c7ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c7d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f023 0303 	bic.w	r3, r3, #3
 800c7da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	68fa      	ldr	r2, [r7, #12]
 800c7e2:	4313      	orrs	r3, r2
 800c7e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c7ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	689b      	ldr	r3, [r3, #8]
 800c7f2:	021b      	lsls	r3, r3, #8
 800c7f4:	697a      	ldr	r2, [r7, #20]
 800c7f6:	4313      	orrs	r3, r2
 800c7f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	4a21      	ldr	r2, [pc, #132]	; (800c884 <TIM_OC3_SetConfig+0xe0>)
 800c7fe:	4293      	cmp	r3, r2
 800c800:	d003      	beq.n	800c80a <TIM_OC3_SetConfig+0x66>
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	4a20      	ldr	r2, [pc, #128]	; (800c888 <TIM_OC3_SetConfig+0xe4>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d10d      	bne.n	800c826 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	68db      	ldr	r3, [r3, #12]
 800c816:	021b      	lsls	r3, r3, #8
 800c818:	697a      	ldr	r2, [r7, #20]
 800c81a:	4313      	orrs	r3, r2
 800c81c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	4a16      	ldr	r2, [pc, #88]	; (800c884 <TIM_OC3_SetConfig+0xe0>)
 800c82a:	4293      	cmp	r3, r2
 800c82c:	d003      	beq.n	800c836 <TIM_OC3_SetConfig+0x92>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	4a15      	ldr	r2, [pc, #84]	; (800c888 <TIM_OC3_SetConfig+0xe4>)
 800c832:	4293      	cmp	r3, r2
 800c834:	d113      	bne.n	800c85e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c83c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	695b      	ldr	r3, [r3, #20]
 800c84a:	011b      	lsls	r3, r3, #4
 800c84c:	693a      	ldr	r2, [r7, #16]
 800c84e:	4313      	orrs	r3, r2
 800c850:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	699b      	ldr	r3, [r3, #24]
 800c856:	011b      	lsls	r3, r3, #4
 800c858:	693a      	ldr	r2, [r7, #16]
 800c85a:	4313      	orrs	r3, r2
 800c85c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	693a      	ldr	r2, [r7, #16]
 800c862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	685a      	ldr	r2, [r3, #4]
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	697a      	ldr	r2, [r7, #20]
 800c876:	621a      	str	r2, [r3, #32]
}
 800c878:	bf00      	nop
 800c87a:	371c      	adds	r7, #28
 800c87c:	46bd      	mov	sp, r7
 800c87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c882:	4770      	bx	lr
 800c884:	40010000 	.word	0x40010000
 800c888:	40010400 	.word	0x40010400

0800c88c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c88c:	b480      	push	{r7}
 800c88e:	b087      	sub	sp, #28
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
 800c894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6a1b      	ldr	r3, [r3, #32]
 800c89a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	6a1b      	ldr	r3, [r3, #32]
 800c8a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	685b      	ldr	r3, [r3, #4]
 800c8ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	69db      	ldr	r3, [r3, #28]
 800c8b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c8ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	021b      	lsls	r3, r3, #8
 800c8ca:	68fa      	ldr	r2, [r7, #12]
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c8d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	689b      	ldr	r3, [r3, #8]
 800c8dc:	031b      	lsls	r3, r3, #12
 800c8de:	693a      	ldr	r2, [r7, #16]
 800c8e0:	4313      	orrs	r3, r2
 800c8e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	4a12      	ldr	r2, [pc, #72]	; (800c930 <TIM_OC4_SetConfig+0xa4>)
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	d003      	beq.n	800c8f4 <TIM_OC4_SetConfig+0x68>
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	4a11      	ldr	r2, [pc, #68]	; (800c934 <TIM_OC4_SetConfig+0xa8>)
 800c8f0:	4293      	cmp	r3, r2
 800c8f2:	d109      	bne.n	800c908 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c8fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	695b      	ldr	r3, [r3, #20]
 800c900:	019b      	lsls	r3, r3, #6
 800c902:	697a      	ldr	r2, [r7, #20]
 800c904:	4313      	orrs	r3, r2
 800c906:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	697a      	ldr	r2, [r7, #20]
 800c90c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	68fa      	ldr	r2, [r7, #12]
 800c912:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	685a      	ldr	r2, [r3, #4]
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	693a      	ldr	r2, [r7, #16]
 800c920:	621a      	str	r2, [r3, #32]
}
 800c922:	bf00      	nop
 800c924:	371c      	adds	r7, #28
 800c926:	46bd      	mov	sp, r7
 800c928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92c:	4770      	bx	lr
 800c92e:	bf00      	nop
 800c930:	40010000 	.word	0x40010000
 800c934:	40010400 	.word	0x40010400

0800c938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c938:	b480      	push	{r7}
 800c93a:	b085      	sub	sp, #20
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c948:	2b01      	cmp	r3, #1
 800c94a:	d101      	bne.n	800c950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c94c:	2302      	movs	r3, #2
 800c94e:	e05a      	b.n	800ca06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2201      	movs	r2, #1
 800c954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2202      	movs	r2, #2
 800c95c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	685b      	ldr	r3, [r3, #4]
 800c966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	689b      	ldr	r3, [r3, #8]
 800c96e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c976:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	68fa      	ldr	r2, [r7, #12]
 800c97e:	4313      	orrs	r3, r2
 800c980:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	68fa      	ldr	r2, [r7, #12]
 800c988:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4a21      	ldr	r2, [pc, #132]	; (800ca14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d022      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c99c:	d01d      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	4a1d      	ldr	r2, [pc, #116]	; (800ca18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c9a4:	4293      	cmp	r3, r2
 800c9a6:	d018      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	4a1b      	ldr	r2, [pc, #108]	; (800ca1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d013      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	4a1a      	ldr	r2, [pc, #104]	; (800ca20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c9b8:	4293      	cmp	r3, r2
 800c9ba:	d00e      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	4a18      	ldr	r2, [pc, #96]	; (800ca24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c9c2:	4293      	cmp	r3, r2
 800c9c4:	d009      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	4a17      	ldr	r2, [pc, #92]	; (800ca28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	d004      	beq.n	800c9da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	4a15      	ldr	r2, [pc, #84]	; (800ca2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d10c      	bne.n	800c9f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c9e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	685b      	ldr	r3, [r3, #4]
 800c9e6:	68ba      	ldr	r2, [r7, #8]
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	68ba      	ldr	r2, [r7, #8]
 800c9f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2201      	movs	r2, #1
 800c9f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ca04:	2300      	movs	r3, #0
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3714      	adds	r7, #20
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca10:	4770      	bx	lr
 800ca12:	bf00      	nop
 800ca14:	40010000 	.word	0x40010000
 800ca18:	40000400 	.word	0x40000400
 800ca1c:	40000800 	.word	0x40000800
 800ca20:	40000c00 	.word	0x40000c00
 800ca24:	40010400 	.word	0x40010400
 800ca28:	40014000 	.word	0x40014000
 800ca2c:	40001800 	.word	0x40001800

0800ca30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ca30:	b480      	push	{r7}
 800ca32:	b083      	sub	sp, #12
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ca38:	bf00      	nop
 800ca3a:	370c      	adds	r7, #12
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr

0800ca44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ca4c:	bf00      	nop
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b082      	sub	sp, #8
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d101      	bne.n	800ca6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ca66:	2301      	movs	r3, #1
 800ca68:	e03f      	b.n	800caea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca70:	b2db      	uxtb	r3, r3
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d106      	bne.n	800ca84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	2200      	movs	r2, #0
 800ca7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f7f6 f9b2 	bl	8002de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2224      	movs	r2, #36	; 0x24
 800ca88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	68da      	ldr	r2, [r3, #12]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ca9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f000 f9cb 	bl	800ce38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	691a      	ldr	r2, [r3, #16]
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cab0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	695a      	ldr	r2, [r3, #20]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cac0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	68da      	ldr	r2, [r3, #12]
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cad0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2200      	movs	r2, #0
 800cad6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2220      	movs	r2, #32
 800cadc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2220      	movs	r2, #32
 800cae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800cae8:	2300      	movs	r3, #0
}
 800caea:	4618      	mov	r0, r3
 800caec:	3708      	adds	r7, #8
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}

0800caf2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800caf2:	b580      	push	{r7, lr}
 800caf4:	b08a      	sub	sp, #40	; 0x28
 800caf6:	af02      	add	r7, sp, #8
 800caf8:	60f8      	str	r0, [r7, #12]
 800cafa:	60b9      	str	r1, [r7, #8]
 800cafc:	603b      	str	r3, [r7, #0]
 800cafe:	4613      	mov	r3, r2
 800cb00:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cb02:	2300      	movs	r3, #0
 800cb04:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb0c:	b2db      	uxtb	r3, r3
 800cb0e:	2b20      	cmp	r3, #32
 800cb10:	d17c      	bne.n	800cc0c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d002      	beq.n	800cb1e <HAL_UART_Transmit+0x2c>
 800cb18:	88fb      	ldrh	r3, [r7, #6]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d101      	bne.n	800cb22 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800cb1e:	2301      	movs	r3, #1
 800cb20:	e075      	b.n	800cc0e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cb28:	2b01      	cmp	r3, #1
 800cb2a:	d101      	bne.n	800cb30 <HAL_UART_Transmit+0x3e>
 800cb2c:	2302      	movs	r3, #2
 800cb2e:	e06e      	b.n	800cc0e <HAL_UART_Transmit+0x11c>
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	2201      	movs	r2, #1
 800cb34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	2221      	movs	r2, #33	; 0x21
 800cb42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cb46:	f7fb f913 	bl	8007d70 <HAL_GetTick>
 800cb4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	88fa      	ldrh	r2, [r7, #6]
 800cb50:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	88fa      	ldrh	r2, [r7, #6]
 800cb56:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb60:	d108      	bne.n	800cb74 <HAL_UART_Transmit+0x82>
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	691b      	ldr	r3, [r3, #16]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d104      	bne.n	800cb74 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	61bb      	str	r3, [r7, #24]
 800cb72:	e003      	b.n	800cb7c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800cb84:	e02a      	b.n	800cbdc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	9300      	str	r3, [sp, #0]
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	2180      	movs	r1, #128	; 0x80
 800cb90:	68f8      	ldr	r0, [r7, #12]
 800cb92:	f000 f8e2 	bl	800cd5a <UART_WaitOnFlagUntilTimeout>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d001      	beq.n	800cba0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800cb9c:	2303      	movs	r3, #3
 800cb9e:	e036      	b.n	800cc0e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800cba0:	69fb      	ldr	r3, [r7, #28]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d10b      	bne.n	800cbbe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cba6:	69bb      	ldr	r3, [r7, #24]
 800cba8:	881b      	ldrh	r3, [r3, #0]
 800cbaa:	461a      	mov	r2, r3
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cbb4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800cbb6:	69bb      	ldr	r3, [r7, #24]
 800cbb8:	3302      	adds	r3, #2
 800cbba:	61bb      	str	r3, [r7, #24]
 800cbbc:	e007      	b.n	800cbce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800cbbe:	69fb      	ldr	r3, [r7, #28]
 800cbc0:	781a      	ldrb	r2, [r3, #0]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cbc8:	69fb      	ldr	r3, [r7, #28]
 800cbca:	3301      	adds	r3, #1
 800cbcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cbd2:	b29b      	uxth	r3, r3
 800cbd4:	3b01      	subs	r3, #1
 800cbd6:	b29a      	uxth	r2, r3
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cbe0:	b29b      	uxth	r3, r3
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d1cf      	bne.n	800cb86 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	9300      	str	r3, [sp, #0]
 800cbea:	697b      	ldr	r3, [r7, #20]
 800cbec:	2200      	movs	r2, #0
 800cbee:	2140      	movs	r1, #64	; 0x40
 800cbf0:	68f8      	ldr	r0, [r7, #12]
 800cbf2:	f000 f8b2 	bl	800cd5a <UART_WaitOnFlagUntilTimeout>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d001      	beq.n	800cc00 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800cbfc:	2303      	movs	r3, #3
 800cbfe:	e006      	b.n	800cc0e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2220      	movs	r2, #32
 800cc04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800cc08:	2300      	movs	r3, #0
 800cc0a:	e000      	b.n	800cc0e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800cc0c:	2302      	movs	r3, #2
  }
}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3720      	adds	r7, #32
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}

0800cc16 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc16:	b580      	push	{r7, lr}
 800cc18:	b08a      	sub	sp, #40	; 0x28
 800cc1a:	af02      	add	r7, sp, #8
 800cc1c:	60f8      	str	r0, [r7, #12]
 800cc1e:	60b9      	str	r1, [r7, #8]
 800cc20:	603b      	str	r3, [r7, #0]
 800cc22:	4613      	mov	r3, r2
 800cc24:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cc26:	2300      	movs	r3, #0
 800cc28:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cc30:	b2db      	uxtb	r3, r3
 800cc32:	2b20      	cmp	r3, #32
 800cc34:	f040 808c 	bne.w	800cd50 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d002      	beq.n	800cc44 <HAL_UART_Receive+0x2e>
 800cc3e:	88fb      	ldrh	r3, [r7, #6]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d101      	bne.n	800cc48 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800cc44:	2301      	movs	r3, #1
 800cc46:	e084      	b.n	800cd52 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc4e:	2b01      	cmp	r3, #1
 800cc50:	d101      	bne.n	800cc56 <HAL_UART_Receive+0x40>
 800cc52:	2302      	movs	r3, #2
 800cc54:	e07d      	b.n	800cd52 <HAL_UART_Receive+0x13c>
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2201      	movs	r2, #1
 800cc5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	2200      	movs	r2, #0
 800cc62:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	2222      	movs	r2, #34	; 0x22
 800cc68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cc72:	f7fb f87d 	bl	8007d70 <HAL_GetTick>
 800cc76:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	88fa      	ldrh	r2, [r7, #6]
 800cc7c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	88fa      	ldrh	r2, [r7, #6]
 800cc82:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	689b      	ldr	r3, [r3, #8]
 800cc88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc8c:	d108      	bne.n	800cca0 <HAL_UART_Receive+0x8a>
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	691b      	ldr	r3, [r3, #16]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d104      	bne.n	800cca0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800cc96:	2300      	movs	r3, #0
 800cc98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	61bb      	str	r3, [r7, #24]
 800cc9e:	e003      	b.n	800cca8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cca4:	2300      	movs	r3, #0
 800cca6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800ccb0:	e043      	b.n	800cd3a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	9300      	str	r3, [sp, #0]
 800ccb6:	697b      	ldr	r3, [r7, #20]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	2120      	movs	r1, #32
 800ccbc:	68f8      	ldr	r0, [r7, #12]
 800ccbe:	f000 f84c 	bl	800cd5a <UART_WaitOnFlagUntilTimeout>
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d001      	beq.n	800cccc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800ccc8:	2303      	movs	r3, #3
 800ccca:	e042      	b.n	800cd52 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800cccc:	69fb      	ldr	r3, [r7, #28]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d10c      	bne.n	800ccec <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	b29b      	uxth	r3, r3
 800ccda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccde:	b29a      	uxth	r2, r3
 800cce0:	69bb      	ldr	r3, [r7, #24]
 800cce2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800cce4:	69bb      	ldr	r3, [r7, #24]
 800cce6:	3302      	adds	r3, #2
 800cce8:	61bb      	str	r3, [r7, #24]
 800ccea:	e01f      	b.n	800cd2c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	689b      	ldr	r3, [r3, #8]
 800ccf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ccf4:	d007      	beq.n	800cd06 <HAL_UART_Receive+0xf0>
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	689b      	ldr	r3, [r3, #8]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d10a      	bne.n	800cd14 <HAL_UART_Receive+0xfe>
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	691b      	ldr	r3, [r3, #16]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d106      	bne.n	800cd14 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	685b      	ldr	r3, [r3, #4]
 800cd0c:	b2da      	uxtb	r2, r3
 800cd0e:	69fb      	ldr	r3, [r7, #28]
 800cd10:	701a      	strb	r2, [r3, #0]
 800cd12:	e008      	b.n	800cd26 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	685b      	ldr	r3, [r3, #4]
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd20:	b2da      	uxtb	r2, r3
 800cd22:	69fb      	ldr	r3, [r7, #28]
 800cd24:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800cd26:	69fb      	ldr	r3, [r7, #28]
 800cd28:	3301      	adds	r3, #1
 800cd2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cd30:	b29b      	uxth	r3, r3
 800cd32:	3b01      	subs	r3, #1
 800cd34:	b29a      	uxth	r2, r3
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d1b6      	bne.n	800ccb2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	2220      	movs	r2, #32
 800cd48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	e000      	b.n	800cd52 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800cd50:	2302      	movs	r3, #2
  }
}
 800cd52:	4618      	mov	r0, r3
 800cd54:	3720      	adds	r7, #32
 800cd56:	46bd      	mov	sp, r7
 800cd58:	bd80      	pop	{r7, pc}

0800cd5a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800cd5a:	b580      	push	{r7, lr}
 800cd5c:	b090      	sub	sp, #64	; 0x40
 800cd5e:	af00      	add	r7, sp, #0
 800cd60:	60f8      	str	r0, [r7, #12]
 800cd62:	60b9      	str	r1, [r7, #8]
 800cd64:	603b      	str	r3, [r7, #0]
 800cd66:	4613      	mov	r3, r2
 800cd68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd6a:	e050      	b.n	800ce0e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd72:	d04c      	beq.n	800ce0e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800cd74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d007      	beq.n	800cd8a <UART_WaitOnFlagUntilTimeout+0x30>
 800cd7a:	f7fa fff9 	bl	8007d70 <HAL_GetTick>
 800cd7e:	4602      	mov	r2, r0
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	1ad3      	subs	r3, r2, r3
 800cd84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cd86:	429a      	cmp	r2, r3
 800cd88:	d241      	bcs.n	800ce0e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	330c      	adds	r3, #12
 800cd90:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd94:	e853 3f00 	ldrex	r3, [r3]
 800cd98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd9c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cda0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	330c      	adds	r3, #12
 800cda8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cdaa:	637a      	str	r2, [r7, #52]	; 0x34
 800cdac:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cdb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cdb2:	e841 2300 	strex	r3, r2, [r1]
 800cdb6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800cdb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d1e5      	bne.n	800cd8a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3314      	adds	r3, #20
 800cdc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	e853 3f00 	ldrex	r3, [r3]
 800cdcc:	613b      	str	r3, [r7, #16]
   return(result);
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	f023 0301 	bic.w	r3, r3, #1
 800cdd4:	63bb      	str	r3, [r7, #56]	; 0x38
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	3314      	adds	r3, #20
 800cddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdde:	623a      	str	r2, [r7, #32]
 800cde0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cde2:	69f9      	ldr	r1, [r7, #28]
 800cde4:	6a3a      	ldr	r2, [r7, #32]
 800cde6:	e841 2300 	strex	r3, r2, [r1]
 800cdea:	61bb      	str	r3, [r7, #24]
   return(result);
 800cdec:	69bb      	ldr	r3, [r7, #24]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d1e5      	bne.n	800cdbe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2220      	movs	r2, #32
 800cdf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	2220      	movs	r2, #32
 800cdfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	2200      	movs	r2, #0
 800ce06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800ce0a:	2303      	movs	r3, #3
 800ce0c:	e00f      	b.n	800ce2e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	681a      	ldr	r2, [r3, #0]
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	4013      	ands	r3, r2
 800ce18:	68ba      	ldr	r2, [r7, #8]
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	bf0c      	ite	eq
 800ce1e:	2301      	moveq	r3, #1
 800ce20:	2300      	movne	r3, #0
 800ce22:	b2db      	uxtb	r3, r3
 800ce24:	461a      	mov	r2, r3
 800ce26:	79fb      	ldrb	r3, [r7, #7]
 800ce28:	429a      	cmp	r2, r3
 800ce2a:	d09f      	beq.n	800cd6c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ce2c:	2300      	movs	r3, #0
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3740      	adds	r7, #64	; 0x40
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
	...

0800ce38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce3c:	b09f      	sub	sp, #124	; 0x7c
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	691b      	ldr	r3, [r3, #16]
 800ce48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ce4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce4e:	68d9      	ldr	r1, [r3, #12]
 800ce50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce52:	681a      	ldr	r2, [r3, #0]
 800ce54:	ea40 0301 	orr.w	r3, r0, r1
 800ce58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ce5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce5c:	689a      	ldr	r2, [r3, #8]
 800ce5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce60:	691b      	ldr	r3, [r3, #16]
 800ce62:	431a      	orrs	r2, r3
 800ce64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce66:	695b      	ldr	r3, [r3, #20]
 800ce68:	431a      	orrs	r2, r3
 800ce6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce6c:	69db      	ldr	r3, [r3, #28]
 800ce6e:	4313      	orrs	r3, r2
 800ce70:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800ce72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	68db      	ldr	r3, [r3, #12]
 800ce78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800ce7c:	f021 010c 	bic.w	r1, r1, #12
 800ce80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce82:	681a      	ldr	r2, [r3, #0]
 800ce84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ce86:	430b      	orrs	r3, r1
 800ce88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ce8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	695b      	ldr	r3, [r3, #20]
 800ce90:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ce94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce96:	6999      	ldr	r1, [r3, #24]
 800ce98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ce9a:	681a      	ldr	r2, [r3, #0]
 800ce9c:	ea40 0301 	orr.w	r3, r0, r1
 800cea0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cea4:	681a      	ldr	r2, [r3, #0]
 800cea6:	4bc5      	ldr	r3, [pc, #788]	; (800d1bc <UART_SetConfig+0x384>)
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d004      	beq.n	800ceb6 <UART_SetConfig+0x7e>
 800ceac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	4bc3      	ldr	r3, [pc, #780]	; (800d1c0 <UART_SetConfig+0x388>)
 800ceb2:	429a      	cmp	r2, r3
 800ceb4:	d103      	bne.n	800cebe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ceb6:	f7fd fa65 	bl	800a384 <HAL_RCC_GetPCLK2Freq>
 800ceba:	6778      	str	r0, [r7, #116]	; 0x74
 800cebc:	e002      	b.n	800cec4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cebe:	f7fd fa4d 	bl	800a35c <HAL_RCC_GetPCLK1Freq>
 800cec2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cec4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cec6:	69db      	ldr	r3, [r3, #28]
 800cec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cecc:	f040 80b6 	bne.w	800d03c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ced0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ced2:	461c      	mov	r4, r3
 800ced4:	f04f 0500 	mov.w	r5, #0
 800ced8:	4622      	mov	r2, r4
 800ceda:	462b      	mov	r3, r5
 800cedc:	1891      	adds	r1, r2, r2
 800cede:	6439      	str	r1, [r7, #64]	; 0x40
 800cee0:	415b      	adcs	r3, r3
 800cee2:	647b      	str	r3, [r7, #68]	; 0x44
 800cee4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800cee8:	1912      	adds	r2, r2, r4
 800ceea:	eb45 0303 	adc.w	r3, r5, r3
 800ceee:	f04f 0000 	mov.w	r0, #0
 800cef2:	f04f 0100 	mov.w	r1, #0
 800cef6:	00d9      	lsls	r1, r3, #3
 800cef8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800cefc:	00d0      	lsls	r0, r2, #3
 800cefe:	4602      	mov	r2, r0
 800cf00:	460b      	mov	r3, r1
 800cf02:	1911      	adds	r1, r2, r4
 800cf04:	6639      	str	r1, [r7, #96]	; 0x60
 800cf06:	416b      	adcs	r3, r5
 800cf08:	667b      	str	r3, [r7, #100]	; 0x64
 800cf0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	461a      	mov	r2, r3
 800cf10:	f04f 0300 	mov.w	r3, #0
 800cf14:	1891      	adds	r1, r2, r2
 800cf16:	63b9      	str	r1, [r7, #56]	; 0x38
 800cf18:	415b      	adcs	r3, r3
 800cf1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cf20:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800cf24:	f7f3 ff20 	bl	8000d68 <__aeabi_uldivmod>
 800cf28:	4602      	mov	r2, r0
 800cf2a:	460b      	mov	r3, r1
 800cf2c:	4ba5      	ldr	r3, [pc, #660]	; (800d1c4 <UART_SetConfig+0x38c>)
 800cf2e:	fba3 2302 	umull	r2, r3, r3, r2
 800cf32:	095b      	lsrs	r3, r3, #5
 800cf34:	011e      	lsls	r6, r3, #4
 800cf36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cf38:	461c      	mov	r4, r3
 800cf3a:	f04f 0500 	mov.w	r5, #0
 800cf3e:	4622      	mov	r2, r4
 800cf40:	462b      	mov	r3, r5
 800cf42:	1891      	adds	r1, r2, r2
 800cf44:	6339      	str	r1, [r7, #48]	; 0x30
 800cf46:	415b      	adcs	r3, r3
 800cf48:	637b      	str	r3, [r7, #52]	; 0x34
 800cf4a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800cf4e:	1912      	adds	r2, r2, r4
 800cf50:	eb45 0303 	adc.w	r3, r5, r3
 800cf54:	f04f 0000 	mov.w	r0, #0
 800cf58:	f04f 0100 	mov.w	r1, #0
 800cf5c:	00d9      	lsls	r1, r3, #3
 800cf5e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800cf62:	00d0      	lsls	r0, r2, #3
 800cf64:	4602      	mov	r2, r0
 800cf66:	460b      	mov	r3, r1
 800cf68:	1911      	adds	r1, r2, r4
 800cf6a:	65b9      	str	r1, [r7, #88]	; 0x58
 800cf6c:	416b      	adcs	r3, r5
 800cf6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cf70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	461a      	mov	r2, r3
 800cf76:	f04f 0300 	mov.w	r3, #0
 800cf7a:	1891      	adds	r1, r2, r2
 800cf7c:	62b9      	str	r1, [r7, #40]	; 0x28
 800cf7e:	415b      	adcs	r3, r3
 800cf80:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cf82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cf86:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800cf8a:	f7f3 feed 	bl	8000d68 <__aeabi_uldivmod>
 800cf8e:	4602      	mov	r2, r0
 800cf90:	460b      	mov	r3, r1
 800cf92:	4b8c      	ldr	r3, [pc, #560]	; (800d1c4 <UART_SetConfig+0x38c>)
 800cf94:	fba3 1302 	umull	r1, r3, r3, r2
 800cf98:	095b      	lsrs	r3, r3, #5
 800cf9a:	2164      	movs	r1, #100	; 0x64
 800cf9c:	fb01 f303 	mul.w	r3, r1, r3
 800cfa0:	1ad3      	subs	r3, r2, r3
 800cfa2:	00db      	lsls	r3, r3, #3
 800cfa4:	3332      	adds	r3, #50	; 0x32
 800cfa6:	4a87      	ldr	r2, [pc, #540]	; (800d1c4 <UART_SetConfig+0x38c>)
 800cfa8:	fba2 2303 	umull	r2, r3, r2, r3
 800cfac:	095b      	lsrs	r3, r3, #5
 800cfae:	005b      	lsls	r3, r3, #1
 800cfb0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cfb4:	441e      	add	r6, r3
 800cfb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f04f 0100 	mov.w	r1, #0
 800cfbe:	4602      	mov	r2, r0
 800cfc0:	460b      	mov	r3, r1
 800cfc2:	1894      	adds	r4, r2, r2
 800cfc4:	623c      	str	r4, [r7, #32]
 800cfc6:	415b      	adcs	r3, r3
 800cfc8:	627b      	str	r3, [r7, #36]	; 0x24
 800cfca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cfce:	1812      	adds	r2, r2, r0
 800cfd0:	eb41 0303 	adc.w	r3, r1, r3
 800cfd4:	f04f 0400 	mov.w	r4, #0
 800cfd8:	f04f 0500 	mov.w	r5, #0
 800cfdc:	00dd      	lsls	r5, r3, #3
 800cfde:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800cfe2:	00d4      	lsls	r4, r2, #3
 800cfe4:	4622      	mov	r2, r4
 800cfe6:	462b      	mov	r3, r5
 800cfe8:	1814      	adds	r4, r2, r0
 800cfea:	653c      	str	r4, [r7, #80]	; 0x50
 800cfec:	414b      	adcs	r3, r1
 800cfee:	657b      	str	r3, [r7, #84]	; 0x54
 800cff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cff2:	685b      	ldr	r3, [r3, #4]
 800cff4:	461a      	mov	r2, r3
 800cff6:	f04f 0300 	mov.w	r3, #0
 800cffa:	1891      	adds	r1, r2, r2
 800cffc:	61b9      	str	r1, [r7, #24]
 800cffe:	415b      	adcs	r3, r3
 800d000:	61fb      	str	r3, [r7, #28]
 800d002:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d006:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800d00a:	f7f3 fead 	bl	8000d68 <__aeabi_uldivmod>
 800d00e:	4602      	mov	r2, r0
 800d010:	460b      	mov	r3, r1
 800d012:	4b6c      	ldr	r3, [pc, #432]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d014:	fba3 1302 	umull	r1, r3, r3, r2
 800d018:	095b      	lsrs	r3, r3, #5
 800d01a:	2164      	movs	r1, #100	; 0x64
 800d01c:	fb01 f303 	mul.w	r3, r1, r3
 800d020:	1ad3      	subs	r3, r2, r3
 800d022:	00db      	lsls	r3, r3, #3
 800d024:	3332      	adds	r3, #50	; 0x32
 800d026:	4a67      	ldr	r2, [pc, #412]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d028:	fba2 2303 	umull	r2, r3, r2, r3
 800d02c:	095b      	lsrs	r3, r3, #5
 800d02e:	f003 0207 	and.w	r2, r3, #7
 800d032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	4432      	add	r2, r6
 800d038:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d03a:	e0b9      	b.n	800d1b0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d03c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d03e:	461c      	mov	r4, r3
 800d040:	f04f 0500 	mov.w	r5, #0
 800d044:	4622      	mov	r2, r4
 800d046:	462b      	mov	r3, r5
 800d048:	1891      	adds	r1, r2, r2
 800d04a:	6139      	str	r1, [r7, #16]
 800d04c:	415b      	adcs	r3, r3
 800d04e:	617b      	str	r3, [r7, #20]
 800d050:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d054:	1912      	adds	r2, r2, r4
 800d056:	eb45 0303 	adc.w	r3, r5, r3
 800d05a:	f04f 0000 	mov.w	r0, #0
 800d05e:	f04f 0100 	mov.w	r1, #0
 800d062:	00d9      	lsls	r1, r3, #3
 800d064:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d068:	00d0      	lsls	r0, r2, #3
 800d06a:	4602      	mov	r2, r0
 800d06c:	460b      	mov	r3, r1
 800d06e:	eb12 0804 	adds.w	r8, r2, r4
 800d072:	eb43 0905 	adc.w	r9, r3, r5
 800d076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d078:	685b      	ldr	r3, [r3, #4]
 800d07a:	4618      	mov	r0, r3
 800d07c:	f04f 0100 	mov.w	r1, #0
 800d080:	f04f 0200 	mov.w	r2, #0
 800d084:	f04f 0300 	mov.w	r3, #0
 800d088:	008b      	lsls	r3, r1, #2
 800d08a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d08e:	0082      	lsls	r2, r0, #2
 800d090:	4640      	mov	r0, r8
 800d092:	4649      	mov	r1, r9
 800d094:	f7f3 fe68 	bl	8000d68 <__aeabi_uldivmod>
 800d098:	4602      	mov	r2, r0
 800d09a:	460b      	mov	r3, r1
 800d09c:	4b49      	ldr	r3, [pc, #292]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d09e:	fba3 2302 	umull	r2, r3, r3, r2
 800d0a2:	095b      	lsrs	r3, r3, #5
 800d0a4:	011e      	lsls	r6, r3, #4
 800d0a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f04f 0100 	mov.w	r1, #0
 800d0ae:	4602      	mov	r2, r0
 800d0b0:	460b      	mov	r3, r1
 800d0b2:	1894      	adds	r4, r2, r2
 800d0b4:	60bc      	str	r4, [r7, #8]
 800d0b6:	415b      	adcs	r3, r3
 800d0b8:	60fb      	str	r3, [r7, #12]
 800d0ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d0be:	1812      	adds	r2, r2, r0
 800d0c0:	eb41 0303 	adc.w	r3, r1, r3
 800d0c4:	f04f 0400 	mov.w	r4, #0
 800d0c8:	f04f 0500 	mov.w	r5, #0
 800d0cc:	00dd      	lsls	r5, r3, #3
 800d0ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d0d2:	00d4      	lsls	r4, r2, #3
 800d0d4:	4622      	mov	r2, r4
 800d0d6:	462b      	mov	r3, r5
 800d0d8:	1814      	adds	r4, r2, r0
 800d0da:	64bc      	str	r4, [r7, #72]	; 0x48
 800d0dc:	414b      	adcs	r3, r1
 800d0de:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d0e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	f04f 0100 	mov.w	r1, #0
 800d0ea:	f04f 0200 	mov.w	r2, #0
 800d0ee:	f04f 0300 	mov.w	r3, #0
 800d0f2:	008b      	lsls	r3, r1, #2
 800d0f4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d0f8:	0082      	lsls	r2, r0, #2
 800d0fa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800d0fe:	f7f3 fe33 	bl	8000d68 <__aeabi_uldivmod>
 800d102:	4602      	mov	r2, r0
 800d104:	460b      	mov	r3, r1
 800d106:	4b2f      	ldr	r3, [pc, #188]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d108:	fba3 1302 	umull	r1, r3, r3, r2
 800d10c:	095b      	lsrs	r3, r3, #5
 800d10e:	2164      	movs	r1, #100	; 0x64
 800d110:	fb01 f303 	mul.w	r3, r1, r3
 800d114:	1ad3      	subs	r3, r2, r3
 800d116:	011b      	lsls	r3, r3, #4
 800d118:	3332      	adds	r3, #50	; 0x32
 800d11a:	4a2a      	ldr	r2, [pc, #168]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d11c:	fba2 2303 	umull	r2, r3, r2, r3
 800d120:	095b      	lsrs	r3, r3, #5
 800d122:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d126:	441e      	add	r6, r3
 800d128:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d12a:	4618      	mov	r0, r3
 800d12c:	f04f 0100 	mov.w	r1, #0
 800d130:	4602      	mov	r2, r0
 800d132:	460b      	mov	r3, r1
 800d134:	1894      	adds	r4, r2, r2
 800d136:	603c      	str	r4, [r7, #0]
 800d138:	415b      	adcs	r3, r3
 800d13a:	607b      	str	r3, [r7, #4]
 800d13c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d140:	1812      	adds	r2, r2, r0
 800d142:	eb41 0303 	adc.w	r3, r1, r3
 800d146:	f04f 0400 	mov.w	r4, #0
 800d14a:	f04f 0500 	mov.w	r5, #0
 800d14e:	00dd      	lsls	r5, r3, #3
 800d150:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d154:	00d4      	lsls	r4, r2, #3
 800d156:	4622      	mov	r2, r4
 800d158:	462b      	mov	r3, r5
 800d15a:	eb12 0a00 	adds.w	sl, r2, r0
 800d15e:	eb43 0b01 	adc.w	fp, r3, r1
 800d162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d164:	685b      	ldr	r3, [r3, #4]
 800d166:	4618      	mov	r0, r3
 800d168:	f04f 0100 	mov.w	r1, #0
 800d16c:	f04f 0200 	mov.w	r2, #0
 800d170:	f04f 0300 	mov.w	r3, #0
 800d174:	008b      	lsls	r3, r1, #2
 800d176:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d17a:	0082      	lsls	r2, r0, #2
 800d17c:	4650      	mov	r0, sl
 800d17e:	4659      	mov	r1, fp
 800d180:	f7f3 fdf2 	bl	8000d68 <__aeabi_uldivmod>
 800d184:	4602      	mov	r2, r0
 800d186:	460b      	mov	r3, r1
 800d188:	4b0e      	ldr	r3, [pc, #56]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d18a:	fba3 1302 	umull	r1, r3, r3, r2
 800d18e:	095b      	lsrs	r3, r3, #5
 800d190:	2164      	movs	r1, #100	; 0x64
 800d192:	fb01 f303 	mul.w	r3, r1, r3
 800d196:	1ad3      	subs	r3, r2, r3
 800d198:	011b      	lsls	r3, r3, #4
 800d19a:	3332      	adds	r3, #50	; 0x32
 800d19c:	4a09      	ldr	r2, [pc, #36]	; (800d1c4 <UART_SetConfig+0x38c>)
 800d19e:	fba2 2303 	umull	r2, r3, r2, r3
 800d1a2:	095b      	lsrs	r3, r3, #5
 800d1a4:	f003 020f 	and.w	r2, r3, #15
 800d1a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	4432      	add	r2, r6
 800d1ae:	609a      	str	r2, [r3, #8]
}
 800d1b0:	bf00      	nop
 800d1b2:	377c      	adds	r7, #124	; 0x7c
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ba:	bf00      	nop
 800d1bc:	40011000 	.word	0x40011000
 800d1c0:	40011400 	.word	0x40011400
 800d1c4:	51eb851f 	.word	0x51eb851f

0800d1c8 <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b086      	sub	sp, #24
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	60f8      	str	r0, [r7, #12]
 800d1d0:	60b9      	str	r1, [r7, #8]
 800d1d2:	603b      	str	r3, [r7, #0]
 800d1d4:	4613      	mov	r3, r2
 800d1d6:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 800d1d8:	bf00      	nop
 800d1da:	4b18      	ldr	r3, [pc, #96]	; (800d23c <sx126x_hal_write+0x74>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	4a18      	ldr	r2, [pc, #96]	; (800d240 <sx126x_hal_write+0x78>)
 800d1e0:	8812      	ldrh	r2, [r2, #0]
 800d1e2:	4611      	mov	r1, r2
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f7fb fb25 	bl	8008834 <HAL_GPIO_ReadPin>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d0f4      	beq.n	800d1da <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800d1f0:	4b14      	ldr	r3, [pc, #80]	; (800d244 <sx126x_hal_write+0x7c>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	4a14      	ldr	r2, [pc, #80]	; (800d248 <sx126x_hal_write+0x80>)
 800d1f6:	8811      	ldrh	r1, [r2, #0]
 800d1f8:	2200      	movs	r2, #0
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7fb fb32 	bl	8008864 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 800d200:	88fa      	ldrh	r2, [r7, #6]
 800d202:	2364      	movs	r3, #100	; 0x64
 800d204:	68b9      	ldr	r1, [r7, #8]
 800d206:	68f8      	ldr	r0, [r7, #12]
 800d208:	f7fe f91b 	bl	800b442 <HAL_SPI_Transmit>
 800d20c:	4603      	mov	r3, r0
 800d20e:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 800d210:	8c3a      	ldrh	r2, [r7, #32]
 800d212:	2364      	movs	r3, #100	; 0x64
 800d214:	6839      	ldr	r1, [r7, #0]
 800d216:	68f8      	ldr	r0, [r7, #12]
 800d218:	f7fe f913 	bl	800b442 <HAL_SPI_Transmit>
 800d21c:	4603      	mov	r3, r0
 800d21e:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800d220:	4b08      	ldr	r3, [pc, #32]	; (800d244 <sx126x_hal_write+0x7c>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4a08      	ldr	r2, [pc, #32]	; (800d248 <sx126x_hal_write+0x80>)
 800d226:	8811      	ldrh	r1, [r2, #0]
 800d228:	2201      	movs	r2, #1
 800d22a:	4618      	mov	r0, r3
 800d22c:	f7fb fb1a 	bl	8008864 <HAL_GPIO_WritePin>
    return status;
 800d230:	7dfb      	ldrb	r3, [r7, #23]
}
 800d232:	4618      	mov	r0, r3
 800d234:	3718      	adds	r7, #24
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	2000056c 	.word	0x2000056c
 800d240:	20000568 	.word	0x20000568
 800d244:	2000055c 	.word	0x2000055c
 800d248:	20000558 	.word	0x20000558

0800d24c <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b088      	sub	sp, #32
 800d250:	af02      	add	r7, sp, #8
 800d252:	60f8      	str	r0, [r7, #12]
 800d254:	60b9      	str	r1, [r7, #8]
 800d256:	603b      	str	r3, [r7, #0]
 800d258:	4613      	mov	r3, r2
 800d25a:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 800d25c:	bf00      	nop
 800d25e:	4b1e      	ldr	r3, [pc, #120]	; (800d2d8 <sx126x_hal_read+0x8c>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	4a1e      	ldr	r2, [pc, #120]	; (800d2dc <sx126x_hal_read+0x90>)
 800d264:	8812      	ldrh	r2, [r2, #0]
 800d266:	4611      	mov	r1, r2
 800d268:	4618      	mov	r0, r3
 800d26a:	f7fb fae3 	bl	8008834 <HAL_GPIO_ReadPin>
 800d26e:	4603      	mov	r3, r0
 800d270:	2b01      	cmp	r3, #1
 800d272:	d0f4      	beq.n	800d25e <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800d274:	4b1a      	ldr	r3, [pc, #104]	; (800d2e0 <sx126x_hal_read+0x94>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4a1a      	ldr	r2, [pc, #104]	; (800d2e4 <sx126x_hal_read+0x98>)
 800d27a:	8811      	ldrh	r1, [r2, #0]
 800d27c:	2200      	movs	r2, #0
 800d27e:	4618      	mov	r0, r3
 800d280:	f7fb faf0 	bl	8008864 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 800d284:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d288:	b29a      	uxth	r2, r3
 800d28a:	2364      	movs	r3, #100	; 0x64
 800d28c:	68b9      	ldr	r1, [r7, #8]
 800d28e:	68f8      	ldr	r0, [r7, #12]
 800d290:	f7fe f8d7 	bl	800b442 <HAL_SPI_Transmit>
 800d294:	4603      	mov	r3, r0
 800d296:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 800d298:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d29c:	68ba      	ldr	r2, [r7, #8]
 800d29e:	18d1      	adds	r1, r2, r3
 800d2a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d2a4:	b29b      	uxth	r3, r3
 800d2a6:	88fa      	ldrh	r2, [r7, #6]
 800d2a8:	1ad3      	subs	r3, r2, r3
 800d2aa:	b29b      	uxth	r3, r3
 800d2ac:	2264      	movs	r2, #100	; 0x64
 800d2ae:	9200      	str	r2, [sp, #0]
 800d2b0:	683a      	ldr	r2, [r7, #0]
 800d2b2:	68f8      	ldr	r0, [r7, #12]
 800d2b4:	f7fe fb12 	bl	800b8dc <HAL_SPI_TransmitReceive>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800d2bc:	4b08      	ldr	r3, [pc, #32]	; (800d2e0 <sx126x_hal_read+0x94>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	4a08      	ldr	r2, [pc, #32]	; (800d2e4 <sx126x_hal_read+0x98>)
 800d2c2:	8811      	ldrh	r1, [r2, #0]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f7fb facc 	bl	8008864 <HAL_GPIO_WritePin>
    return status;
 800d2cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	3718      	adds	r7, #24
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}
 800d2d6:	bf00      	nop
 800d2d8:	2000056c 	.word	0x2000056c
 800d2dc:	20000568 	.word	0x20000568
 800d2e0:	2000055c 	.word	0x2000055c
 800d2e4:	20000558 	.word	0x20000558

0800d2e8 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 800d2e8:	b480      	push	{r7}
 800d2ea:	b083      	sub	sp, #12
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
 800d2f0:	460b      	mov	r3, r1
 800d2f2:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 800d2f4:	4a05      	ldr	r2, [pc, #20]	; (800d30c <set_NSS_pin+0x24>)
 800d2f6:	887b      	ldrh	r3, [r7, #2]
 800d2f8:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 800d2fa:	4a05      	ldr	r2, [pc, #20]	; (800d310 <set_NSS_pin+0x28>)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6013      	str	r3, [r2, #0]
}
 800d300:	bf00      	nop
 800d302:	370c      	adds	r7, #12
 800d304:	46bd      	mov	sp, r7
 800d306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30a:	4770      	bx	lr
 800d30c:	20000558 	.word	0x20000558
 800d310:	2000055c 	.word	0x2000055c

0800d314 <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 800d314:	b480      	push	{r7}
 800d316:	b083      	sub	sp, #12
 800d318:	af00      	add	r7, sp, #0
 800d31a:	6078      	str	r0, [r7, #4]
 800d31c:	460b      	mov	r3, r1
 800d31e:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 800d320:	4a05      	ldr	r2, [pc, #20]	; (800d338 <set_BUSY_pin+0x24>)
 800d322:	887b      	ldrh	r3, [r7, #2]
 800d324:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 800d326:	4a05      	ldr	r2, [pc, #20]	; (800d33c <set_BUSY_pin+0x28>)
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6013      	str	r3, [r2, #0]
}
 800d32c:	bf00      	nop
 800d32e:	370c      	adds	r7, #12
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr
 800d338:	20000568 	.word	0x20000568
 800d33c:	2000056c 	.word	0x2000056c

0800d340 <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	460b      	mov	r3, r1
 800d34a:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 800d34c:	4a05      	ldr	r2, [pc, #20]	; (800d364 <set_NRESET_pin+0x24>)
 800d34e:	887b      	ldrh	r3, [r7, #2]
 800d350:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 800d352:	4a05      	ldr	r2, [pc, #20]	; (800d368 <set_NRESET_pin+0x28>)
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	6013      	str	r3, [r2, #0]
}
 800d358:	bf00      	nop
 800d35a:	370c      	adds	r7, #12
 800d35c:	46bd      	mov	sp, r7
 800d35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d362:	4770      	bx	lr
 800d364:	20000560 	.word	0x20000560
 800d368:	20000564 	.word	0x20000564

0800d36c <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 800d36c:	b480      	push	{r7}
 800d36e:	b083      	sub	sp, #12
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	460b      	mov	r3, r1
 800d376:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 800d378:	4a05      	ldr	r2, [pc, #20]	; (800d390 <set_DIO1_pin+0x24>)
 800d37a:	887b      	ldrh	r3, [r7, #2]
 800d37c:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 800d37e:	4a05      	ldr	r2, [pc, #20]	; (800d394 <set_DIO1_pin+0x28>)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6013      	str	r3, [r2, #0]
}
 800d384:	bf00      	nop
 800d386:	370c      	adds	r7, #12
 800d388:	46bd      	mov	sp, r7
 800d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38e:	4770      	bx	lr
 800d390:	20000570 	.word	0x20000570
 800d394:	20000574 	.word	0x20000574

0800d398 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 800d398:	b084      	sub	sp, #16
 800d39a:	b580      	push	{r7, lr}
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	f107 0c08 	add.w	ip, r7, #8
 800d3a2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 800d3a6:	4b07      	ldr	r3, [pc, #28]	; (800d3c4 <set_hspi+0x2c>)
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	f107 0308 	add.w	r3, r7, #8
 800d3ae:	2258      	movs	r2, #88	; 0x58
 800d3b0:	4619      	mov	r1, r3
 800d3b2:	f003 fcdb 	bl	8010d6c <memcpy>
}
 800d3b6:	bf00      	nop
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d3be:	b004      	add	sp, #16
 800d3c0:	4770      	bx	lr
 800d3c2:	bf00      	nop
 800d3c4:	20000578 	.word	0x20000578

0800d3c8 <Tx_setup>:

void Tx_setup(){
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b086      	sub	sp, #24
 800d3cc:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 800d3ce:	4b66      	ldr	r3, [pc, #408]	; (800d568 <Tx_setup+0x1a0>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	4a66      	ldr	r2, [pc, #408]	; (800d56c <Tx_setup+0x1a4>)
 800d3d4:	8811      	ldrh	r1, [r2, #0]
 800d3d6:	2201      	movs	r2, #1
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f7fb fa43 	bl	8008864 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800d3de:	4b64      	ldr	r3, [pc, #400]	; (800d570 <Tx_setup+0x1a8>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	4a64      	ldr	r2, [pc, #400]	; (800d574 <Tx_setup+0x1ac>)
 800d3e4:	8811      	ldrh	r1, [r2, #0]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7fb fa3b 	bl	8008864 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800d3ee:	2032      	movs	r0, #50	; 0x32
 800d3f0:	f7fa fcca 	bl	8007d88 <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 800d3f4:	4b5e      	ldr	r3, [pc, #376]	; (800d570 <Tx_setup+0x1a8>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	4a5e      	ldr	r2, [pc, #376]	; (800d574 <Tx_setup+0x1ac>)
 800d3fa:	8811      	ldrh	r1, [r2, #0]
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	4618      	mov	r0, r3
 800d400:	f7fb fa30 	bl	8008864 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 800d404:	2100      	movs	r1, #0
 800d406:	485c      	ldr	r0, [pc, #368]	; (800d578 <Tx_setup+0x1b0>)
 800d408:	f000 f8f2 	bl	800d5f0 <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 800d40c:	4b5b      	ldr	r3, [pc, #364]	; (800d57c <Tx_setup+0x1b4>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4619      	mov	r1, r3
 800d412:	4859      	ldr	r0, [pc, #356]	; (800d578 <Tx_setup+0x1b0>)
 800d414:	f000 fa76 	bl	800d904 <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 800d418:	4b59      	ldr	r3, [pc, #356]	; (800d580 <Tx_setup+0x1b8>)
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	4619      	mov	r1, r3
 800d41e:	4856      	ldr	r0, [pc, #344]	; (800d578 <Tx_setup+0x1b0>)
 800d420:	f000 faaa 	bl	800d978 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 800d424:	4b57      	ldr	r3, [pc, #348]	; (800d584 <Tx_setup+0x1bc>)
 800d426:	781b      	ldrb	r3, [r3, #0]
 800d428:	4619      	mov	r1, r3
 800d42a:	4853      	ldr	r0, [pc, #332]	; (800d578 <Tx_setup+0x1b0>)
 800d42c:	f000 f977 	bl	800d71e <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 800d430:	2101      	movs	r1, #1
 800d432:	4851      	ldr	r0, [pc, #324]	; (800d578 <Tx_setup+0x1b0>)
 800d434:	f000 fa24 	bl	800d880 <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 800d438:	4b53      	ldr	r3, [pc, #332]	; (800d588 <Tx_setup+0x1c0>)
 800d43a:	781b      	ldrb	r3, [r3, #0]
 800d43c:	2264      	movs	r2, #100	; 0x64
 800d43e:	4619      	mov	r1, r3
 800d440:	484d      	ldr	r0, [pc, #308]	; (800d578 <Tx_setup+0x1b0>)
 800d442:	f000 fa37 	bl	800d8b4 <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 800d446:	4b51      	ldr	r3, [pc, #324]	; (800d58c <Tx_setup+0x1c4>)
 800d448:	781b      	ldrb	r3, [r3, #0]
 800d44a:	4619      	mov	r1, r3
 800d44c:	484a      	ldr	r0, [pc, #296]	; (800d578 <Tx_setup+0x1b0>)
 800d44e:	f000 f903 	bl	800d658 <sx126x_cal>
    HAL_Delay(50);
 800d452:	2032      	movs	r0, #50	; 0x32
 800d454:	f7fa fc98 	bl	8007d88 <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 800d458:	4b4d      	ldr	r3, [pc, #308]	; (800d590 <Tx_setup+0x1c8>)
 800d45a:	781b      	ldrb	r3, [r3, #0]
 800d45c:	4619      	mov	r1, r3
 800d45e:	4846      	ldr	r0, [pc, #280]	; (800d578 <Tx_setup+0x1b0>)
 800d460:	f000 f8e0 	bl	800d624 <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 800d464:	4b4b      	ldr	r3, [pc, #300]	; (800d594 <Tx_setup+0x1cc>)
 800d466:	781b      	ldrb	r3, [r3, #0]
 800d468:	4a4b      	ldr	r2, [pc, #300]	; (800d598 <Tx_setup+0x1d0>)
 800d46a:	7812      	ldrb	r2, [r2, #0]
 800d46c:	4619      	mov	r1, r3
 800d46e:	4842      	ldr	r0, [pc, #264]	; (800d578 <Tx_setup+0x1b0>)
 800d470:	f000 f90c 	bl	800d68c <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 800d474:	2004      	movs	r0, #4
 800d476:	f003 fc69 	bl	8010d4c <malloc>
 800d47a:	4603      	mov	r3, r0
 800d47c:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 800d47e:	4b47      	ldr	r3, [pc, #284]	; (800d59c <Tx_setup+0x1d4>)
 800d480:	781a      	ldrb	r2, [r3, #0]
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 800d486:	4b46      	ldr	r3, [pc, #280]	; (800d5a0 <Tx_setup+0x1d8>)
 800d488:	781a      	ldrb	r2, [r3, #0]
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 800d48e:	4b45      	ldr	r3, [pc, #276]	; (800d5a4 <Tx_setup+0x1dc>)
 800d490:	781a      	ldrb	r2, [r3, #0]
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 800d496:	4b44      	ldr	r3, [pc, #272]	; (800d5a8 <Tx_setup+0x1e0>)
 800d498:	781a      	ldrb	r2, [r3, #0]
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 800d49e:	68f9      	ldr	r1, [r7, #12]
 800d4a0:	4835      	ldr	r0, [pc, #212]	; (800d578 <Tx_setup+0x1b0>)
 800d4a2:	f000 f917 	bl	800d6d4 <sx126x_set_pa_cfg>
    free(params);
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	f003 fc58 	bl	8010d5c <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 800d4ac:	4b3f      	ldr	r3, [pc, #252]	; (800d5ac <Tx_setup+0x1e4>)
 800d4ae:	781b      	ldrb	r3, [r3, #0]
 800d4b0:	b25b      	sxtb	r3, r3
 800d4b2:	4a3f      	ldr	r2, [pc, #252]	; (800d5b0 <Tx_setup+0x1e8>)
 800d4b4:	7812      	ldrb	r2, [r2, #0]
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	482f      	ldr	r0, [pc, #188]	; (800d578 <Tx_setup+0x1b0>)
 800d4ba:	f000 fa77 	bl	800d9ac <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 800d4be:	4b3d      	ldr	r3, [pc, #244]	; (800d5b4 <Tx_setup+0x1ec>)
 800d4c0:	781b      	ldrb	r3, [r3, #0]
 800d4c2:	4a3d      	ldr	r2, [pc, #244]	; (800d5b8 <Tx_setup+0x1f0>)
 800d4c4:	7812      	ldrb	r2, [r2, #0]
 800d4c6:	4619      	mov	r1, r3
 800d4c8:	482b      	ldr	r0, [pc, #172]	; (800d578 <Tx_setup+0x1b0>)
 800d4ca:	f000 fb2d 	bl	800db28 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 800d4ce:	2004      	movs	r0, #4
 800d4d0:	f003 fc3c 	bl	8010d4c <malloc>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 800d4d8:	4b38      	ldr	r3, [pc, #224]	; (800d5bc <Tx_setup+0x1f4>)
 800d4da:	781a      	ldrb	r2, [r3, #0]
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 800d4e0:	4b37      	ldr	r3, [pc, #220]	; (800d5c0 <Tx_setup+0x1f8>)
 800d4e2:	781a      	ldrb	r2, [r3, #0]
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 800d4e8:	4b36      	ldr	r3, [pc, #216]	; (800d5c4 <Tx_setup+0x1fc>)
 800d4ea:	781a      	ldrb	r2, [r3, #0]
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 800d4f0:	4b35      	ldr	r3, [pc, #212]	; (800d5c8 <Tx_setup+0x200>)
 800d4f2:	781a      	ldrb	r2, [r3, #0]
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 800d4f8:	68b9      	ldr	r1, [r7, #8]
 800d4fa:	481f      	ldr	r0, [pc, #124]	; (800d578 <Tx_setup+0x1b0>)
 800d4fc:	f000 fa7a 	bl	800d9f4 <sx126x_set_lora_mod_params>
    free(mod_params);
 800d500:	68b8      	ldr	r0, [r7, #8]
 800d502:	f003 fc2b 	bl	8010d5c <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800d506:	2006      	movs	r0, #6
 800d508:	f003 fc20 	bl	8010d4c <malloc>
 800d50c:	4603      	mov	r3, r0
 800d50e:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 800d510:	4b2e      	ldr	r3, [pc, #184]	; (800d5cc <Tx_setup+0x204>)
 800d512:	881a      	ldrh	r2, [r3, #0]
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 800d518:	4b2d      	ldr	r3, [pc, #180]	; (800d5d0 <Tx_setup+0x208>)
 800d51a:	781a      	ldrb	r2, [r3, #0]
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 800d520:	4b2c      	ldr	r3, [pc, #176]	; (800d5d4 <Tx_setup+0x20c>)
 800d522:	781a      	ldrb	r2, [r3, #0]
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 800d528:	4b2b      	ldr	r3, [pc, #172]	; (800d5d8 <Tx_setup+0x210>)
 800d52a:	781a      	ldrb	r2, [r3, #0]
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 800d530:	4b2a      	ldr	r3, [pc, #168]	; (800d5dc <Tx_setup+0x214>)
 800d532:	781a      	ldrb	r2, [r3, #0]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 800d538:	6879      	ldr	r1, [r7, #4]
 800d53a:	480f      	ldr	r0, [pc, #60]	; (800d578 <Tx_setup+0x1b0>)
 800d53c:	f000 fa86 	bl	800da4c <sx126x_set_lora_pkt_params>
    free(lora_params);
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f003 fc0b 	bl	8010d5c <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 800d546:	4b26      	ldr	r3, [pc, #152]	; (800d5e0 <Tx_setup+0x218>)
 800d548:	8819      	ldrh	r1, [r3, #0]
 800d54a:	4b26      	ldr	r3, [pc, #152]	; (800d5e4 <Tx_setup+0x21c>)
 800d54c:	881a      	ldrh	r2, [r3, #0]
 800d54e:	4b26      	ldr	r3, [pc, #152]	; (800d5e8 <Tx_setup+0x220>)
 800d550:	8818      	ldrh	r0, [r3, #0]
 800d552:	4b26      	ldr	r3, [pc, #152]	; (800d5ec <Tx_setup+0x224>)
 800d554:	881b      	ldrh	r3, [r3, #0]
 800d556:	9300      	str	r3, [sp, #0]
 800d558:	4603      	mov	r3, r0
 800d55a:	4807      	ldr	r0, [pc, #28]	; (800d578 <Tx_setup+0x1b0>)
 800d55c:	f000 f94c 	bl	800d7f8 <sx126x_set_dio_irq_params>

}
 800d560:	bf00      	nop
 800d562:	3710      	adds	r7, #16
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}
 800d568:	20000564 	.word	0x20000564
 800d56c:	20000560 	.word	0x20000560
 800d570:	2000055c 	.word	0x2000055c
 800d574:	20000558 	.word	0x20000558
 800d578:	20000578 	.word	0x20000578
 800d57c:	2000001c 	.word	0x2000001c
 800d580:	20000020 	.word	0x20000020
 800d584:	20000021 	.word	0x20000021
 800d588:	20000022 	.word	0x20000022
 800d58c:	20000024 	.word	0x20000024
 800d590:	20000023 	.word	0x20000023
 800d594:	20000025 	.word	0x20000025
 800d598:	20000026 	.word	0x20000026
 800d59c:	20000027 	.word	0x20000027
 800d5a0:	20000028 	.word	0x20000028
 800d5a4:	200005d0 	.word	0x200005d0
 800d5a8:	20000029 	.word	0x20000029
 800d5ac:	2000002a 	.word	0x2000002a
 800d5b0:	2000002b 	.word	0x2000002b
 800d5b4:	200005d1 	.word	0x200005d1
 800d5b8:	200005d2 	.word	0x200005d2
 800d5bc:	2000002c 	.word	0x2000002c
 800d5c0:	2000002d 	.word	0x2000002d
 800d5c4:	2000002e 	.word	0x2000002e
 800d5c8:	200005d3 	.word	0x200005d3
 800d5cc:	20000030 	.word	0x20000030
 800d5d0:	200005d4 	.word	0x200005d4
 800d5d4:	20000032 	.word	0x20000032
 800d5d8:	20000033 	.word	0x20000033
 800d5dc:	200005d5 	.word	0x200005d5
 800d5e0:	20000034 	.word	0x20000034
 800d5e4:	20000036 	.word	0x20000036
 800d5e8:	200005d6 	.word	0x200005d6
 800d5ec:	200005d8 	.word	0x200005d8

0800d5f0 <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b086      	sub	sp, #24
 800d5f4:	af02      	add	r7, sp, #8
 800d5f6:	6078      	str	r0, [r7, #4]
 800d5f8:	460b      	mov	r3, r1
 800d5fa:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 800d600:	2380      	movs	r3, #128	; 0x80
 800d602:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 800d604:	78fb      	ldrb	r3, [r7, #3]
 800d606:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 800d608:	f107 010c 	add.w	r1, r7, #12
 800d60c:	2300      	movs	r3, #0
 800d60e:	9300      	str	r3, [sp, #0]
 800d610:	2300      	movs	r3, #0
 800d612:	2202      	movs	r2, #2
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f7ff fdd7 	bl	800d1c8 <sx126x_hal_write>
 800d61a:	4603      	mov	r3, r0
}
 800d61c:	4618      	mov	r0, r3
 800d61e:	3710      	adds	r7, #16
 800d620:	46bd      	mov	sp, r7
 800d622:	bd80      	pop	{r7, pc}

0800d624 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b086      	sub	sp, #24
 800d628:	af02      	add	r7, sp, #8
 800d62a:	6078      	str	r0, [r7, #4]
 800d62c:	460b      	mov	r3, r1
 800d62e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 800d630:	2300      	movs	r3, #0
 800d632:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 800d634:	2396      	movs	r3, #150	; 0x96
 800d636:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 800d638:	78fb      	ldrb	r3, [r7, #3]
 800d63a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 800d63c:	f107 010c 	add.w	r1, r7, #12
 800d640:	2300      	movs	r3, #0
 800d642:	9300      	str	r3, [sp, #0]
 800d644:	2300      	movs	r3, #0
 800d646:	2202      	movs	r2, #2
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f7ff fdbd 	bl	800d1c8 <sx126x_hal_write>
 800d64e:	4603      	mov	r3, r0
}
 800d650:	4618      	mov	r0, r3
 800d652:	3710      	adds	r7, #16
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}

0800d658 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b086      	sub	sp, #24
 800d65c:	af02      	add	r7, sp, #8
 800d65e:	6078      	str	r0, [r7, #4]
 800d660:	460b      	mov	r3, r1
 800d662:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 800d664:	2300      	movs	r3, #0
 800d666:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 800d668:	2389      	movs	r3, #137	; 0x89
 800d66a:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 800d66c:	78fb      	ldrb	r3, [r7, #3]
 800d66e:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800d670:	f107 010c 	add.w	r1, r7, #12
 800d674:	2300      	movs	r3, #0
 800d676:	9300      	str	r3, [sp, #0]
 800d678:	2300      	movs	r3, #0
 800d67a:	2202      	movs	r2, #2
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f7ff fda3 	bl	800d1c8 <sx126x_hal_write>
 800d682:	4603      	mov	r3, r0
}
 800d684:	4618      	mov	r0, r3
 800d686:	3710      	adds	r7, #16
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}

0800d68c <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b086      	sub	sp, #24
 800d690:	af02      	add	r7, sp, #8
 800d692:	6078      	str	r0, [r7, #4]
 800d694:	460b      	mov	r3, r1
 800d696:	70fb      	strb	r3, [r7, #3]
 800d698:	4613      	mov	r3, r2
 800d69a:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 800d69c:	4b0c      	ldr	r3, [pc, #48]	; (800d6d0 <sx126x_cal_img_hex+0x44>)
 800d69e:	881b      	ldrh	r3, [r3, #0]
 800d6a0:	81bb      	strh	r3, [r7, #12]
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 800d6a6:	2398      	movs	r3, #152	; 0x98
 800d6a8:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 800d6aa:	78fb      	ldrb	r3, [r7, #3]
 800d6ac:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 800d6ae:	78bb      	ldrb	r3, [r7, #2]
 800d6b0:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 800d6b2:	f107 010c 	add.w	r1, r7, #12
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	9300      	str	r3, [sp, #0]
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	2203      	movs	r2, #3
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f7ff fd82 	bl	800d1c8 <sx126x_hal_write>
 800d6c4:	4603      	mov	r3, r0
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3710      	adds	r7, #16
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	bd80      	pop	{r7, pc}
 800d6ce:	bf00      	nop
 800d6d0:	0801851c 	.word	0x0801851c

0800d6d4 <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b086      	sub	sp, #24
 800d6d8:	af02      	add	r7, sp, #8
 800d6da:	6078      	str	r0, [r7, #4]
 800d6dc:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 800d6de:	2300      	movs	r3, #0
 800d6e0:	60bb      	str	r3, [r7, #8]
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 800d6e6:	2395      	movs	r3, #149	; 0x95
 800d6e8:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	785b      	ldrb	r3, [r3, #1]
 800d6f4:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	789b      	ldrb	r3, [r3, #2]
 800d6fa:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	78db      	ldrb	r3, [r3, #3]
 800d700:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 800d702:	f107 0108 	add.w	r1, r7, #8
 800d706:	2300      	movs	r3, #0
 800d708:	9300      	str	r3, [sp, #0]
 800d70a:	2300      	movs	r3, #0
 800d70c:	2205      	movs	r2, #5
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f7ff fd5a 	bl	800d1c8 <sx126x_hal_write>
 800d714:	4603      	mov	r3, r0
}
 800d716:	4618      	mov	r0, r3
 800d718:	3710      	adds	r7, #16
 800d71a:	46bd      	mov	sp, r7
 800d71c:	bd80      	pop	{r7, pc}

0800d71e <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 800d71e:	b580      	push	{r7, lr}
 800d720:	b086      	sub	sp, #24
 800d722:	af02      	add	r7, sp, #8
 800d724:	6078      	str	r0, [r7, #4]
 800d726:	460b      	mov	r3, r1
 800d728:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 800d72a:	2300      	movs	r3, #0
 800d72c:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 800d72e:	2393      	movs	r3, #147	; 0x93
 800d730:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 800d732:	78fb      	ldrb	r3, [r7, #3]
 800d734:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 800d736:	f107 010c 	add.w	r1, r7, #12
 800d73a:	2300      	movs	r3, #0
 800d73c:	9300      	str	r3, [sp, #0]
 800d73e:	2300      	movs	r3, #0
 800d740:	2202      	movs	r2, #2
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	f7ff fd40 	bl	800d1c8 <sx126x_hal_write>
 800d748:	4603      	mov	r3, r0
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3710      	adds	r7, #16
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
	...

0800d754 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b088      	sub	sp, #32
 800d758:	af02      	add	r7, sp, #8
 800d75a:	60f8      	str	r0, [r7, #12]
 800d75c:	607a      	str	r2, [r7, #4]
 800d75e:	461a      	mov	r2, r3
 800d760:	460b      	mov	r3, r1
 800d762:	817b      	strh	r3, [r7, #10]
 800d764:	4613      	mov	r3, r2
 800d766:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 800d768:	4b0e      	ldr	r3, [pc, #56]	; (800d7a4 <sx126x_write_register+0x50>)
 800d76a:	881b      	ldrh	r3, [r3, #0]
 800d76c:	82bb      	strh	r3, [r7, #20]
 800d76e:	2300      	movs	r3, #0
 800d770:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800d772:	230d      	movs	r3, #13
 800d774:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 800d776:	897b      	ldrh	r3, [r7, #10]
 800d778:	0a1b      	lsrs	r3, r3, #8
 800d77a:	b29b      	uxth	r3, r3
 800d77c:	b2db      	uxtb	r3, r3
 800d77e:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 800d780:	897b      	ldrh	r3, [r7, #10]
 800d782:	b2db      	uxtb	r3, r3
 800d784:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 800d786:	7a7b      	ldrb	r3, [r7, #9]
 800d788:	b29b      	uxth	r3, r3
 800d78a:	f107 0114 	add.w	r1, r7, #20
 800d78e:	9300      	str	r3, [sp, #0]
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2203      	movs	r2, #3
 800d794:	68f8      	ldr	r0, [r7, #12]
 800d796:	f7ff fd17 	bl	800d1c8 <sx126x_hal_write>
 800d79a:	4603      	mov	r3, r0
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3718      	adds	r7, #24
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}
 800d7a4:	0801851c 	.word	0x0801851c

0800d7a8 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b088      	sub	sp, #32
 800d7ac:	af02      	add	r7, sp, #8
 800d7ae:	60f8      	str	r0, [r7, #12]
 800d7b0:	607a      	str	r2, [r7, #4]
 800d7b2:	461a      	mov	r2, r3
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	817b      	strh	r3, [r7, #10]
 800d7b8:	4613      	mov	r3, r2
 800d7ba:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 800d7bc:	2300      	movs	r3, #0
 800d7be:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 800d7c0:	2303      	movs	r3, #3
 800d7c2:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 800d7c4:	231d      	movs	r3, #29
 800d7c6:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 800d7c8:	897b      	ldrh	r3, [r7, #10]
 800d7ca:	0a1b      	lsrs	r3, r3, #8
 800d7cc:	b29b      	uxth	r3, r3
 800d7ce:	b2db      	uxtb	r3, r3
 800d7d0:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 800d7d2:	897b      	ldrh	r3, [r7, #10]
 800d7d4:	b2db      	uxtb	r3, r3
 800d7d6:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 800d7d8:	f107 0110 	add.w	r1, r7, #16
 800d7dc:	7a7b      	ldrb	r3, [r7, #9]
 800d7de:	9300      	str	r3, [sp, #0]
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2204      	movs	r2, #4
 800d7e4:	68f8      	ldr	r0, [r7, #12]
 800d7e6:	f7ff fd31 	bl	800d24c <sx126x_hal_read>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	75fb      	strb	r3, [r7, #23]

    return status;
 800d7ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3718      	adds	r7, #24
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b08a      	sub	sp, #40	; 0x28
 800d7fc:	af02      	add	r7, sp, #8
 800d7fe:	60f8      	str	r0, [r7, #12]
 800d800:	4608      	mov	r0, r1
 800d802:	4611      	mov	r1, r2
 800d804:	461a      	mov	r2, r3
 800d806:	4603      	mov	r3, r0
 800d808:	817b      	strh	r3, [r7, #10]
 800d80a:	460b      	mov	r3, r1
 800d80c:	813b      	strh	r3, [r7, #8]
 800d80e:	4613      	mov	r3, r2
 800d810:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 800d812:	2300      	movs	r3, #0
 800d814:	617b      	str	r3, [r7, #20]
 800d816:	f107 0318 	add.w	r3, r7, #24
 800d81a:	2200      	movs	r2, #0
 800d81c:	601a      	str	r2, [r3, #0]
 800d81e:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 800d820:	2308      	movs	r3, #8
 800d822:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800d824:	897b      	ldrh	r3, [r7, #10]
 800d826:	0a1b      	lsrs	r3, r3, #8
 800d828:	b29b      	uxth	r3, r3
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 800d82e:	897b      	ldrh	r3, [r7, #10]
 800d830:	b2db      	uxtb	r3, r3
 800d832:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 800d834:	893b      	ldrh	r3, [r7, #8]
 800d836:	0a1b      	lsrs	r3, r3, #8
 800d838:	b29b      	uxth	r3, r3
 800d83a:	b2db      	uxtb	r3, r3
 800d83c:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 800d83e:	893b      	ldrh	r3, [r7, #8]
 800d840:	b2db      	uxtb	r3, r3
 800d842:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 800d844:	88fb      	ldrh	r3, [r7, #6]
 800d846:	0a1b      	lsrs	r3, r3, #8
 800d848:	b29b      	uxth	r3, r3
 800d84a:	b2db      	uxtb	r3, r3
 800d84c:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 800d84e:	88fb      	ldrh	r3, [r7, #6]
 800d850:	b2db      	uxtb	r3, r3
 800d852:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 800d854:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d856:	0a1b      	lsrs	r3, r3, #8
 800d858:	b29b      	uxth	r3, r3
 800d85a:	b2db      	uxtb	r3, r3
 800d85c:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 800d85e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d860:	b2db      	uxtb	r3, r3
 800d862:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800d864:	f107 0114 	add.w	r1, r7, #20
 800d868:	2300      	movs	r3, #0
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	2300      	movs	r3, #0
 800d86e:	2209      	movs	r2, #9
 800d870:	68f8      	ldr	r0, [r7, #12]
 800d872:	f7ff fca9 	bl	800d1c8 <sx126x_hal_write>
 800d876:	4603      	mov	r3, r0
}
 800d878:	4618      	mov	r0, r3
 800d87a:	3720      	adds	r7, #32
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b086      	sub	sp, #24
 800d884:	af02      	add	r7, sp, #8
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	460b      	mov	r3, r1
 800d88a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 800d88c:	2300      	movs	r3, #0
 800d88e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 800d890:	239d      	movs	r3, #157	; 0x9d
 800d892:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 800d894:	78fb      	ldrb	r3, [r7, #3]
 800d896:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 800d898:	f107 010c 	add.w	r1, r7, #12
 800d89c:	2300      	movs	r3, #0
 800d89e:	9300      	str	r3, [sp, #0]
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	2202      	movs	r2, #2
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f7ff fc8f 	bl	800d1c8 <sx126x_hal_write>
 800d8aa:	4603      	mov	r3, r0
}
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	3710      	adds	r7, #16
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}

0800d8b4 <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 800d8b4:	b580      	push	{r7, lr}
 800d8b6:	b088      	sub	sp, #32
 800d8b8:	af02      	add	r7, sp, #8
 800d8ba:	60f8      	str	r0, [r7, #12]
 800d8bc:	460b      	mov	r3, r1
 800d8be:	607a      	str	r2, [r7, #4]
 800d8c0:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	613b      	str	r3, [r7, #16]
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 800d8ca:	2397      	movs	r3, #151	; 0x97
 800d8cc:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 800d8ce:	7afb      	ldrb	r3, [r7, #11]
 800d8d0:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	0c1b      	lsrs	r3, r3, #16
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	0a1b      	lsrs	r3, r3, #8
 800d8de:	b2db      	uxtb	r3, r3
 800d8e0:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	b2db      	uxtb	r3, r3
 800d8e6:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 800d8e8:	f107 0110 	add.w	r1, r7, #16
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	9300      	str	r3, [sp, #0]
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	2205      	movs	r2, #5
 800d8f4:	68f8      	ldr	r0, [r7, #12]
 800d8f6:	f7ff fc67 	bl	800d1c8 <sx126x_hal_write>
 800d8fa:	4603      	mov	r3, r0
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	3718      	adds	r7, #24
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b084      	sub	sp, #16
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 800d90e:	6838      	ldr	r0, [r7, #0]
 800d910:	f000 f92e 	bl	800db70 <sx126x_convert_freq_in_hz_to_pll_step>
 800d914:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 800d916:	68f9      	ldr	r1, [r7, #12]
 800d918:	6878      	ldr	r0, [r7, #4]
 800d91a:	f000 f805 	bl	800d928 <sx126x_set_rf_freq_in_pll_steps>
 800d91e:	4603      	mov	r3, r0
}
 800d920:	4618      	mov	r0, r3
 800d922:	3710      	adds	r7, #16
 800d924:	46bd      	mov	sp, r7
 800d926:	bd80      	pop	{r7, pc}

0800d928 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 800d928:	b580      	push	{r7, lr}
 800d92a:	b086      	sub	sp, #24
 800d92c:	af02      	add	r7, sp, #8
 800d92e:	6078      	str	r0, [r7, #4]
 800d930:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 800d932:	2300      	movs	r3, #0
 800d934:	60bb      	str	r3, [r7, #8]
 800d936:	2300      	movs	r3, #0
 800d938:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 800d93a:	2386      	movs	r3, #134	; 0x86
 800d93c:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	0e1b      	lsrs	r3, r3, #24
 800d942:	b2db      	uxtb	r3, r3
 800d944:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	0c1b      	lsrs	r3, r3, #16
 800d94a:	b2db      	uxtb	r3, r3
 800d94c:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	0a1b      	lsrs	r3, r3, #8
 800d952:	b2db      	uxtb	r3, r3
 800d954:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	b2db      	uxtb	r3, r3
 800d95a:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 800d95c:	f107 0108 	add.w	r1, r7, #8
 800d960:	2300      	movs	r3, #0
 800d962:	9300      	str	r3, [sp, #0]
 800d964:	2300      	movs	r3, #0
 800d966:	2205      	movs	r2, #5
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f7ff fc2d 	bl	800d1c8 <sx126x_hal_write>
 800d96e:	4603      	mov	r3, r0
}
 800d970:	4618      	mov	r0, r3
 800d972:	3710      	adds	r7, #16
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b086      	sub	sp, #24
 800d97c:	af02      	add	r7, sp, #8
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	460b      	mov	r3, r1
 800d982:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 800d984:	2300      	movs	r3, #0
 800d986:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 800d988:	238a      	movs	r3, #138	; 0x8a
 800d98a:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 800d98c:	78fb      	ldrb	r3, [r7, #3]
 800d98e:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800d990:	f107 010c 	add.w	r1, r7, #12
 800d994:	2300      	movs	r3, #0
 800d996:	9300      	str	r3, [sp, #0]
 800d998:	2300      	movs	r3, #0
 800d99a:	2202      	movs	r2, #2
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f7ff fc13 	bl	800d1c8 <sx126x_hal_write>
 800d9a2:	4603      	mov	r3, r0
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3710      	adds	r7, #16
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b086      	sub	sp, #24
 800d9b0:	af02      	add	r7, sp, #8
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	460b      	mov	r3, r1
 800d9b6:	70fb      	strb	r3, [r7, #3]
 800d9b8:	4613      	mov	r3, r2
 800d9ba:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 800d9bc:	4b0c      	ldr	r3, [pc, #48]	; (800d9f0 <sx126x_set_tx_params+0x44>)
 800d9be:	881b      	ldrh	r3, [r3, #0]
 800d9c0:	81bb      	strh	r3, [r7, #12]
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 800d9c6:	238e      	movs	r3, #142	; 0x8e
 800d9c8:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 800d9ca:	78fb      	ldrb	r3, [r7, #3]
 800d9cc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 800d9ce:	78bb      	ldrb	r3, [r7, #2]
 800d9d0:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 800d9d2:	f107 010c 	add.w	r1, r7, #12
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	9300      	str	r3, [sp, #0]
 800d9da:	2300      	movs	r3, #0
 800d9dc:	2203      	movs	r2, #3
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f7ff fbf2 	bl	800d1c8 <sx126x_hal_write>
 800d9e4:	4603      	mov	r3, r0
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3710      	adds	r7, #16
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	0801851c 	.word	0x0801851c

0800d9f4 <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b086      	sub	sp, #24
 800d9f8:	af02      	add	r7, sp, #8
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800d9fe:	2303      	movs	r3, #3
 800da00:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 800da02:	2300      	movs	r3, #0
 800da04:	60bb      	str	r3, [r7, #8]
 800da06:	2300      	movs	r3, #0
 800da08:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 800da0a:	238b      	movs	r3, #139	; 0x8b
 800da0c:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	781b      	ldrb	r3, [r3, #0]
 800da12:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	785b      	ldrb	r3, [r3, #1]
 800da18:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	789b      	ldrb	r3, [r3, #2]
 800da1e:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 800da20:	683b      	ldr	r3, [r7, #0]
 800da22:	78db      	ldrb	r3, [r3, #3]
 800da24:	f003 0301 	and.w	r3, r3, #1
 800da28:	b2db      	uxtb	r3, r3
 800da2a:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 800da2c:	f107 0108 	add.w	r1, r7, #8
 800da30:	2300      	movs	r3, #0
 800da32:	9300      	str	r3, [sp, #0]
 800da34:	2300      	movs	r3, #0
 800da36:	2205      	movs	r2, #5
 800da38:	6878      	ldr	r0, [r7, #4]
 800da3a:	f7ff fbc5 	bl	800d1c8 <sx126x_hal_write>
 800da3e:	4603      	mov	r3, r0
 800da40:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 800da42:	7bfb      	ldrb	r3, [r7, #15]
}
 800da44:	4618      	mov	r0, r3
 800da46:	3710      	adds	r7, #16
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}

0800da4c <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b088      	sub	sp, #32
 800da50:	af02      	add	r7, sp, #8
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800da56:	2303      	movs	r3, #3
 800da58:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 800da5a:	2300      	movs	r3, #0
 800da5c:	613b      	str	r3, [r7, #16]
 800da5e:	f107 0314 	add.w	r3, r7, #20
 800da62:	2100      	movs	r1, #0
 800da64:	460a      	mov	r2, r1
 800da66:	801a      	strh	r2, [r3, #0]
 800da68:	460a      	mov	r2, r1
 800da6a:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 800da6c:	238c      	movs	r3, #140	; 0x8c
 800da6e:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	881b      	ldrh	r3, [r3, #0]
 800da74:	0a1b      	lsrs	r3, r3, #8
 800da76:	b29b      	uxth	r3, r3
 800da78:	b2db      	uxtb	r3, r3
 800da7a:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	881b      	ldrh	r3, [r3, #0]
 800da80:	b2db      	uxtb	r3, r3
 800da82:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	789b      	ldrb	r3, [r3, #2]
 800da88:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	78db      	ldrb	r3, [r3, #3]
 800da8e:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	791b      	ldrb	r3, [r3, #4]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d001      	beq.n	800da9c <sx126x_set_lora_pkt_params+0x50>
 800da98:	2301      	movs	r3, #1
 800da9a:	e000      	b.n	800da9e <sx126x_set_lora_pkt_params+0x52>
 800da9c:	2300      	movs	r3, #0
 800da9e:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	795b      	ldrb	r3, [r3, #5]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d001      	beq.n	800daac <sx126x_set_lora_pkt_params+0x60>
 800daa8:	2301      	movs	r3, #1
 800daaa:	e000      	b.n	800daae <sx126x_set_lora_pkt_params+0x62>
 800daac:	2300      	movs	r3, #0
 800daae:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 800dab0:	f107 0110 	add.w	r1, r7, #16
 800dab4:	2300      	movs	r3, #0
 800dab6:	9300      	str	r3, [sp, #0]
 800dab8:	2300      	movs	r3, #0
 800daba:	2207      	movs	r2, #7
 800dabc:	6878      	ldr	r0, [r7, #4]
 800dabe:	f7ff fb83 	bl	800d1c8 <sx126x_hal_write>
 800dac2:	4603      	mov	r3, r0
 800dac4:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 §15.4
    if( status == SX126X_STATUS_OK )
 800dac6:	7dfb      	ldrb	r3, [r7, #23]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d127      	bne.n	800db1c <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 800dacc:	2300      	movs	r3, #0
 800dace:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800dad0:	f107 020f 	add.w	r2, r7, #15
 800dad4:	2301      	movs	r3, #1
 800dad6:	f240 7136 	movw	r1, #1846	; 0x736
 800dada:	6878      	ldr	r0, [r7, #4]
 800dadc:	f7ff fe64 	bl	800d7a8 <sx126x_read_register>
 800dae0:	4603      	mov	r3, r0
 800dae2:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 800dae4:	7dfb      	ldrb	r3, [r7, #23]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d118      	bne.n	800db1c <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	795b      	ldrb	r3, [r3, #5]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d005      	beq.n	800dafe <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 800daf2:	7bfb      	ldrb	r3, [r7, #15]
 800daf4:	f023 0304 	bic.w	r3, r3, #4
 800daf8:	b2db      	uxtb	r3, r3
 800dafa:	73fb      	strb	r3, [r7, #15]
 800dafc:	e004      	b.n	800db08 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800dafe:	7bfb      	ldrb	r3, [r7, #15]
 800db00:	f043 0304 	orr.w	r3, r3, #4
 800db04:	b2db      	uxtb	r3, r3
 800db06:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800db08:	f107 020f 	add.w	r2, r7, #15
 800db0c:	2301      	movs	r3, #1
 800db0e:	f240 7136 	movw	r1, #1846	; 0x736
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f7ff fe1e 	bl	800d754 <sx126x_write_register>
 800db18:	4603      	mov	r3, r0
 800db1a:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 800db1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3718      	adds	r7, #24
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
	...

0800db28 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b086      	sub	sp, #24
 800db2c:	af02      	add	r7, sp, #8
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	460b      	mov	r3, r1
 800db32:	70fb      	strb	r3, [r7, #3]
 800db34:	4613      	mov	r3, r2
 800db36:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 800db38:	4b0c      	ldr	r3, [pc, #48]	; (800db6c <sx126x_set_buffer_base_address+0x44>)
 800db3a:	881b      	ldrh	r3, [r3, #0]
 800db3c:	81bb      	strh	r3, [r7, #12]
 800db3e:	2300      	movs	r3, #0
 800db40:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 800db42:	238f      	movs	r3, #143	; 0x8f
 800db44:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 800db46:	78fb      	ldrb	r3, [r7, #3]
 800db48:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 800db4a:	78bb      	ldrb	r3, [r7, #2]
 800db4c:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 800db4e:	f107 010c 	add.w	r1, r7, #12
 800db52:	2300      	movs	r3, #0
 800db54:	9300      	str	r3, [sp, #0]
 800db56:	2300      	movs	r3, #0
 800db58:	2203      	movs	r2, #3
 800db5a:	6878      	ldr	r0, [r7, #4]
 800db5c:	f7ff fb34 	bl	800d1c8 <sx126x_hal_write>
 800db60:	4603      	mov	r3, r0
}
 800db62:	4618      	mov	r0, r3
 800db64:	3710      	adds	r7, #16
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}
 800db6a:	bf00      	nop
 800db6c:	0801851c 	.word	0x0801851c

0800db70 <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 800db70:	b480      	push	{r7}
 800db72:	b085      	sub	sp, #20
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	4a0f      	ldr	r2, [pc, #60]	; (800dbb8 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800db7c:	fba2 2303 	umull	r2, r3, r2, r3
 800db80:	0b1b      	lsrs	r3, r3, #12
 800db82:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f643 5209 	movw	r2, #15625	; 0x3d09
 800db8a:	fb02 f303 	mul.w	r3, r2, r3
 800db8e:	687a      	ldr	r2, [r7, #4]
 800db90:	1ad3      	subs	r3, r2, r3
 800db92:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	039b      	lsls	r3, r3, #14
 800db9c:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800dba0:	3304      	adds	r3, #4
 800dba2:	4905      	ldr	r1, [pc, #20]	; (800dbb8 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800dba4:	fba1 1303 	umull	r1, r3, r1, r3
 800dba8:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800dbaa:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3714      	adds	r7, #20
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb6:	4770      	bx	lr
 800dbb8:	431bde83 	.word	0x431bde83

0800dbbc <__NVIC_SetPriority>:
{
 800dbbc:	b480      	push	{r7}
 800dbbe:	b083      	sub	sp, #12
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	6039      	str	r1, [r7, #0]
 800dbc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dbc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	db0a      	blt.n	800dbe6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	b2da      	uxtb	r2, r3
 800dbd4:	490c      	ldr	r1, [pc, #48]	; (800dc08 <__NVIC_SetPriority+0x4c>)
 800dbd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dbda:	0112      	lsls	r2, r2, #4
 800dbdc:	b2d2      	uxtb	r2, r2
 800dbde:	440b      	add	r3, r1
 800dbe0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800dbe4:	e00a      	b.n	800dbfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	b2da      	uxtb	r2, r3
 800dbea:	4908      	ldr	r1, [pc, #32]	; (800dc0c <__NVIC_SetPriority+0x50>)
 800dbec:	79fb      	ldrb	r3, [r7, #7]
 800dbee:	f003 030f 	and.w	r3, r3, #15
 800dbf2:	3b04      	subs	r3, #4
 800dbf4:	0112      	lsls	r2, r2, #4
 800dbf6:	b2d2      	uxtb	r2, r2
 800dbf8:	440b      	add	r3, r1
 800dbfa:	761a      	strb	r2, [r3, #24]
}
 800dbfc:	bf00      	nop
 800dbfe:	370c      	adds	r7, #12
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr
 800dc08:	e000e100 	.word	0xe000e100
 800dc0c:	e000ed00 	.word	0xe000ed00

0800dc10 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800dc10:	b580      	push	{r7, lr}
 800dc12:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800dc14:	4b05      	ldr	r3, [pc, #20]	; (800dc2c <SysTick_Handler+0x1c>)
 800dc16:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800dc18:	f001 fdba 	bl	800f790 <xTaskGetSchedulerState>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b01      	cmp	r3, #1
 800dc20:	d001      	beq.n	800dc26 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800dc22:	f002 fba1 	bl	8010368 <xPortSysTickHandler>
  }
}
 800dc26:	bf00      	nop
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	e000e010 	.word	0xe000e010

0800dc30 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800dc30:	b580      	push	{r7, lr}
 800dc32:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800dc34:	2100      	movs	r1, #0
 800dc36:	f06f 0004 	mvn.w	r0, #4
 800dc3a:	f7ff ffbf 	bl	800dbbc <__NVIC_SetPriority>
#endif
}
 800dc3e:	bf00      	nop
 800dc40:	bd80      	pop	{r7, pc}
	...

0800dc44 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800dc44:	b480      	push	{r7}
 800dc46:	b083      	sub	sp, #12
 800dc48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc4a:	f3ef 8305 	mrs	r3, IPSR
 800dc4e:	603b      	str	r3, [r7, #0]
  return(result);
 800dc50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d003      	beq.n	800dc5e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800dc56:	f06f 0305 	mvn.w	r3, #5
 800dc5a:	607b      	str	r3, [r7, #4]
 800dc5c:	e00c      	b.n	800dc78 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800dc5e:	4b0a      	ldr	r3, [pc, #40]	; (800dc88 <osKernelInitialize+0x44>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d105      	bne.n	800dc72 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800dc66:	4b08      	ldr	r3, [pc, #32]	; (800dc88 <osKernelInitialize+0x44>)
 800dc68:	2201      	movs	r2, #1
 800dc6a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	607b      	str	r3, [r7, #4]
 800dc70:	e002      	b.n	800dc78 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800dc72:	f04f 33ff 	mov.w	r3, #4294967295
 800dc76:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800dc78:	687b      	ldr	r3, [r7, #4]
}
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	370c      	adds	r7, #12
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc84:	4770      	bx	lr
 800dc86:	bf00      	nop
 800dc88:	200005dc 	.word	0x200005dc

0800dc8c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc92:	f3ef 8305 	mrs	r3, IPSR
 800dc96:	603b      	str	r3, [r7, #0]
  return(result);
 800dc98:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d003      	beq.n	800dca6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800dc9e:	f06f 0305 	mvn.w	r3, #5
 800dca2:	607b      	str	r3, [r7, #4]
 800dca4:	e010      	b.n	800dcc8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800dca6:	4b0b      	ldr	r3, [pc, #44]	; (800dcd4 <osKernelStart+0x48>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	2b01      	cmp	r3, #1
 800dcac:	d109      	bne.n	800dcc2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800dcae:	f7ff ffbf 	bl	800dc30 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800dcb2:	4b08      	ldr	r3, [pc, #32]	; (800dcd4 <osKernelStart+0x48>)
 800dcb4:	2202      	movs	r2, #2
 800dcb6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800dcb8:	f001 f8fe 	bl	800eeb8 <vTaskStartScheduler>
      stat = osOK;
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	607b      	str	r3, [r7, #4]
 800dcc0:	e002      	b.n	800dcc8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800dcc2:	f04f 33ff 	mov.w	r3, #4294967295
 800dcc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800dcc8:	687b      	ldr	r3, [r7, #4]
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3708      	adds	r7, #8
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bd80      	pop	{r7, pc}
 800dcd2:	bf00      	nop
 800dcd4:	200005dc 	.word	0x200005dc

0800dcd8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b08e      	sub	sp, #56	; 0x38
 800dcdc:	af04      	add	r7, sp, #16
 800dcde:	60f8      	str	r0, [r7, #12]
 800dce0:	60b9      	str	r1, [r7, #8]
 800dce2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800dce4:	2300      	movs	r3, #0
 800dce6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dce8:	f3ef 8305 	mrs	r3, IPSR
 800dcec:	617b      	str	r3, [r7, #20]
  return(result);
 800dcee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d17e      	bne.n	800ddf2 <osThreadNew+0x11a>
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d07b      	beq.n	800ddf2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800dcfa:	2380      	movs	r3, #128	; 0x80
 800dcfc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800dcfe:	2318      	movs	r3, #24
 800dd00:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800dd02:	2300      	movs	r3, #0
 800dd04:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800dd06:	f04f 33ff 	mov.w	r3, #4294967295
 800dd0a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d045      	beq.n	800dd9e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d002      	beq.n	800dd20 <osThreadNew+0x48>
        name = attr->name;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	699b      	ldr	r3, [r3, #24]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d002      	beq.n	800dd2e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	699b      	ldr	r3, [r3, #24]
 800dd2c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800dd2e:	69fb      	ldr	r3, [r7, #28]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d008      	beq.n	800dd46 <osThreadNew+0x6e>
 800dd34:	69fb      	ldr	r3, [r7, #28]
 800dd36:	2b38      	cmp	r3, #56	; 0x38
 800dd38:	d805      	bhi.n	800dd46 <osThreadNew+0x6e>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	685b      	ldr	r3, [r3, #4]
 800dd3e:	f003 0301 	and.w	r3, r3, #1
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d001      	beq.n	800dd4a <osThreadNew+0x72>
        return (NULL);
 800dd46:	2300      	movs	r3, #0
 800dd48:	e054      	b.n	800ddf4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	695b      	ldr	r3, [r3, #20]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d003      	beq.n	800dd5a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	695b      	ldr	r3, [r3, #20]
 800dd56:	089b      	lsrs	r3, r3, #2
 800dd58:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	689b      	ldr	r3, [r3, #8]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d00e      	beq.n	800dd80 <osThreadNew+0xa8>
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	68db      	ldr	r3, [r3, #12]
 800dd66:	2bbb      	cmp	r3, #187	; 0xbb
 800dd68:	d90a      	bls.n	800dd80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d006      	beq.n	800dd80 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	695b      	ldr	r3, [r3, #20]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d002      	beq.n	800dd80 <osThreadNew+0xa8>
        mem = 1;
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	61bb      	str	r3, [r7, #24]
 800dd7e:	e010      	b.n	800dda2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	689b      	ldr	r3, [r3, #8]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d10c      	bne.n	800dda2 <osThreadNew+0xca>
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	68db      	ldr	r3, [r3, #12]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d108      	bne.n	800dda2 <osThreadNew+0xca>
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	691b      	ldr	r3, [r3, #16]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d104      	bne.n	800dda2 <osThreadNew+0xca>
          mem = 0;
 800dd98:	2300      	movs	r3, #0
 800dd9a:	61bb      	str	r3, [r7, #24]
 800dd9c:	e001      	b.n	800dda2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800dd9e:	2300      	movs	r3, #0
 800dda0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	d110      	bne.n	800ddca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ddac:	687a      	ldr	r2, [r7, #4]
 800ddae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ddb0:	9202      	str	r2, [sp, #8]
 800ddb2:	9301      	str	r3, [sp, #4]
 800ddb4:	69fb      	ldr	r3, [r7, #28]
 800ddb6:	9300      	str	r3, [sp, #0]
 800ddb8:	68bb      	ldr	r3, [r7, #8]
 800ddba:	6a3a      	ldr	r2, [r7, #32]
 800ddbc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ddbe:	68f8      	ldr	r0, [r7, #12]
 800ddc0:	f000 fe1c 	bl	800e9fc <xTaskCreateStatic>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	613b      	str	r3, [r7, #16]
 800ddc8:	e013      	b.n	800ddf2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d110      	bne.n	800ddf2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ddd0:	6a3b      	ldr	r3, [r7, #32]
 800ddd2:	b29a      	uxth	r2, r3
 800ddd4:	f107 0310 	add.w	r3, r7, #16
 800ddd8:	9301      	str	r3, [sp, #4]
 800ddda:	69fb      	ldr	r3, [r7, #28]
 800dddc:	9300      	str	r3, [sp, #0]
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dde2:	68f8      	ldr	r0, [r7, #12]
 800dde4:	f000 fe67 	bl	800eab6 <xTaskCreate>
 800dde8:	4603      	mov	r3, r0
 800ddea:	2b01      	cmp	r3, #1
 800ddec:	d001      	beq.n	800ddf2 <osThreadNew+0x11a>
            hTask = NULL;
 800ddee:	2300      	movs	r3, #0
 800ddf0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ddf2:	693b      	ldr	r3, [r7, #16]
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3728      	adds	r7, #40	; 0x28
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}

0800ddfc <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b082      	sub	sp, #8
 800de00:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800de02:	f001 fcb5 	bl	800f770 <xTaskGetCurrentTaskHandle>
 800de06:	6078      	str	r0, [r7, #4]

  return (id);
 800de08:	687b      	ldr	r3, [r7, #4]
}
 800de0a:	4618      	mov	r0, r3
 800de0c:	3708      	adds	r7, #8
 800de0e:	46bd      	mov	sp, r7
 800de10:	bd80      	pop	{r7, pc}

0800de12 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 800de12:	b580      	push	{r7, lr}
 800de14:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 800de16:	2000      	movs	r0, #0
 800de18:	f000 ffa8 	bl	800ed6c <vTaskDelete>
#endif
  for (;;);
 800de1c:	e7fe      	b.n	800de1c <osThreadExit+0xa>

0800de1e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800de1e:	b580      	push	{r7, lr}
 800de20:	b084      	sub	sp, #16
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de26:	f3ef 8305 	mrs	r3, IPSR
 800de2a:	60bb      	str	r3, [r7, #8]
  return(result);
 800de2c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d003      	beq.n	800de3a <osDelay+0x1c>
    stat = osErrorISR;
 800de32:	f06f 0305 	mvn.w	r3, #5
 800de36:	60fb      	str	r3, [r7, #12]
 800de38:	e007      	b.n	800de4a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800de3a:	2300      	movs	r3, #0
 800de3c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d002      	beq.n	800de4a <osDelay+0x2c>
      vTaskDelay(ticks);
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f001 f803 	bl	800ee50 <vTaskDelay>
    }
  }

  return (stat);
 800de4a:	68fb      	ldr	r3, [r7, #12]
}
 800de4c:	4618      	mov	r0, r3
 800de4e:	3710      	adds	r7, #16
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}

0800de54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800de54:	b480      	push	{r7}
 800de56:	b085      	sub	sp, #20
 800de58:	af00      	add	r7, sp, #0
 800de5a:	60f8      	str	r0, [r7, #12]
 800de5c:	60b9      	str	r1, [r7, #8]
 800de5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	4a07      	ldr	r2, [pc, #28]	; (800de80 <vApplicationGetIdleTaskMemory+0x2c>)
 800de64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800de66:	68bb      	ldr	r3, [r7, #8]
 800de68:	4a06      	ldr	r2, [pc, #24]	; (800de84 <vApplicationGetIdleTaskMemory+0x30>)
 800de6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	2280      	movs	r2, #128	; 0x80
 800de70:	601a      	str	r2, [r3, #0]
}
 800de72:	bf00      	nop
 800de74:	3714      	adds	r7, #20
 800de76:	46bd      	mov	sp, r7
 800de78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7c:	4770      	bx	lr
 800de7e:	bf00      	nop
 800de80:	200005e0 	.word	0x200005e0
 800de84:	2000069c 	.word	0x2000069c

0800de88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800de88:	b480      	push	{r7}
 800de8a:	b085      	sub	sp, #20
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	60f8      	str	r0, [r7, #12]
 800de90:	60b9      	str	r1, [r7, #8]
 800de92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	4a07      	ldr	r2, [pc, #28]	; (800deb4 <vApplicationGetTimerTaskMemory+0x2c>)
 800de98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	4a06      	ldr	r2, [pc, #24]	; (800deb8 <vApplicationGetTimerTaskMemory+0x30>)
 800de9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dea6:	601a      	str	r2, [r3, #0]
}
 800dea8:	bf00      	nop
 800deaa:	3714      	adds	r7, #20
 800deac:	46bd      	mov	sp, r7
 800deae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb2:	4770      	bx	lr
 800deb4:	2000089c 	.word	0x2000089c
 800deb8:	20000958 	.word	0x20000958

0800debc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800debc:	b480      	push	{r7}
 800debe:	b083      	sub	sp, #12
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f103 0208 	add.w	r2, r3, #8
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f04f 32ff 	mov.w	r2, #4294967295
 800ded4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f103 0208 	add.w	r2, r3, #8
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	f103 0208 	add.w	r2, r3, #8
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2200      	movs	r2, #0
 800deee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800def0:	bf00      	nop
 800def2:	370c      	adds	r7, #12
 800def4:	46bd      	mov	sp, r7
 800def6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defa:	4770      	bx	lr

0800defc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800defc:	b480      	push	{r7}
 800defe:	b083      	sub	sp, #12
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	2200      	movs	r2, #0
 800df08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800df0a:	bf00      	nop
 800df0c:	370c      	adds	r7, #12
 800df0e:	46bd      	mov	sp, r7
 800df10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df14:	4770      	bx	lr

0800df16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800df16:	b480      	push	{r7}
 800df18:	b085      	sub	sp, #20
 800df1a:	af00      	add	r7, sp, #0
 800df1c:	6078      	str	r0, [r7, #4]
 800df1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	685b      	ldr	r3, [r3, #4]
 800df24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	68fa      	ldr	r2, [r7, #12]
 800df2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	689a      	ldr	r2, [r3, #8]
 800df30:	683b      	ldr	r3, [r7, #0]
 800df32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	689b      	ldr	r3, [r3, #8]
 800df38:	683a      	ldr	r2, [r7, #0]
 800df3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	683a      	ldr	r2, [r7, #0]
 800df40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	687a      	ldr	r2, [r7, #4]
 800df46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	1c5a      	adds	r2, r3, #1
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	601a      	str	r2, [r3, #0]
}
 800df52:	bf00      	nop
 800df54:	3714      	adds	r7, #20
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr

0800df5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800df5e:	b480      	push	{r7}
 800df60:	b085      	sub	sp, #20
 800df62:	af00      	add	r7, sp, #0
 800df64:	6078      	str	r0, [r7, #4]
 800df66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df74:	d103      	bne.n	800df7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	691b      	ldr	r3, [r3, #16]
 800df7a:	60fb      	str	r3, [r7, #12]
 800df7c:	e00c      	b.n	800df98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	3308      	adds	r3, #8
 800df82:	60fb      	str	r3, [r7, #12]
 800df84:	e002      	b.n	800df8c <vListInsert+0x2e>
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	60fb      	str	r3, [r7, #12]
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	685b      	ldr	r3, [r3, #4]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	68ba      	ldr	r2, [r7, #8]
 800df94:	429a      	cmp	r2, r3
 800df96:	d2f6      	bcs.n	800df86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	685a      	ldr	r2, [r3, #4]
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	685b      	ldr	r3, [r3, #4]
 800dfa4:	683a      	ldr	r2, [r7, #0]
 800dfa6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	68fa      	ldr	r2, [r7, #12]
 800dfac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	683a      	ldr	r2, [r7, #0]
 800dfb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	687a      	ldr	r2, [r7, #4]
 800dfb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	1c5a      	adds	r2, r3, #1
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	601a      	str	r2, [r3, #0]
}
 800dfc4:	bf00      	nop
 800dfc6:	3714      	adds	r7, #20
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b085      	sub	sp, #20
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	691b      	ldr	r3, [r3, #16]
 800dfdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	687a      	ldr	r2, [r7, #4]
 800dfe4:	6892      	ldr	r2, [r2, #8]
 800dfe6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	689b      	ldr	r3, [r3, #8]
 800dfec:	687a      	ldr	r2, [r7, #4]
 800dfee:	6852      	ldr	r2, [r2, #4]
 800dff0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	685b      	ldr	r3, [r3, #4]
 800dff6:	687a      	ldr	r2, [r7, #4]
 800dff8:	429a      	cmp	r2, r3
 800dffa:	d103      	bne.n	800e004 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	689a      	ldr	r2, [r3, #8]
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2200      	movs	r2, #0
 800e008:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	1e5a      	subs	r2, r3, #1
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	681b      	ldr	r3, [r3, #0]
}
 800e018:	4618      	mov	r0, r3
 800e01a:	3714      	adds	r7, #20
 800e01c:	46bd      	mov	sp, r7
 800e01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e022:	4770      	bx	lr

0800e024 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e024:	b580      	push	{r7, lr}
 800e026:	b084      	sub	sp, #16
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
 800e02c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d10a      	bne.n	800e04e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e03c:	f383 8811 	msr	BASEPRI, r3
 800e040:	f3bf 8f6f 	isb	sy
 800e044:	f3bf 8f4f 	dsb	sy
 800e048:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e04a:	bf00      	nop
 800e04c:	e7fe      	b.n	800e04c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e04e:	f002 f8f9 	bl	8010244 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	681a      	ldr	r2, [r3, #0]
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e05a:	68f9      	ldr	r1, [r7, #12]
 800e05c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e05e:	fb01 f303 	mul.w	r3, r1, r3
 800e062:	441a      	add	r2, r3
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	2200      	movs	r2, #0
 800e06c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681a      	ldr	r2, [r3, #0]
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681a      	ldr	r2, [r3, #0]
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e07e:	3b01      	subs	r3, #1
 800e080:	68f9      	ldr	r1, [r7, #12]
 800e082:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e084:	fb01 f303 	mul.w	r3, r1, r3
 800e088:	441a      	add	r2, r3
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	22ff      	movs	r2, #255	; 0xff
 800e092:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	22ff      	movs	r2, #255	; 0xff
 800e09a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d114      	bne.n	800e0ce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	691b      	ldr	r3, [r3, #16]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d01a      	beq.n	800e0e2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	3310      	adds	r3, #16
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f001 f99b 	bl	800f3ec <xTaskRemoveFromEventList>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d012      	beq.n	800e0e2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e0bc:	4b0c      	ldr	r3, [pc, #48]	; (800e0f0 <xQueueGenericReset+0xcc>)
 800e0be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0c2:	601a      	str	r2, [r3, #0]
 800e0c4:	f3bf 8f4f 	dsb	sy
 800e0c8:	f3bf 8f6f 	isb	sy
 800e0cc:	e009      	b.n	800e0e2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	3310      	adds	r3, #16
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f7ff fef2 	bl	800debc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	3324      	adds	r3, #36	; 0x24
 800e0dc:	4618      	mov	r0, r3
 800e0de:	f7ff feed 	bl	800debc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e0e2:	f002 f8df 	bl	80102a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e0e6:	2301      	movs	r3, #1
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3710      	adds	r7, #16
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}
 800e0f0:	e000ed04 	.word	0xe000ed04

0800e0f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b08e      	sub	sp, #56	; 0x38
 800e0f8:	af02      	add	r7, sp, #8
 800e0fa:	60f8      	str	r0, [r7, #12]
 800e0fc:	60b9      	str	r1, [r7, #8]
 800e0fe:	607a      	str	r2, [r7, #4]
 800e100:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d10a      	bne.n	800e11e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800e108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e10c:	f383 8811 	msr	BASEPRI, r3
 800e110:	f3bf 8f6f 	isb	sy
 800e114:	f3bf 8f4f 	dsb	sy
 800e118:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e11a:	bf00      	nop
 800e11c:	e7fe      	b.n	800e11c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	2b00      	cmp	r3, #0
 800e122:	d10a      	bne.n	800e13a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800e124:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e128:	f383 8811 	msr	BASEPRI, r3
 800e12c:	f3bf 8f6f 	isb	sy
 800e130:	f3bf 8f4f 	dsb	sy
 800e134:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e136:	bf00      	nop
 800e138:	e7fe      	b.n	800e138 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d002      	beq.n	800e146 <xQueueGenericCreateStatic+0x52>
 800e140:	68bb      	ldr	r3, [r7, #8]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d001      	beq.n	800e14a <xQueueGenericCreateStatic+0x56>
 800e146:	2301      	movs	r3, #1
 800e148:	e000      	b.n	800e14c <xQueueGenericCreateStatic+0x58>
 800e14a:	2300      	movs	r3, #0
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d10a      	bne.n	800e166 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800e150:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e154:	f383 8811 	msr	BASEPRI, r3
 800e158:	f3bf 8f6f 	isb	sy
 800e15c:	f3bf 8f4f 	dsb	sy
 800e160:	623b      	str	r3, [r7, #32]
}
 800e162:	bf00      	nop
 800e164:	e7fe      	b.n	800e164 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d102      	bne.n	800e172 <xQueueGenericCreateStatic+0x7e>
 800e16c:	68bb      	ldr	r3, [r7, #8]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d101      	bne.n	800e176 <xQueueGenericCreateStatic+0x82>
 800e172:	2301      	movs	r3, #1
 800e174:	e000      	b.n	800e178 <xQueueGenericCreateStatic+0x84>
 800e176:	2300      	movs	r3, #0
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d10a      	bne.n	800e192 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800e17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e180:	f383 8811 	msr	BASEPRI, r3
 800e184:	f3bf 8f6f 	isb	sy
 800e188:	f3bf 8f4f 	dsb	sy
 800e18c:	61fb      	str	r3, [r7, #28]
}
 800e18e:	bf00      	nop
 800e190:	e7fe      	b.n	800e190 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e192:	2350      	movs	r3, #80	; 0x50
 800e194:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	2b50      	cmp	r3, #80	; 0x50
 800e19a:	d00a      	beq.n	800e1b2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800e19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1a0:	f383 8811 	msr	BASEPRI, r3
 800e1a4:	f3bf 8f6f 	isb	sy
 800e1a8:	f3bf 8f4f 	dsb	sy
 800e1ac:	61bb      	str	r3, [r7, #24]
}
 800e1ae:	bf00      	nop
 800e1b0:	e7fe      	b.n	800e1b0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e1b2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d00d      	beq.n	800e1da <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e1c6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e1ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1cc:	9300      	str	r3, [sp, #0]
 800e1ce:	4613      	mov	r3, r2
 800e1d0:	687a      	ldr	r2, [r7, #4]
 800e1d2:	68b9      	ldr	r1, [r7, #8]
 800e1d4:	68f8      	ldr	r0, [r7, #12]
 800e1d6:	f000 f805 	bl	800e1e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	3730      	adds	r7, #48	; 0x30
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}

0800e1e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b084      	sub	sp, #16
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	60f8      	str	r0, [r7, #12]
 800e1ec:	60b9      	str	r1, [r7, #8]
 800e1ee:	607a      	str	r2, [r7, #4]
 800e1f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e1f2:	68bb      	ldr	r3, [r7, #8]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d103      	bne.n	800e200 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e1f8:	69bb      	ldr	r3, [r7, #24]
 800e1fa:	69ba      	ldr	r2, [r7, #24]
 800e1fc:	601a      	str	r2, [r3, #0]
 800e1fe:	e002      	b.n	800e206 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	687a      	ldr	r2, [r7, #4]
 800e204:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e206:	69bb      	ldr	r3, [r7, #24]
 800e208:	68fa      	ldr	r2, [r7, #12]
 800e20a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e20c:	69bb      	ldr	r3, [r7, #24]
 800e20e:	68ba      	ldr	r2, [r7, #8]
 800e210:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e212:	2101      	movs	r1, #1
 800e214:	69b8      	ldr	r0, [r7, #24]
 800e216:	f7ff ff05 	bl	800e024 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e21a:	69bb      	ldr	r3, [r7, #24]
 800e21c:	78fa      	ldrb	r2, [r7, #3]
 800e21e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e222:	bf00      	nop
 800e224:	3710      	adds	r7, #16
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
	...

0800e22c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b08e      	sub	sp, #56	; 0x38
 800e230:	af00      	add	r7, sp, #0
 800e232:	60f8      	str	r0, [r7, #12]
 800e234:	60b9      	str	r1, [r7, #8]
 800e236:	607a      	str	r2, [r7, #4]
 800e238:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e23a:	2300      	movs	r3, #0
 800e23c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e244:	2b00      	cmp	r3, #0
 800e246:	d10a      	bne.n	800e25e <xQueueGenericSend+0x32>
	__asm volatile
 800e248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e24c:	f383 8811 	msr	BASEPRI, r3
 800e250:	f3bf 8f6f 	isb	sy
 800e254:	f3bf 8f4f 	dsb	sy
 800e258:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e25a:	bf00      	nop
 800e25c:	e7fe      	b.n	800e25c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e25e:	68bb      	ldr	r3, [r7, #8]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d103      	bne.n	800e26c <xQueueGenericSend+0x40>
 800e264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d101      	bne.n	800e270 <xQueueGenericSend+0x44>
 800e26c:	2301      	movs	r3, #1
 800e26e:	e000      	b.n	800e272 <xQueueGenericSend+0x46>
 800e270:	2300      	movs	r3, #0
 800e272:	2b00      	cmp	r3, #0
 800e274:	d10a      	bne.n	800e28c <xQueueGenericSend+0x60>
	__asm volatile
 800e276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e27a:	f383 8811 	msr	BASEPRI, r3
 800e27e:	f3bf 8f6f 	isb	sy
 800e282:	f3bf 8f4f 	dsb	sy
 800e286:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e288:	bf00      	nop
 800e28a:	e7fe      	b.n	800e28a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	2b02      	cmp	r3, #2
 800e290:	d103      	bne.n	800e29a <xQueueGenericSend+0x6e>
 800e292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e296:	2b01      	cmp	r3, #1
 800e298:	d101      	bne.n	800e29e <xQueueGenericSend+0x72>
 800e29a:	2301      	movs	r3, #1
 800e29c:	e000      	b.n	800e2a0 <xQueueGenericSend+0x74>
 800e29e:	2300      	movs	r3, #0
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d10a      	bne.n	800e2ba <xQueueGenericSend+0x8e>
	__asm volatile
 800e2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2a8:	f383 8811 	msr	BASEPRI, r3
 800e2ac:	f3bf 8f6f 	isb	sy
 800e2b0:	f3bf 8f4f 	dsb	sy
 800e2b4:	623b      	str	r3, [r7, #32]
}
 800e2b6:	bf00      	nop
 800e2b8:	e7fe      	b.n	800e2b8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e2ba:	f001 fa69 	bl	800f790 <xTaskGetSchedulerState>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d102      	bne.n	800e2ca <xQueueGenericSend+0x9e>
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d101      	bne.n	800e2ce <xQueueGenericSend+0xa2>
 800e2ca:	2301      	movs	r3, #1
 800e2cc:	e000      	b.n	800e2d0 <xQueueGenericSend+0xa4>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d10a      	bne.n	800e2ea <xQueueGenericSend+0xbe>
	__asm volatile
 800e2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2d8:	f383 8811 	msr	BASEPRI, r3
 800e2dc:	f3bf 8f6f 	isb	sy
 800e2e0:	f3bf 8f4f 	dsb	sy
 800e2e4:	61fb      	str	r3, [r7, #28]
}
 800e2e6:	bf00      	nop
 800e2e8:	e7fe      	b.n	800e2e8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e2ea:	f001 ffab 	bl	8010244 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e2f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2f6:	429a      	cmp	r2, r3
 800e2f8:	d302      	bcc.n	800e300 <xQueueGenericSend+0xd4>
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	2b02      	cmp	r3, #2
 800e2fe:	d129      	bne.n	800e354 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e300:	683a      	ldr	r2, [r7, #0]
 800e302:	68b9      	ldr	r1, [r7, #8]
 800e304:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e306:	f000 fa0b 	bl	800e720 <prvCopyDataToQueue>
 800e30a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e30c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e30e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e310:	2b00      	cmp	r3, #0
 800e312:	d010      	beq.n	800e336 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e316:	3324      	adds	r3, #36	; 0x24
 800e318:	4618      	mov	r0, r3
 800e31a:	f001 f867 	bl	800f3ec <xTaskRemoveFromEventList>
 800e31e:	4603      	mov	r3, r0
 800e320:	2b00      	cmp	r3, #0
 800e322:	d013      	beq.n	800e34c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e324:	4b3f      	ldr	r3, [pc, #252]	; (800e424 <xQueueGenericSend+0x1f8>)
 800e326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e32a:	601a      	str	r2, [r3, #0]
 800e32c:	f3bf 8f4f 	dsb	sy
 800e330:	f3bf 8f6f 	isb	sy
 800e334:	e00a      	b.n	800e34c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d007      	beq.n	800e34c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e33c:	4b39      	ldr	r3, [pc, #228]	; (800e424 <xQueueGenericSend+0x1f8>)
 800e33e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e342:	601a      	str	r2, [r3, #0]
 800e344:	f3bf 8f4f 	dsb	sy
 800e348:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e34c:	f001 ffaa 	bl	80102a4 <vPortExitCritical>
				return pdPASS;
 800e350:	2301      	movs	r3, #1
 800e352:	e063      	b.n	800e41c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d103      	bne.n	800e362 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e35a:	f001 ffa3 	bl	80102a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e35e:	2300      	movs	r3, #0
 800e360:	e05c      	b.n	800e41c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e362:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e364:	2b00      	cmp	r3, #0
 800e366:	d106      	bne.n	800e376 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e368:	f107 0314 	add.w	r3, r7, #20
 800e36c:	4618      	mov	r0, r3
 800e36e:	f001 f8a1 	bl	800f4b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e372:	2301      	movs	r3, #1
 800e374:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e376:	f001 ff95 	bl	80102a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e37a:	f000 fe0d 	bl	800ef98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e37e:	f001 ff61 	bl	8010244 <vPortEnterCritical>
 800e382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e388:	b25b      	sxtb	r3, r3
 800e38a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e38e:	d103      	bne.n	800e398 <xQueueGenericSend+0x16c>
 800e390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e392:	2200      	movs	r2, #0
 800e394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e39a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e39e:	b25b      	sxtb	r3, r3
 800e3a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3a4:	d103      	bne.n	800e3ae <xQueueGenericSend+0x182>
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e3ae:	f001 ff79 	bl	80102a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e3b2:	1d3a      	adds	r2, r7, #4
 800e3b4:	f107 0314 	add.w	r3, r7, #20
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f001 f890 	bl	800f4e0 <xTaskCheckForTimeOut>
 800e3c0:	4603      	mov	r3, r0
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d124      	bne.n	800e410 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e3c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e3c8:	f000 faa2 	bl	800e910 <prvIsQueueFull>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d018      	beq.n	800e404 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e3d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d4:	3310      	adds	r3, #16
 800e3d6:	687a      	ldr	r2, [r7, #4]
 800e3d8:	4611      	mov	r1, r2
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f000 ffb6 	bl	800f34c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e3e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e3e2:	f000 fa2d 	bl	800e840 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e3e6:	f000 fde5 	bl	800efb4 <xTaskResumeAll>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	f47f af7c 	bne.w	800e2ea <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e3f2:	4b0c      	ldr	r3, [pc, #48]	; (800e424 <xQueueGenericSend+0x1f8>)
 800e3f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e3f8:	601a      	str	r2, [r3, #0]
 800e3fa:	f3bf 8f4f 	dsb	sy
 800e3fe:	f3bf 8f6f 	isb	sy
 800e402:	e772      	b.n	800e2ea <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e404:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e406:	f000 fa1b 	bl	800e840 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e40a:	f000 fdd3 	bl	800efb4 <xTaskResumeAll>
 800e40e:	e76c      	b.n	800e2ea <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e410:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e412:	f000 fa15 	bl	800e840 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e416:	f000 fdcd 	bl	800efb4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e41a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	3738      	adds	r7, #56	; 0x38
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}
 800e424:	e000ed04 	.word	0xe000ed04

0800e428 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b090      	sub	sp, #64	; 0x40
 800e42c:	af00      	add	r7, sp, #0
 800e42e:	60f8      	str	r0, [r7, #12]
 800e430:	60b9      	str	r1, [r7, #8]
 800e432:	607a      	str	r2, [r7, #4]
 800e434:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800e43a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d10a      	bne.n	800e456 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800e440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e444:	f383 8811 	msr	BASEPRI, r3
 800e448:	f3bf 8f6f 	isb	sy
 800e44c:	f3bf 8f4f 	dsb	sy
 800e450:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e452:	bf00      	nop
 800e454:	e7fe      	b.n	800e454 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d103      	bne.n	800e464 <xQueueGenericSendFromISR+0x3c>
 800e45c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e45e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e460:	2b00      	cmp	r3, #0
 800e462:	d101      	bne.n	800e468 <xQueueGenericSendFromISR+0x40>
 800e464:	2301      	movs	r3, #1
 800e466:	e000      	b.n	800e46a <xQueueGenericSendFromISR+0x42>
 800e468:	2300      	movs	r3, #0
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d10a      	bne.n	800e484 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800e46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e472:	f383 8811 	msr	BASEPRI, r3
 800e476:	f3bf 8f6f 	isb	sy
 800e47a:	f3bf 8f4f 	dsb	sy
 800e47e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e480:	bf00      	nop
 800e482:	e7fe      	b.n	800e482 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e484:	683b      	ldr	r3, [r7, #0]
 800e486:	2b02      	cmp	r3, #2
 800e488:	d103      	bne.n	800e492 <xQueueGenericSendFromISR+0x6a>
 800e48a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e48c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e48e:	2b01      	cmp	r3, #1
 800e490:	d101      	bne.n	800e496 <xQueueGenericSendFromISR+0x6e>
 800e492:	2301      	movs	r3, #1
 800e494:	e000      	b.n	800e498 <xQueueGenericSendFromISR+0x70>
 800e496:	2300      	movs	r3, #0
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d10a      	bne.n	800e4b2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800e49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4a0:	f383 8811 	msr	BASEPRI, r3
 800e4a4:	f3bf 8f6f 	isb	sy
 800e4a8:	f3bf 8f4f 	dsb	sy
 800e4ac:	623b      	str	r3, [r7, #32]
}
 800e4ae:	bf00      	nop
 800e4b0:	e7fe      	b.n	800e4b0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e4b2:	f001 ffa9 	bl	8010408 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e4b6:	f3ef 8211 	mrs	r2, BASEPRI
 800e4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4be:	f383 8811 	msr	BASEPRI, r3
 800e4c2:	f3bf 8f6f 	isb	sy
 800e4c6:	f3bf 8f4f 	dsb	sy
 800e4ca:	61fa      	str	r2, [r7, #28]
 800e4cc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e4ce:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e4d0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e4d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4da:	429a      	cmp	r2, r3
 800e4dc:	d302      	bcc.n	800e4e4 <xQueueGenericSendFromISR+0xbc>
 800e4de:	683b      	ldr	r3, [r7, #0]
 800e4e0:	2b02      	cmp	r3, #2
 800e4e2:	d12f      	bne.n	800e544 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e4e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e4ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4f2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e4f4:	683a      	ldr	r2, [r7, #0]
 800e4f6:	68b9      	ldr	r1, [r7, #8]
 800e4f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e4fa:	f000 f911 	bl	800e720 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e4fe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800e502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e506:	d112      	bne.n	800e52e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d016      	beq.n	800e53e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e512:	3324      	adds	r3, #36	; 0x24
 800e514:	4618      	mov	r0, r3
 800e516:	f000 ff69 	bl	800f3ec <xTaskRemoveFromEventList>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d00e      	beq.n	800e53e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d00b      	beq.n	800e53e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2201      	movs	r2, #1
 800e52a:	601a      	str	r2, [r3, #0]
 800e52c:	e007      	b.n	800e53e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e52e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e532:	3301      	adds	r3, #1
 800e534:	b2db      	uxtb	r3, r3
 800e536:	b25a      	sxtb	r2, r3
 800e538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e53a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e53e:	2301      	movs	r3, #1
 800e540:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800e542:	e001      	b.n	800e548 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e544:	2300      	movs	r3, #0
 800e546:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e54a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e552:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800e556:	4618      	mov	r0, r3
 800e558:	3740      	adds	r7, #64	; 0x40
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}
	...

0800e560 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b08c      	sub	sp, #48	; 0x30
 800e564:	af00      	add	r7, sp, #0
 800e566:	60f8      	str	r0, [r7, #12]
 800e568:	60b9      	str	r1, [r7, #8]
 800e56a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e56c:	2300      	movs	r3, #0
 800e56e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e576:	2b00      	cmp	r3, #0
 800e578:	d10a      	bne.n	800e590 <xQueueReceive+0x30>
	__asm volatile
 800e57a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e57e:	f383 8811 	msr	BASEPRI, r3
 800e582:	f3bf 8f6f 	isb	sy
 800e586:	f3bf 8f4f 	dsb	sy
 800e58a:	623b      	str	r3, [r7, #32]
}
 800e58c:	bf00      	nop
 800e58e:	e7fe      	b.n	800e58e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e590:	68bb      	ldr	r3, [r7, #8]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d103      	bne.n	800e59e <xQueueReceive+0x3e>
 800e596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d101      	bne.n	800e5a2 <xQueueReceive+0x42>
 800e59e:	2301      	movs	r3, #1
 800e5a0:	e000      	b.n	800e5a4 <xQueueReceive+0x44>
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d10a      	bne.n	800e5be <xQueueReceive+0x5e>
	__asm volatile
 800e5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ac:	f383 8811 	msr	BASEPRI, r3
 800e5b0:	f3bf 8f6f 	isb	sy
 800e5b4:	f3bf 8f4f 	dsb	sy
 800e5b8:	61fb      	str	r3, [r7, #28]
}
 800e5ba:	bf00      	nop
 800e5bc:	e7fe      	b.n	800e5bc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e5be:	f001 f8e7 	bl	800f790 <xTaskGetSchedulerState>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d102      	bne.n	800e5ce <xQueueReceive+0x6e>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d101      	bne.n	800e5d2 <xQueueReceive+0x72>
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	e000      	b.n	800e5d4 <xQueueReceive+0x74>
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d10a      	bne.n	800e5ee <xQueueReceive+0x8e>
	__asm volatile
 800e5d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5dc:	f383 8811 	msr	BASEPRI, r3
 800e5e0:	f3bf 8f6f 	isb	sy
 800e5e4:	f3bf 8f4f 	dsb	sy
 800e5e8:	61bb      	str	r3, [r7, #24]
}
 800e5ea:	bf00      	nop
 800e5ec:	e7fe      	b.n	800e5ec <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e5ee:	f001 fe29 	bl	8010244 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e5f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e5f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5f6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d01f      	beq.n	800e63e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e5fe:	68b9      	ldr	r1, [r7, #8]
 800e600:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e602:	f000 f8f7 	bl	800e7f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e608:	1e5a      	subs	r2, r3, #1
 800e60a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e60c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e610:	691b      	ldr	r3, [r3, #16]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d00f      	beq.n	800e636 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e618:	3310      	adds	r3, #16
 800e61a:	4618      	mov	r0, r3
 800e61c:	f000 fee6 	bl	800f3ec <xTaskRemoveFromEventList>
 800e620:	4603      	mov	r3, r0
 800e622:	2b00      	cmp	r3, #0
 800e624:	d007      	beq.n	800e636 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e626:	4b3d      	ldr	r3, [pc, #244]	; (800e71c <xQueueReceive+0x1bc>)
 800e628:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e62c:	601a      	str	r2, [r3, #0]
 800e62e:	f3bf 8f4f 	dsb	sy
 800e632:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e636:	f001 fe35 	bl	80102a4 <vPortExitCritical>
				return pdPASS;
 800e63a:	2301      	movs	r3, #1
 800e63c:	e069      	b.n	800e712 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d103      	bne.n	800e64c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e644:	f001 fe2e 	bl	80102a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e648:	2300      	movs	r3, #0
 800e64a:	e062      	b.n	800e712 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e64c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d106      	bne.n	800e660 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e652:	f107 0310 	add.w	r3, r7, #16
 800e656:	4618      	mov	r0, r3
 800e658:	f000 ff2c 	bl	800f4b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e65c:	2301      	movs	r3, #1
 800e65e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e660:	f001 fe20 	bl	80102a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e664:	f000 fc98 	bl	800ef98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e668:	f001 fdec 	bl	8010244 <vPortEnterCritical>
 800e66c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e66e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e672:	b25b      	sxtb	r3, r3
 800e674:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e678:	d103      	bne.n	800e682 <xQueueReceive+0x122>
 800e67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e67c:	2200      	movs	r2, #0
 800e67e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e684:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e688:	b25b      	sxtb	r3, r3
 800e68a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e68e:	d103      	bne.n	800e698 <xQueueReceive+0x138>
 800e690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e692:	2200      	movs	r2, #0
 800e694:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e698:	f001 fe04 	bl	80102a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e69c:	1d3a      	adds	r2, r7, #4
 800e69e:	f107 0310 	add.w	r3, r7, #16
 800e6a2:	4611      	mov	r1, r2
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	f000 ff1b 	bl	800f4e0 <xTaskCheckForTimeOut>
 800e6aa:	4603      	mov	r3, r0
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d123      	bne.n	800e6f8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e6b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6b2:	f000 f917 	bl	800e8e4 <prvIsQueueEmpty>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d017      	beq.n	800e6ec <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6be:	3324      	adds	r3, #36	; 0x24
 800e6c0:	687a      	ldr	r2, [r7, #4]
 800e6c2:	4611      	mov	r1, r2
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	f000 fe41 	bl	800f34c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e6ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6cc:	f000 f8b8 	bl	800e840 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e6d0:	f000 fc70 	bl	800efb4 <xTaskResumeAll>
 800e6d4:	4603      	mov	r3, r0
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d189      	bne.n	800e5ee <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800e6da:	4b10      	ldr	r3, [pc, #64]	; (800e71c <xQueueReceive+0x1bc>)
 800e6dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6e0:	601a      	str	r2, [r3, #0]
 800e6e2:	f3bf 8f4f 	dsb	sy
 800e6e6:	f3bf 8f6f 	isb	sy
 800e6ea:	e780      	b.n	800e5ee <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e6ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6ee:	f000 f8a7 	bl	800e840 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e6f2:	f000 fc5f 	bl	800efb4 <xTaskResumeAll>
 800e6f6:	e77a      	b.n	800e5ee <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e6f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6fa:	f000 f8a1 	bl	800e840 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e6fe:	f000 fc59 	bl	800efb4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e702:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e704:	f000 f8ee 	bl	800e8e4 <prvIsQueueEmpty>
 800e708:	4603      	mov	r3, r0
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	f43f af6f 	beq.w	800e5ee <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e710:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e712:	4618      	mov	r0, r3
 800e714:	3730      	adds	r7, #48	; 0x30
 800e716:	46bd      	mov	sp, r7
 800e718:	bd80      	pop	{r7, pc}
 800e71a:	bf00      	nop
 800e71c:	e000ed04 	.word	0xe000ed04

0800e720 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e720:	b580      	push	{r7, lr}
 800e722:	b086      	sub	sp, #24
 800e724:	af00      	add	r7, sp, #0
 800e726:	60f8      	str	r0, [r7, #12]
 800e728:	60b9      	str	r1, [r7, #8]
 800e72a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e72c:	2300      	movs	r3, #0
 800e72e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e734:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d10d      	bne.n	800e75a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d14d      	bne.n	800e7e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	689b      	ldr	r3, [r3, #8]
 800e74a:	4618      	mov	r0, r3
 800e74c:	f001 f83e 	bl	800f7cc <xTaskPriorityDisinherit>
 800e750:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	2200      	movs	r2, #0
 800e756:	609a      	str	r2, [r3, #8]
 800e758:	e043      	b.n	800e7e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d119      	bne.n	800e794 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6858      	ldr	r0, [r3, #4]
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e768:	461a      	mov	r2, r3
 800e76a:	68b9      	ldr	r1, [r7, #8]
 800e76c:	f002 fafe 	bl	8010d6c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	685a      	ldr	r2, [r3, #4]
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e778:	441a      	add	r2, r3
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	685a      	ldr	r2, [r3, #4]
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	689b      	ldr	r3, [r3, #8]
 800e786:	429a      	cmp	r2, r3
 800e788:	d32b      	bcc.n	800e7e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	681a      	ldr	r2, [r3, #0]
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	605a      	str	r2, [r3, #4]
 800e792:	e026      	b.n	800e7e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	68d8      	ldr	r0, [r3, #12]
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e79c:	461a      	mov	r2, r3
 800e79e:	68b9      	ldr	r1, [r7, #8]
 800e7a0:	f002 fae4 	bl	8010d6c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	68da      	ldr	r2, [r3, #12]
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7ac:	425b      	negs	r3, r3
 800e7ae:	441a      	add	r2, r3
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	68da      	ldr	r2, [r3, #12]
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	429a      	cmp	r2, r3
 800e7be:	d207      	bcs.n	800e7d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	689a      	ldr	r2, [r3, #8]
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7c8:	425b      	negs	r3, r3
 800e7ca:	441a      	add	r2, r3
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	2b02      	cmp	r3, #2
 800e7d4:	d105      	bne.n	800e7e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d002      	beq.n	800e7e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e7dc:	693b      	ldr	r3, [r7, #16]
 800e7de:	3b01      	subs	r3, #1
 800e7e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e7e2:	693b      	ldr	r3, [r7, #16]
 800e7e4:	1c5a      	adds	r2, r3, #1
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e7ea:	697b      	ldr	r3, [r7, #20]
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	3718      	adds	r7, #24
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bd80      	pop	{r7, pc}

0800e7f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b082      	sub	sp, #8
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
 800e7fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e802:	2b00      	cmp	r3, #0
 800e804:	d018      	beq.n	800e838 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	68da      	ldr	r2, [r3, #12]
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e80e:	441a      	add	r2, r3
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	68da      	ldr	r2, [r3, #12]
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d303      	bcc.n	800e828 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681a      	ldr	r2, [r3, #0]
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	68d9      	ldr	r1, [r3, #12]
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e830:	461a      	mov	r2, r3
 800e832:	6838      	ldr	r0, [r7, #0]
 800e834:	f002 fa9a 	bl	8010d6c <memcpy>
	}
}
 800e838:	bf00      	nop
 800e83a:	3708      	adds	r7, #8
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}

0800e840 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b084      	sub	sp, #16
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e848:	f001 fcfc 	bl	8010244 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e852:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e854:	e011      	b.n	800e87a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d012      	beq.n	800e884 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	3324      	adds	r3, #36	; 0x24
 800e862:	4618      	mov	r0, r3
 800e864:	f000 fdc2 	bl	800f3ec <xTaskRemoveFromEventList>
 800e868:	4603      	mov	r3, r0
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d001      	beq.n	800e872 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e86e:	f000 fe99 	bl	800f5a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e872:	7bfb      	ldrb	r3, [r7, #15]
 800e874:	3b01      	subs	r3, #1
 800e876:	b2db      	uxtb	r3, r3
 800e878:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e87a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	dce9      	bgt.n	800e856 <prvUnlockQueue+0x16>
 800e882:	e000      	b.n	800e886 <prvUnlockQueue+0x46>
					break;
 800e884:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	22ff      	movs	r2, #255	; 0xff
 800e88a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e88e:	f001 fd09 	bl	80102a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e892:	f001 fcd7 	bl	8010244 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e89c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e89e:	e011      	b.n	800e8c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	691b      	ldr	r3, [r3, #16]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d012      	beq.n	800e8ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	3310      	adds	r3, #16
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	f000 fd9d 	bl	800f3ec <xTaskRemoveFromEventList>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d001      	beq.n	800e8bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e8b8:	f000 fe74 	bl	800f5a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e8bc:	7bbb      	ldrb	r3, [r7, #14]
 800e8be:	3b01      	subs	r3, #1
 800e8c0:	b2db      	uxtb	r3, r3
 800e8c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e8c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	dce9      	bgt.n	800e8a0 <prvUnlockQueue+0x60>
 800e8cc:	e000      	b.n	800e8d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e8ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	22ff      	movs	r2, #255	; 0xff
 800e8d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e8d8:	f001 fce4 	bl	80102a4 <vPortExitCritical>
}
 800e8dc:	bf00      	nop
 800e8de:	3710      	adds	r7, #16
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bd80      	pop	{r7, pc}

0800e8e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b084      	sub	sp, #16
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e8ec:	f001 fcaa 	bl	8010244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d102      	bne.n	800e8fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e8f8:	2301      	movs	r3, #1
 800e8fa:	60fb      	str	r3, [r7, #12]
 800e8fc:	e001      	b.n	800e902 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e8fe:	2300      	movs	r3, #0
 800e900:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e902:	f001 fccf 	bl	80102a4 <vPortExitCritical>

	return xReturn;
 800e906:	68fb      	ldr	r3, [r7, #12]
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3710      	adds	r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b084      	sub	sp, #16
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e918:	f001 fc94 	bl	8010244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e924:	429a      	cmp	r2, r3
 800e926:	d102      	bne.n	800e92e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e928:	2301      	movs	r3, #1
 800e92a:	60fb      	str	r3, [r7, #12]
 800e92c:	e001      	b.n	800e932 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e92e:	2300      	movs	r3, #0
 800e930:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e932:	f001 fcb7 	bl	80102a4 <vPortExitCritical>

	return xReturn;
 800e936:	68fb      	ldr	r3, [r7, #12]
}
 800e938:	4618      	mov	r0, r3
 800e93a:	3710      	adds	r7, #16
 800e93c:	46bd      	mov	sp, r7
 800e93e:	bd80      	pop	{r7, pc}

0800e940 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e940:	b480      	push	{r7}
 800e942:	b085      	sub	sp, #20
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
 800e948:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e94a:	2300      	movs	r3, #0
 800e94c:	60fb      	str	r3, [r7, #12]
 800e94e:	e014      	b.n	800e97a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e950:	4a0f      	ldr	r2, [pc, #60]	; (800e990 <vQueueAddToRegistry+0x50>)
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d10b      	bne.n	800e974 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e95c:	490c      	ldr	r1, [pc, #48]	; (800e990 <vQueueAddToRegistry+0x50>)
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	683a      	ldr	r2, [r7, #0]
 800e962:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e966:	4a0a      	ldr	r2, [pc, #40]	; (800e990 <vQueueAddToRegistry+0x50>)
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	00db      	lsls	r3, r3, #3
 800e96c:	4413      	add	r3, r2
 800e96e:	687a      	ldr	r2, [r7, #4]
 800e970:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e972:	e006      	b.n	800e982 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	3301      	adds	r3, #1
 800e978:	60fb      	str	r3, [r7, #12]
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	2b07      	cmp	r3, #7
 800e97e:	d9e7      	bls.n	800e950 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e980:	bf00      	nop
 800e982:	bf00      	nop
 800e984:	3714      	adds	r7, #20
 800e986:	46bd      	mov	sp, r7
 800e988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop
 800e990:	200056f0 	.word	0x200056f0

0800e994 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e994:	b580      	push	{r7, lr}
 800e996:	b086      	sub	sp, #24
 800e998:	af00      	add	r7, sp, #0
 800e99a:	60f8      	str	r0, [r7, #12]
 800e99c:	60b9      	str	r1, [r7, #8]
 800e99e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e9a4:	f001 fc4e 	bl	8010244 <vPortEnterCritical>
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9ae:	b25b      	sxtb	r3, r3
 800e9b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9b4:	d103      	bne.n	800e9be <vQueueWaitForMessageRestricted+0x2a>
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9c4:	b25b      	sxtb	r3, r3
 800e9c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ca:	d103      	bne.n	800e9d4 <vQueueWaitForMessageRestricted+0x40>
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e9d4:	f001 fc66 	bl	80102a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d106      	bne.n	800e9ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e9e0:	697b      	ldr	r3, [r7, #20]
 800e9e2:	3324      	adds	r3, #36	; 0x24
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	68b9      	ldr	r1, [r7, #8]
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	f000 fcd3 	bl	800f394 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e9ee:	6978      	ldr	r0, [r7, #20]
 800e9f0:	f7ff ff26 	bl	800e840 <prvUnlockQueue>
	}
 800e9f4:	bf00      	nop
 800e9f6:	3718      	adds	r7, #24
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}

0800e9fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b08e      	sub	sp, #56	; 0x38
 800ea00:	af04      	add	r7, sp, #16
 800ea02:	60f8      	str	r0, [r7, #12]
 800ea04:	60b9      	str	r1, [r7, #8]
 800ea06:	607a      	str	r2, [r7, #4]
 800ea08:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ea0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d10a      	bne.n	800ea26 <xTaskCreateStatic+0x2a>
	__asm volatile
 800ea10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea14:	f383 8811 	msr	BASEPRI, r3
 800ea18:	f3bf 8f6f 	isb	sy
 800ea1c:	f3bf 8f4f 	dsb	sy
 800ea20:	623b      	str	r3, [r7, #32]
}
 800ea22:	bf00      	nop
 800ea24:	e7fe      	b.n	800ea24 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ea26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d10a      	bne.n	800ea42 <xTaskCreateStatic+0x46>
	__asm volatile
 800ea2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea30:	f383 8811 	msr	BASEPRI, r3
 800ea34:	f3bf 8f6f 	isb	sy
 800ea38:	f3bf 8f4f 	dsb	sy
 800ea3c:	61fb      	str	r3, [r7, #28]
}
 800ea3e:	bf00      	nop
 800ea40:	e7fe      	b.n	800ea40 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ea42:	23bc      	movs	r3, #188	; 0xbc
 800ea44:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ea46:	693b      	ldr	r3, [r7, #16]
 800ea48:	2bbc      	cmp	r3, #188	; 0xbc
 800ea4a:	d00a      	beq.n	800ea62 <xTaskCreateStatic+0x66>
	__asm volatile
 800ea4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea50:	f383 8811 	msr	BASEPRI, r3
 800ea54:	f3bf 8f6f 	isb	sy
 800ea58:	f3bf 8f4f 	dsb	sy
 800ea5c:	61bb      	str	r3, [r7, #24]
}
 800ea5e:	bf00      	nop
 800ea60:	e7fe      	b.n	800ea60 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ea62:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ea64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d01e      	beq.n	800eaa8 <xTaskCreateStatic+0xac>
 800ea6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d01b      	beq.n	800eaa8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ea70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea72:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ea74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ea78:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ea7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea7c:	2202      	movs	r2, #2
 800ea7e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ea82:	2300      	movs	r3, #0
 800ea84:	9303      	str	r3, [sp, #12]
 800ea86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea88:	9302      	str	r3, [sp, #8]
 800ea8a:	f107 0314 	add.w	r3, r7, #20
 800ea8e:	9301      	str	r3, [sp, #4]
 800ea90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea92:	9300      	str	r3, [sp, #0]
 800ea94:	683b      	ldr	r3, [r7, #0]
 800ea96:	687a      	ldr	r2, [r7, #4]
 800ea98:	68b9      	ldr	r1, [r7, #8]
 800ea9a:	68f8      	ldr	r0, [r7, #12]
 800ea9c:	f000 f850 	bl	800eb40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eaa0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eaa2:	f000 f8f3 	bl	800ec8c <prvAddNewTaskToReadyList>
 800eaa6:	e001      	b.n	800eaac <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800eaac:	697b      	ldr	r3, [r7, #20]
	}
 800eaae:	4618      	mov	r0, r3
 800eab0:	3728      	adds	r7, #40	; 0x28
 800eab2:	46bd      	mov	sp, r7
 800eab4:	bd80      	pop	{r7, pc}

0800eab6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800eab6:	b580      	push	{r7, lr}
 800eab8:	b08c      	sub	sp, #48	; 0x30
 800eaba:	af04      	add	r7, sp, #16
 800eabc:	60f8      	str	r0, [r7, #12]
 800eabe:	60b9      	str	r1, [r7, #8]
 800eac0:	603b      	str	r3, [r7, #0]
 800eac2:	4613      	mov	r3, r2
 800eac4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800eac6:	88fb      	ldrh	r3, [r7, #6]
 800eac8:	009b      	lsls	r3, r3, #2
 800eaca:	4618      	mov	r0, r3
 800eacc:	f001 fcdc 	bl	8010488 <pvPortMalloc>
 800ead0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ead2:	697b      	ldr	r3, [r7, #20]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d00e      	beq.n	800eaf6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ead8:	20bc      	movs	r0, #188	; 0xbc
 800eada:	f001 fcd5 	bl	8010488 <pvPortMalloc>
 800eade:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800eae0:	69fb      	ldr	r3, [r7, #28]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d003      	beq.n	800eaee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800eae6:	69fb      	ldr	r3, [r7, #28]
 800eae8:	697a      	ldr	r2, [r7, #20]
 800eaea:	631a      	str	r2, [r3, #48]	; 0x30
 800eaec:	e005      	b.n	800eafa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800eaee:	6978      	ldr	r0, [r7, #20]
 800eaf0:	f001 fd96 	bl	8010620 <vPortFree>
 800eaf4:	e001      	b.n	800eafa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800eafa:	69fb      	ldr	r3, [r7, #28]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d017      	beq.n	800eb30 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800eb00:	69fb      	ldr	r3, [r7, #28]
 800eb02:	2200      	movs	r2, #0
 800eb04:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800eb08:	88fa      	ldrh	r2, [r7, #6]
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	9303      	str	r3, [sp, #12]
 800eb0e:	69fb      	ldr	r3, [r7, #28]
 800eb10:	9302      	str	r3, [sp, #8]
 800eb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb14:	9301      	str	r3, [sp, #4]
 800eb16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb18:	9300      	str	r3, [sp, #0]
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	68b9      	ldr	r1, [r7, #8]
 800eb1e:	68f8      	ldr	r0, [r7, #12]
 800eb20:	f000 f80e 	bl	800eb40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eb24:	69f8      	ldr	r0, [r7, #28]
 800eb26:	f000 f8b1 	bl	800ec8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	61bb      	str	r3, [r7, #24]
 800eb2e:	e002      	b.n	800eb36 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800eb30:	f04f 33ff 	mov.w	r3, #4294967295
 800eb34:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800eb36:	69bb      	ldr	r3, [r7, #24]
	}
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3720      	adds	r7, #32
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b088      	sub	sp, #32
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	60f8      	str	r0, [r7, #12]
 800eb48:	60b9      	str	r1, [r7, #8]
 800eb4a:	607a      	str	r2, [r7, #4]
 800eb4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800eb4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb50:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	009b      	lsls	r3, r3, #2
 800eb56:	461a      	mov	r2, r3
 800eb58:	21a5      	movs	r1, #165	; 0xa5
 800eb5a:	f002 f92f 	bl	8010dbc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800eb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800eb68:	3b01      	subs	r3, #1
 800eb6a:	009b      	lsls	r3, r3, #2
 800eb6c:	4413      	add	r3, r2
 800eb6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800eb70:	69bb      	ldr	r3, [r7, #24]
 800eb72:	f023 0307 	bic.w	r3, r3, #7
 800eb76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800eb78:	69bb      	ldr	r3, [r7, #24]
 800eb7a:	f003 0307 	and.w	r3, r3, #7
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d00a      	beq.n	800eb98 <prvInitialiseNewTask+0x58>
	__asm volatile
 800eb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb86:	f383 8811 	msr	BASEPRI, r3
 800eb8a:	f3bf 8f6f 	isb	sy
 800eb8e:	f3bf 8f4f 	dsb	sy
 800eb92:	617b      	str	r3, [r7, #20]
}
 800eb94:	bf00      	nop
 800eb96:	e7fe      	b.n	800eb96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800eb98:	68bb      	ldr	r3, [r7, #8]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d01f      	beq.n	800ebde <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eb9e:	2300      	movs	r3, #0
 800eba0:	61fb      	str	r3, [r7, #28]
 800eba2:	e012      	b.n	800ebca <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800eba4:	68ba      	ldr	r2, [r7, #8]
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	4413      	add	r3, r2
 800ebaa:	7819      	ldrb	r1, [r3, #0]
 800ebac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ebae:	69fb      	ldr	r3, [r7, #28]
 800ebb0:	4413      	add	r3, r2
 800ebb2:	3334      	adds	r3, #52	; 0x34
 800ebb4:	460a      	mov	r2, r1
 800ebb6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ebb8:	68ba      	ldr	r2, [r7, #8]
 800ebba:	69fb      	ldr	r3, [r7, #28]
 800ebbc:	4413      	add	r3, r2
 800ebbe:	781b      	ldrb	r3, [r3, #0]
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d006      	beq.n	800ebd2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ebc4:	69fb      	ldr	r3, [r7, #28]
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	61fb      	str	r3, [r7, #28]
 800ebca:	69fb      	ldr	r3, [r7, #28]
 800ebcc:	2b0f      	cmp	r3, #15
 800ebce:	d9e9      	bls.n	800eba4 <prvInitialiseNewTask+0x64>
 800ebd0:	e000      	b.n	800ebd4 <prvInitialiseNewTask+0x94>
			{
				break;
 800ebd2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ebd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ebdc:	e003      	b.n	800ebe6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ebde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ebe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe8:	2b37      	cmp	r3, #55	; 0x37
 800ebea:	d901      	bls.n	800ebf0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ebec:	2337      	movs	r3, #55	; 0x37
 800ebee:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ebf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebf4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ebf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebfa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ebfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebfe:	2200      	movs	r2, #0
 800ec00:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ec02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec04:	3304      	adds	r3, #4
 800ec06:	4618      	mov	r0, r3
 800ec08:	f7ff f978 	bl	800defc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ec0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec0e:	3318      	adds	r3, #24
 800ec10:	4618      	mov	r0, r3
 800ec12:	f7ff f973 	bl	800defc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ec16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec1a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec1e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ec22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec24:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ec26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec2a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ec2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec2e:	2200      	movs	r2, #0
 800ec30:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ec34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec36:	2200      	movs	r2, #0
 800ec38:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ec3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3e:	3354      	adds	r3, #84	; 0x54
 800ec40:	2260      	movs	r2, #96	; 0x60
 800ec42:	2100      	movs	r1, #0
 800ec44:	4618      	mov	r0, r3
 800ec46:	f002 f8b9 	bl	8010dbc <memset>
 800ec4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec4c:	4a0c      	ldr	r2, [pc, #48]	; (800ec80 <prvInitialiseNewTask+0x140>)
 800ec4e:	659a      	str	r2, [r3, #88]	; 0x58
 800ec50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec52:	4a0c      	ldr	r2, [pc, #48]	; (800ec84 <prvInitialiseNewTask+0x144>)
 800ec54:	65da      	str	r2, [r3, #92]	; 0x5c
 800ec56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec58:	4a0b      	ldr	r2, [pc, #44]	; (800ec88 <prvInitialiseNewTask+0x148>)
 800ec5a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ec5c:	683a      	ldr	r2, [r7, #0]
 800ec5e:	68f9      	ldr	r1, [r7, #12]
 800ec60:	69b8      	ldr	r0, [r7, #24]
 800ec62:	f001 f9c3 	bl	800ffec <pxPortInitialiseStack>
 800ec66:	4602      	mov	r2, r0
 800ec68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec6a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ec6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d002      	beq.n	800ec78 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ec72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec76:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec78:	bf00      	nop
 800ec7a:	3720      	adds	r7, #32
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}
 800ec80:	080186b0 	.word	0x080186b0
 800ec84:	080186d0 	.word	0x080186d0
 800ec88:	08018690 	.word	0x08018690

0800ec8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b082      	sub	sp, #8
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ec94:	f001 fad6 	bl	8010244 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ec98:	4b2d      	ldr	r3, [pc, #180]	; (800ed50 <prvAddNewTaskToReadyList+0xc4>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	3301      	adds	r3, #1
 800ec9e:	4a2c      	ldr	r2, [pc, #176]	; (800ed50 <prvAddNewTaskToReadyList+0xc4>)
 800eca0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800eca2:	4b2c      	ldr	r3, [pc, #176]	; (800ed54 <prvAddNewTaskToReadyList+0xc8>)
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d109      	bne.n	800ecbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ecaa:	4a2a      	ldr	r2, [pc, #168]	; (800ed54 <prvAddNewTaskToReadyList+0xc8>)
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ecb0:	4b27      	ldr	r3, [pc, #156]	; (800ed50 <prvAddNewTaskToReadyList+0xc4>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	2b01      	cmp	r3, #1
 800ecb6:	d110      	bne.n	800ecda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ecb8:	f000 fc98 	bl	800f5ec <prvInitialiseTaskLists>
 800ecbc:	e00d      	b.n	800ecda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ecbe:	4b26      	ldr	r3, [pc, #152]	; (800ed58 <prvAddNewTaskToReadyList+0xcc>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d109      	bne.n	800ecda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ecc6:	4b23      	ldr	r3, [pc, #140]	; (800ed54 <prvAddNewTaskToReadyList+0xc8>)
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d802      	bhi.n	800ecda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ecd4:	4a1f      	ldr	r2, [pc, #124]	; (800ed54 <prvAddNewTaskToReadyList+0xc8>)
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ecda:	4b20      	ldr	r3, [pc, #128]	; (800ed5c <prvAddNewTaskToReadyList+0xd0>)
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	3301      	adds	r3, #1
 800ece0:	4a1e      	ldr	r2, [pc, #120]	; (800ed5c <prvAddNewTaskToReadyList+0xd0>)
 800ece2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ece4:	4b1d      	ldr	r3, [pc, #116]	; (800ed5c <prvAddNewTaskToReadyList+0xd0>)
 800ece6:	681a      	ldr	r2, [r3, #0]
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecf0:	4b1b      	ldr	r3, [pc, #108]	; (800ed60 <prvAddNewTaskToReadyList+0xd4>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	429a      	cmp	r2, r3
 800ecf6:	d903      	bls.n	800ed00 <prvAddNewTaskToReadyList+0x74>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecfc:	4a18      	ldr	r2, [pc, #96]	; (800ed60 <prvAddNewTaskToReadyList+0xd4>)
 800ecfe:	6013      	str	r3, [r2, #0]
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed04:	4613      	mov	r3, r2
 800ed06:	009b      	lsls	r3, r3, #2
 800ed08:	4413      	add	r3, r2
 800ed0a:	009b      	lsls	r3, r3, #2
 800ed0c:	4a15      	ldr	r2, [pc, #84]	; (800ed64 <prvAddNewTaskToReadyList+0xd8>)
 800ed0e:	441a      	add	r2, r3
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	3304      	adds	r3, #4
 800ed14:	4619      	mov	r1, r3
 800ed16:	4610      	mov	r0, r2
 800ed18:	f7ff f8fd 	bl	800df16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ed1c:	f001 fac2 	bl	80102a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ed20:	4b0d      	ldr	r3, [pc, #52]	; (800ed58 <prvAddNewTaskToReadyList+0xcc>)
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d00e      	beq.n	800ed46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ed28:	4b0a      	ldr	r3, [pc, #40]	; (800ed54 <prvAddNewTaskToReadyList+0xc8>)
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed32:	429a      	cmp	r2, r3
 800ed34:	d207      	bcs.n	800ed46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ed36:	4b0c      	ldr	r3, [pc, #48]	; (800ed68 <prvAddNewTaskToReadyList+0xdc>)
 800ed38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed3c:	601a      	str	r2, [r3, #0]
 800ed3e:	f3bf 8f4f 	dsb	sy
 800ed42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed46:	bf00      	nop
 800ed48:	3708      	adds	r7, #8
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	2000122c 	.word	0x2000122c
 800ed54:	20000d58 	.word	0x20000d58
 800ed58:	20001238 	.word	0x20001238
 800ed5c:	20001248 	.word	0x20001248
 800ed60:	20001234 	.word	0x20001234
 800ed64:	20000d5c 	.word	0x20000d5c
 800ed68:	e000ed04 	.word	0xe000ed04

0800ed6c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	b084      	sub	sp, #16
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800ed74:	f001 fa66 	bl	8010244 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d102      	bne.n	800ed84 <vTaskDelete+0x18>
 800ed7e:	4b2c      	ldr	r3, [pc, #176]	; (800ee30 <vTaskDelete+0xc4>)
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	e000      	b.n	800ed86 <vTaskDelete+0x1a>
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	3304      	adds	r3, #4
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f7ff f91f 	bl	800dfd0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d004      	beq.n	800eda4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	3318      	adds	r3, #24
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f7ff f916 	bl	800dfd0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800eda4:	4b23      	ldr	r3, [pc, #140]	; (800ee34 <vTaskDelete+0xc8>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	3301      	adds	r3, #1
 800edaa:	4a22      	ldr	r2, [pc, #136]	; (800ee34 <vTaskDelete+0xc8>)
 800edac:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800edae:	4b20      	ldr	r3, [pc, #128]	; (800ee30 <vTaskDelete+0xc4>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	68fa      	ldr	r2, [r7, #12]
 800edb4:	429a      	cmp	r2, r3
 800edb6:	d10b      	bne.n	800edd0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	3304      	adds	r3, #4
 800edbc:	4619      	mov	r1, r3
 800edbe:	481e      	ldr	r0, [pc, #120]	; (800ee38 <vTaskDelete+0xcc>)
 800edc0:	f7ff f8a9 	bl	800df16 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800edc4:	4b1d      	ldr	r3, [pc, #116]	; (800ee3c <vTaskDelete+0xd0>)
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	3301      	adds	r3, #1
 800edca:	4a1c      	ldr	r2, [pc, #112]	; (800ee3c <vTaskDelete+0xd0>)
 800edcc:	6013      	str	r3, [r2, #0]
 800edce:	e009      	b.n	800ede4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800edd0:	4b1b      	ldr	r3, [pc, #108]	; (800ee40 <vTaskDelete+0xd4>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	3b01      	subs	r3, #1
 800edd6:	4a1a      	ldr	r2, [pc, #104]	; (800ee40 <vTaskDelete+0xd4>)
 800edd8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800edda:	68f8      	ldr	r0, [r7, #12]
 800eddc:	f000 fc74 	bl	800f6c8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800ede0:	f000 fca6 	bl	800f730 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800ede4:	f001 fa5e 	bl	80102a4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800ede8:	4b16      	ldr	r3, [pc, #88]	; (800ee44 <vTaskDelete+0xd8>)
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d01b      	beq.n	800ee28 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 800edf0:	4b0f      	ldr	r3, [pc, #60]	; (800ee30 <vTaskDelete+0xc4>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	68fa      	ldr	r2, [r7, #12]
 800edf6:	429a      	cmp	r2, r3
 800edf8:	d116      	bne.n	800ee28 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800edfa:	4b13      	ldr	r3, [pc, #76]	; (800ee48 <vTaskDelete+0xdc>)
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d00a      	beq.n	800ee18 <vTaskDelete+0xac>
	__asm volatile
 800ee02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee06:	f383 8811 	msr	BASEPRI, r3
 800ee0a:	f3bf 8f6f 	isb	sy
 800ee0e:	f3bf 8f4f 	dsb	sy
 800ee12:	60bb      	str	r3, [r7, #8]
}
 800ee14:	bf00      	nop
 800ee16:	e7fe      	b.n	800ee16 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800ee18:	4b0c      	ldr	r3, [pc, #48]	; (800ee4c <vTaskDelete+0xe0>)
 800ee1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee1e:	601a      	str	r2, [r3, #0]
 800ee20:	f3bf 8f4f 	dsb	sy
 800ee24:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ee28:	bf00      	nop
 800ee2a:	3710      	adds	r7, #16
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}
 800ee30:	20000d58 	.word	0x20000d58
 800ee34:	20001248 	.word	0x20001248
 800ee38:	20001200 	.word	0x20001200
 800ee3c:	20001214 	.word	0x20001214
 800ee40:	2000122c 	.word	0x2000122c
 800ee44:	20001238 	.word	0x20001238
 800ee48:	20001254 	.word	0x20001254
 800ee4c:	e000ed04 	.word	0xe000ed04

0800ee50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b084      	sub	sp, #16
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ee58:	2300      	movs	r3, #0
 800ee5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d017      	beq.n	800ee92 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ee62:	4b13      	ldr	r3, [pc, #76]	; (800eeb0 <vTaskDelay+0x60>)
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d00a      	beq.n	800ee80 <vTaskDelay+0x30>
	__asm volatile
 800ee6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee6e:	f383 8811 	msr	BASEPRI, r3
 800ee72:	f3bf 8f6f 	isb	sy
 800ee76:	f3bf 8f4f 	dsb	sy
 800ee7a:	60bb      	str	r3, [r7, #8]
}
 800ee7c:	bf00      	nop
 800ee7e:	e7fe      	b.n	800ee7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ee80:	f000 f88a 	bl	800ef98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ee84:	2100      	movs	r1, #0
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f000 fd0e 	bl	800f8a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ee8c:	f000 f892 	bl	800efb4 <xTaskResumeAll>
 800ee90:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d107      	bne.n	800eea8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ee98:	4b06      	ldr	r3, [pc, #24]	; (800eeb4 <vTaskDelay+0x64>)
 800ee9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee9e:	601a      	str	r2, [r3, #0]
 800eea0:	f3bf 8f4f 	dsb	sy
 800eea4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800eea8:	bf00      	nop
 800eeaa:	3710      	adds	r7, #16
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}
 800eeb0:	20001254 	.word	0x20001254
 800eeb4:	e000ed04 	.word	0xe000ed04

0800eeb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b08a      	sub	sp, #40	; 0x28
 800eebc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800eebe:	2300      	movs	r3, #0
 800eec0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800eec2:	2300      	movs	r3, #0
 800eec4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800eec6:	463a      	mov	r2, r7
 800eec8:	1d39      	adds	r1, r7, #4
 800eeca:	f107 0308 	add.w	r3, r7, #8
 800eece:	4618      	mov	r0, r3
 800eed0:	f7fe ffc0 	bl	800de54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800eed4:	6839      	ldr	r1, [r7, #0]
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	68ba      	ldr	r2, [r7, #8]
 800eeda:	9202      	str	r2, [sp, #8]
 800eedc:	9301      	str	r3, [sp, #4]
 800eede:	2300      	movs	r3, #0
 800eee0:	9300      	str	r3, [sp, #0]
 800eee2:	2300      	movs	r3, #0
 800eee4:	460a      	mov	r2, r1
 800eee6:	4924      	ldr	r1, [pc, #144]	; (800ef78 <vTaskStartScheduler+0xc0>)
 800eee8:	4824      	ldr	r0, [pc, #144]	; (800ef7c <vTaskStartScheduler+0xc4>)
 800eeea:	f7ff fd87 	bl	800e9fc <xTaskCreateStatic>
 800eeee:	4603      	mov	r3, r0
 800eef0:	4a23      	ldr	r2, [pc, #140]	; (800ef80 <vTaskStartScheduler+0xc8>)
 800eef2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800eef4:	4b22      	ldr	r3, [pc, #136]	; (800ef80 <vTaskStartScheduler+0xc8>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d002      	beq.n	800ef02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800eefc:	2301      	movs	r3, #1
 800eefe:	617b      	str	r3, [r7, #20]
 800ef00:	e001      	b.n	800ef06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ef02:	2300      	movs	r3, #0
 800ef04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	2b01      	cmp	r3, #1
 800ef0a:	d102      	bne.n	800ef12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ef0c:	f000 fd20 	bl	800f950 <xTimerCreateTimerTask>
 800ef10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	2b01      	cmp	r3, #1
 800ef16:	d11b      	bne.n	800ef50 <vTaskStartScheduler+0x98>
	__asm volatile
 800ef18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef1c:	f383 8811 	msr	BASEPRI, r3
 800ef20:	f3bf 8f6f 	isb	sy
 800ef24:	f3bf 8f4f 	dsb	sy
 800ef28:	613b      	str	r3, [r7, #16]
}
 800ef2a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ef2c:	4b15      	ldr	r3, [pc, #84]	; (800ef84 <vTaskStartScheduler+0xcc>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	3354      	adds	r3, #84	; 0x54
 800ef32:	4a15      	ldr	r2, [pc, #84]	; (800ef88 <vTaskStartScheduler+0xd0>)
 800ef34:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ef36:	4b15      	ldr	r3, [pc, #84]	; (800ef8c <vTaskStartScheduler+0xd4>)
 800ef38:	f04f 32ff 	mov.w	r2, #4294967295
 800ef3c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ef3e:	4b14      	ldr	r3, [pc, #80]	; (800ef90 <vTaskStartScheduler+0xd8>)
 800ef40:	2201      	movs	r2, #1
 800ef42:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ef44:	4b13      	ldr	r3, [pc, #76]	; (800ef94 <vTaskStartScheduler+0xdc>)
 800ef46:	2200      	movs	r2, #0
 800ef48:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ef4a:	f001 f8d9 	bl	8010100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ef4e:	e00e      	b.n	800ef6e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ef50:	697b      	ldr	r3, [r7, #20]
 800ef52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef56:	d10a      	bne.n	800ef6e <vTaskStartScheduler+0xb6>
	__asm volatile
 800ef58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef5c:	f383 8811 	msr	BASEPRI, r3
 800ef60:	f3bf 8f6f 	isb	sy
 800ef64:	f3bf 8f4f 	dsb	sy
 800ef68:	60fb      	str	r3, [r7, #12]
}
 800ef6a:	bf00      	nop
 800ef6c:	e7fe      	b.n	800ef6c <vTaskStartScheduler+0xb4>
}
 800ef6e:	bf00      	nop
 800ef70:	3718      	adds	r7, #24
 800ef72:	46bd      	mov	sp, r7
 800ef74:	bd80      	pop	{r7, pc}
 800ef76:	bf00      	nop
 800ef78:	08018520 	.word	0x08018520
 800ef7c:	0800f5bd 	.word	0x0800f5bd
 800ef80:	20001250 	.word	0x20001250
 800ef84:	20000d58 	.word	0x20000d58
 800ef88:	20000040 	.word	0x20000040
 800ef8c:	2000124c 	.word	0x2000124c
 800ef90:	20001238 	.word	0x20001238
 800ef94:	20001230 	.word	0x20001230

0800ef98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ef98:	b480      	push	{r7}
 800ef9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ef9c:	4b04      	ldr	r3, [pc, #16]	; (800efb0 <vTaskSuspendAll+0x18>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	3301      	adds	r3, #1
 800efa2:	4a03      	ldr	r2, [pc, #12]	; (800efb0 <vTaskSuspendAll+0x18>)
 800efa4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800efa6:	bf00      	nop
 800efa8:	46bd      	mov	sp, r7
 800efaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efae:	4770      	bx	lr
 800efb0:	20001254 	.word	0x20001254

0800efb4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b084      	sub	sp, #16
 800efb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800efba:	2300      	movs	r3, #0
 800efbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800efbe:	2300      	movs	r3, #0
 800efc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800efc2:	4b42      	ldr	r3, [pc, #264]	; (800f0cc <xTaskResumeAll+0x118>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d10a      	bne.n	800efe0 <xTaskResumeAll+0x2c>
	__asm volatile
 800efca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efce:	f383 8811 	msr	BASEPRI, r3
 800efd2:	f3bf 8f6f 	isb	sy
 800efd6:	f3bf 8f4f 	dsb	sy
 800efda:	603b      	str	r3, [r7, #0]
}
 800efdc:	bf00      	nop
 800efde:	e7fe      	b.n	800efde <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800efe0:	f001 f930 	bl	8010244 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800efe4:	4b39      	ldr	r3, [pc, #228]	; (800f0cc <xTaskResumeAll+0x118>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	3b01      	subs	r3, #1
 800efea:	4a38      	ldr	r2, [pc, #224]	; (800f0cc <xTaskResumeAll+0x118>)
 800efec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800efee:	4b37      	ldr	r3, [pc, #220]	; (800f0cc <xTaskResumeAll+0x118>)
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d162      	bne.n	800f0bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800eff6:	4b36      	ldr	r3, [pc, #216]	; (800f0d0 <xTaskResumeAll+0x11c>)
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d05e      	beq.n	800f0bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800effe:	e02f      	b.n	800f060 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f000:	4b34      	ldr	r3, [pc, #208]	; (800f0d4 <xTaskResumeAll+0x120>)
 800f002:	68db      	ldr	r3, [r3, #12]
 800f004:	68db      	ldr	r3, [r3, #12]
 800f006:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	3318      	adds	r3, #24
 800f00c:	4618      	mov	r0, r3
 800f00e:	f7fe ffdf 	bl	800dfd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	3304      	adds	r3, #4
 800f016:	4618      	mov	r0, r3
 800f018:	f7fe ffda 	bl	800dfd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f020:	4b2d      	ldr	r3, [pc, #180]	; (800f0d8 <xTaskResumeAll+0x124>)
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	429a      	cmp	r2, r3
 800f026:	d903      	bls.n	800f030 <xTaskResumeAll+0x7c>
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f02c:	4a2a      	ldr	r2, [pc, #168]	; (800f0d8 <xTaskResumeAll+0x124>)
 800f02e:	6013      	str	r3, [r2, #0]
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f034:	4613      	mov	r3, r2
 800f036:	009b      	lsls	r3, r3, #2
 800f038:	4413      	add	r3, r2
 800f03a:	009b      	lsls	r3, r3, #2
 800f03c:	4a27      	ldr	r2, [pc, #156]	; (800f0dc <xTaskResumeAll+0x128>)
 800f03e:	441a      	add	r2, r3
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	3304      	adds	r3, #4
 800f044:	4619      	mov	r1, r3
 800f046:	4610      	mov	r0, r2
 800f048:	f7fe ff65 	bl	800df16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f050:	4b23      	ldr	r3, [pc, #140]	; (800f0e0 <xTaskResumeAll+0x12c>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f056:	429a      	cmp	r2, r3
 800f058:	d302      	bcc.n	800f060 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800f05a:	4b22      	ldr	r3, [pc, #136]	; (800f0e4 <xTaskResumeAll+0x130>)
 800f05c:	2201      	movs	r2, #1
 800f05e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f060:	4b1c      	ldr	r3, [pc, #112]	; (800f0d4 <xTaskResumeAll+0x120>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d1cb      	bne.n	800f000 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d001      	beq.n	800f072 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f06e:	f000 fb5f 	bl	800f730 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f072:	4b1d      	ldr	r3, [pc, #116]	; (800f0e8 <xTaskResumeAll+0x134>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d010      	beq.n	800f0a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f07e:	f000 f847 	bl	800f110 <xTaskIncrementTick>
 800f082:	4603      	mov	r3, r0
 800f084:	2b00      	cmp	r3, #0
 800f086:	d002      	beq.n	800f08e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800f088:	4b16      	ldr	r3, [pc, #88]	; (800f0e4 <xTaskResumeAll+0x130>)
 800f08a:	2201      	movs	r2, #1
 800f08c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	3b01      	subs	r3, #1
 800f092:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d1f1      	bne.n	800f07e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800f09a:	4b13      	ldr	r3, [pc, #76]	; (800f0e8 <xTaskResumeAll+0x134>)
 800f09c:	2200      	movs	r2, #0
 800f09e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f0a0:	4b10      	ldr	r3, [pc, #64]	; (800f0e4 <xTaskResumeAll+0x130>)
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d009      	beq.n	800f0bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f0ac:	4b0f      	ldr	r3, [pc, #60]	; (800f0ec <xTaskResumeAll+0x138>)
 800f0ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0b2:	601a      	str	r2, [r3, #0]
 800f0b4:	f3bf 8f4f 	dsb	sy
 800f0b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f0bc:	f001 f8f2 	bl	80102a4 <vPortExitCritical>

	return xAlreadyYielded;
 800f0c0:	68bb      	ldr	r3, [r7, #8]
}
 800f0c2:	4618      	mov	r0, r3
 800f0c4:	3710      	adds	r7, #16
 800f0c6:	46bd      	mov	sp, r7
 800f0c8:	bd80      	pop	{r7, pc}
 800f0ca:	bf00      	nop
 800f0cc:	20001254 	.word	0x20001254
 800f0d0:	2000122c 	.word	0x2000122c
 800f0d4:	200011ec 	.word	0x200011ec
 800f0d8:	20001234 	.word	0x20001234
 800f0dc:	20000d5c 	.word	0x20000d5c
 800f0e0:	20000d58 	.word	0x20000d58
 800f0e4:	20001240 	.word	0x20001240
 800f0e8:	2000123c 	.word	0x2000123c
 800f0ec:	e000ed04 	.word	0xe000ed04

0800f0f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b083      	sub	sp, #12
 800f0f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f0f6:	4b05      	ldr	r3, [pc, #20]	; (800f10c <xTaskGetTickCount+0x1c>)
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f0fc:	687b      	ldr	r3, [r7, #4]
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	370c      	adds	r7, #12
 800f102:	46bd      	mov	sp, r7
 800f104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f108:	4770      	bx	lr
 800f10a:	bf00      	nop
 800f10c:	20001230 	.word	0x20001230

0800f110 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b086      	sub	sp, #24
 800f114:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f116:	2300      	movs	r3, #0
 800f118:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f11a:	4b4f      	ldr	r3, [pc, #316]	; (800f258 <xTaskIncrementTick+0x148>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	f040 808f 	bne.w	800f242 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f124:	4b4d      	ldr	r3, [pc, #308]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	3301      	adds	r3, #1
 800f12a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f12c:	4a4b      	ldr	r2, [pc, #300]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f12e:	693b      	ldr	r3, [r7, #16]
 800f130:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f132:	693b      	ldr	r3, [r7, #16]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d120      	bne.n	800f17a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f138:	4b49      	ldr	r3, [pc, #292]	; (800f260 <xTaskIncrementTick+0x150>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d00a      	beq.n	800f158 <xTaskIncrementTick+0x48>
	__asm volatile
 800f142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f146:	f383 8811 	msr	BASEPRI, r3
 800f14a:	f3bf 8f6f 	isb	sy
 800f14e:	f3bf 8f4f 	dsb	sy
 800f152:	603b      	str	r3, [r7, #0]
}
 800f154:	bf00      	nop
 800f156:	e7fe      	b.n	800f156 <xTaskIncrementTick+0x46>
 800f158:	4b41      	ldr	r3, [pc, #260]	; (800f260 <xTaskIncrementTick+0x150>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	60fb      	str	r3, [r7, #12]
 800f15e:	4b41      	ldr	r3, [pc, #260]	; (800f264 <xTaskIncrementTick+0x154>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4a3f      	ldr	r2, [pc, #252]	; (800f260 <xTaskIncrementTick+0x150>)
 800f164:	6013      	str	r3, [r2, #0]
 800f166:	4a3f      	ldr	r2, [pc, #252]	; (800f264 <xTaskIncrementTick+0x154>)
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	6013      	str	r3, [r2, #0]
 800f16c:	4b3e      	ldr	r3, [pc, #248]	; (800f268 <xTaskIncrementTick+0x158>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	3301      	adds	r3, #1
 800f172:	4a3d      	ldr	r2, [pc, #244]	; (800f268 <xTaskIncrementTick+0x158>)
 800f174:	6013      	str	r3, [r2, #0]
 800f176:	f000 fadb 	bl	800f730 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f17a:	4b3c      	ldr	r3, [pc, #240]	; (800f26c <xTaskIncrementTick+0x15c>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	693a      	ldr	r2, [r7, #16]
 800f180:	429a      	cmp	r2, r3
 800f182:	d349      	bcc.n	800f218 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f184:	4b36      	ldr	r3, [pc, #216]	; (800f260 <xTaskIncrementTick+0x150>)
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d104      	bne.n	800f198 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f18e:	4b37      	ldr	r3, [pc, #220]	; (800f26c <xTaskIncrementTick+0x15c>)
 800f190:	f04f 32ff 	mov.w	r2, #4294967295
 800f194:	601a      	str	r2, [r3, #0]
					break;
 800f196:	e03f      	b.n	800f218 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f198:	4b31      	ldr	r3, [pc, #196]	; (800f260 <xTaskIncrementTick+0x150>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	68db      	ldr	r3, [r3, #12]
 800f19e:	68db      	ldr	r3, [r3, #12]
 800f1a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	685b      	ldr	r3, [r3, #4]
 800f1a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f1a8:	693a      	ldr	r2, [r7, #16]
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	d203      	bcs.n	800f1b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f1b0:	4a2e      	ldr	r2, [pc, #184]	; (800f26c <xTaskIncrementTick+0x15c>)
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f1b6:	e02f      	b.n	800f218 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f1b8:	68bb      	ldr	r3, [r7, #8]
 800f1ba:	3304      	adds	r3, #4
 800f1bc:	4618      	mov	r0, r3
 800f1be:	f7fe ff07 	bl	800dfd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f1c2:	68bb      	ldr	r3, [r7, #8]
 800f1c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d004      	beq.n	800f1d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f1ca:	68bb      	ldr	r3, [r7, #8]
 800f1cc:	3318      	adds	r3, #24
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7fe fefe 	bl	800dfd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f1d8:	4b25      	ldr	r3, [pc, #148]	; (800f270 <xTaskIncrementTick+0x160>)
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	d903      	bls.n	800f1e8 <xTaskIncrementTick+0xd8>
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1e4:	4a22      	ldr	r2, [pc, #136]	; (800f270 <xTaskIncrementTick+0x160>)
 800f1e6:	6013      	str	r3, [r2, #0]
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f1ec:	4613      	mov	r3, r2
 800f1ee:	009b      	lsls	r3, r3, #2
 800f1f0:	4413      	add	r3, r2
 800f1f2:	009b      	lsls	r3, r3, #2
 800f1f4:	4a1f      	ldr	r2, [pc, #124]	; (800f274 <xTaskIncrementTick+0x164>)
 800f1f6:	441a      	add	r2, r3
 800f1f8:	68bb      	ldr	r3, [r7, #8]
 800f1fa:	3304      	adds	r3, #4
 800f1fc:	4619      	mov	r1, r3
 800f1fe:	4610      	mov	r0, r2
 800f200:	f7fe fe89 	bl	800df16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f208:	4b1b      	ldr	r3, [pc, #108]	; (800f278 <xTaskIncrementTick+0x168>)
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f20e:	429a      	cmp	r2, r3
 800f210:	d3b8      	bcc.n	800f184 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f212:	2301      	movs	r3, #1
 800f214:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f216:	e7b5      	b.n	800f184 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f218:	4b17      	ldr	r3, [pc, #92]	; (800f278 <xTaskIncrementTick+0x168>)
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f21e:	4915      	ldr	r1, [pc, #84]	; (800f274 <xTaskIncrementTick+0x164>)
 800f220:	4613      	mov	r3, r2
 800f222:	009b      	lsls	r3, r3, #2
 800f224:	4413      	add	r3, r2
 800f226:	009b      	lsls	r3, r3, #2
 800f228:	440b      	add	r3, r1
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d901      	bls.n	800f234 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800f230:	2301      	movs	r3, #1
 800f232:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f234:	4b11      	ldr	r3, [pc, #68]	; (800f27c <xTaskIncrementTick+0x16c>)
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d007      	beq.n	800f24c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800f23c:	2301      	movs	r3, #1
 800f23e:	617b      	str	r3, [r7, #20]
 800f240:	e004      	b.n	800f24c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f242:	4b0f      	ldr	r3, [pc, #60]	; (800f280 <xTaskIncrementTick+0x170>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	3301      	adds	r3, #1
 800f248:	4a0d      	ldr	r2, [pc, #52]	; (800f280 <xTaskIncrementTick+0x170>)
 800f24a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f24c:	697b      	ldr	r3, [r7, #20]
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3718      	adds	r7, #24
 800f252:	46bd      	mov	sp, r7
 800f254:	bd80      	pop	{r7, pc}
 800f256:	bf00      	nop
 800f258:	20001254 	.word	0x20001254
 800f25c:	20001230 	.word	0x20001230
 800f260:	200011e4 	.word	0x200011e4
 800f264:	200011e8 	.word	0x200011e8
 800f268:	20001244 	.word	0x20001244
 800f26c:	2000124c 	.word	0x2000124c
 800f270:	20001234 	.word	0x20001234
 800f274:	20000d5c 	.word	0x20000d5c
 800f278:	20000d58 	.word	0x20000d58
 800f27c:	20001240 	.word	0x20001240
 800f280:	2000123c 	.word	0x2000123c

0800f284 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f284:	b480      	push	{r7}
 800f286:	b085      	sub	sp, #20
 800f288:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f28a:	4b2a      	ldr	r3, [pc, #168]	; (800f334 <vTaskSwitchContext+0xb0>)
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d003      	beq.n	800f29a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f292:	4b29      	ldr	r3, [pc, #164]	; (800f338 <vTaskSwitchContext+0xb4>)
 800f294:	2201      	movs	r2, #1
 800f296:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f298:	e046      	b.n	800f328 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800f29a:	4b27      	ldr	r3, [pc, #156]	; (800f338 <vTaskSwitchContext+0xb4>)
 800f29c:	2200      	movs	r2, #0
 800f29e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2a0:	4b26      	ldr	r3, [pc, #152]	; (800f33c <vTaskSwitchContext+0xb8>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	60fb      	str	r3, [r7, #12]
 800f2a6:	e010      	b.n	800f2ca <vTaskSwitchContext+0x46>
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d10a      	bne.n	800f2c4 <vTaskSwitchContext+0x40>
	__asm volatile
 800f2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2b2:	f383 8811 	msr	BASEPRI, r3
 800f2b6:	f3bf 8f6f 	isb	sy
 800f2ba:	f3bf 8f4f 	dsb	sy
 800f2be:	607b      	str	r3, [r7, #4]
}
 800f2c0:	bf00      	nop
 800f2c2:	e7fe      	b.n	800f2c2 <vTaskSwitchContext+0x3e>
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	3b01      	subs	r3, #1
 800f2c8:	60fb      	str	r3, [r7, #12]
 800f2ca:	491d      	ldr	r1, [pc, #116]	; (800f340 <vTaskSwitchContext+0xbc>)
 800f2cc:	68fa      	ldr	r2, [r7, #12]
 800f2ce:	4613      	mov	r3, r2
 800f2d0:	009b      	lsls	r3, r3, #2
 800f2d2:	4413      	add	r3, r2
 800f2d4:	009b      	lsls	r3, r3, #2
 800f2d6:	440b      	add	r3, r1
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d0e4      	beq.n	800f2a8 <vTaskSwitchContext+0x24>
 800f2de:	68fa      	ldr	r2, [r7, #12]
 800f2e0:	4613      	mov	r3, r2
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	4413      	add	r3, r2
 800f2e6:	009b      	lsls	r3, r3, #2
 800f2e8:	4a15      	ldr	r2, [pc, #84]	; (800f340 <vTaskSwitchContext+0xbc>)
 800f2ea:	4413      	add	r3, r2
 800f2ec:	60bb      	str	r3, [r7, #8]
 800f2ee:	68bb      	ldr	r3, [r7, #8]
 800f2f0:	685b      	ldr	r3, [r3, #4]
 800f2f2:	685a      	ldr	r2, [r3, #4]
 800f2f4:	68bb      	ldr	r3, [r7, #8]
 800f2f6:	605a      	str	r2, [r3, #4]
 800f2f8:	68bb      	ldr	r3, [r7, #8]
 800f2fa:	685a      	ldr	r2, [r3, #4]
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	3308      	adds	r3, #8
 800f300:	429a      	cmp	r2, r3
 800f302:	d104      	bne.n	800f30e <vTaskSwitchContext+0x8a>
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	685b      	ldr	r3, [r3, #4]
 800f308:	685a      	ldr	r2, [r3, #4]
 800f30a:	68bb      	ldr	r3, [r7, #8]
 800f30c:	605a      	str	r2, [r3, #4]
 800f30e:	68bb      	ldr	r3, [r7, #8]
 800f310:	685b      	ldr	r3, [r3, #4]
 800f312:	68db      	ldr	r3, [r3, #12]
 800f314:	4a0b      	ldr	r2, [pc, #44]	; (800f344 <vTaskSwitchContext+0xc0>)
 800f316:	6013      	str	r3, [r2, #0]
 800f318:	4a08      	ldr	r2, [pc, #32]	; (800f33c <vTaskSwitchContext+0xb8>)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f31e:	4b09      	ldr	r3, [pc, #36]	; (800f344 <vTaskSwitchContext+0xc0>)
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	3354      	adds	r3, #84	; 0x54
 800f324:	4a08      	ldr	r2, [pc, #32]	; (800f348 <vTaskSwitchContext+0xc4>)
 800f326:	6013      	str	r3, [r2, #0]
}
 800f328:	bf00      	nop
 800f32a:	3714      	adds	r7, #20
 800f32c:	46bd      	mov	sp, r7
 800f32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f332:	4770      	bx	lr
 800f334:	20001254 	.word	0x20001254
 800f338:	20001240 	.word	0x20001240
 800f33c:	20001234 	.word	0x20001234
 800f340:	20000d5c 	.word	0x20000d5c
 800f344:	20000d58 	.word	0x20000d58
 800f348:	20000040 	.word	0x20000040

0800f34c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b084      	sub	sp, #16
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
 800f354:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d10a      	bne.n	800f372 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f35c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f360:	f383 8811 	msr	BASEPRI, r3
 800f364:	f3bf 8f6f 	isb	sy
 800f368:	f3bf 8f4f 	dsb	sy
 800f36c:	60fb      	str	r3, [r7, #12]
}
 800f36e:	bf00      	nop
 800f370:	e7fe      	b.n	800f370 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f372:	4b07      	ldr	r3, [pc, #28]	; (800f390 <vTaskPlaceOnEventList+0x44>)
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	3318      	adds	r3, #24
 800f378:	4619      	mov	r1, r3
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f7fe fdef 	bl	800df5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f380:	2101      	movs	r1, #1
 800f382:	6838      	ldr	r0, [r7, #0]
 800f384:	f000 fa90 	bl	800f8a8 <prvAddCurrentTaskToDelayedList>
}
 800f388:	bf00      	nop
 800f38a:	3710      	adds	r7, #16
 800f38c:	46bd      	mov	sp, r7
 800f38e:	bd80      	pop	{r7, pc}
 800f390:	20000d58 	.word	0x20000d58

0800f394 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f394:	b580      	push	{r7, lr}
 800f396:	b086      	sub	sp, #24
 800f398:	af00      	add	r7, sp, #0
 800f39a:	60f8      	str	r0, [r7, #12]
 800f39c:	60b9      	str	r1, [r7, #8]
 800f39e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d10a      	bne.n	800f3bc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800f3a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3aa:	f383 8811 	msr	BASEPRI, r3
 800f3ae:	f3bf 8f6f 	isb	sy
 800f3b2:	f3bf 8f4f 	dsb	sy
 800f3b6:	617b      	str	r3, [r7, #20]
}
 800f3b8:	bf00      	nop
 800f3ba:	e7fe      	b.n	800f3ba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f3bc:	4b0a      	ldr	r3, [pc, #40]	; (800f3e8 <vTaskPlaceOnEventListRestricted+0x54>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	3318      	adds	r3, #24
 800f3c2:	4619      	mov	r1, r3
 800f3c4:	68f8      	ldr	r0, [r7, #12]
 800f3c6:	f7fe fda6 	bl	800df16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d002      	beq.n	800f3d6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800f3d0:	f04f 33ff 	mov.w	r3, #4294967295
 800f3d4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f3d6:	6879      	ldr	r1, [r7, #4]
 800f3d8:	68b8      	ldr	r0, [r7, #8]
 800f3da:	f000 fa65 	bl	800f8a8 <prvAddCurrentTaskToDelayedList>
	}
 800f3de:	bf00      	nop
 800f3e0:	3718      	adds	r7, #24
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	20000d58 	.word	0x20000d58

0800f3ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b086      	sub	sp, #24
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	68db      	ldr	r3, [r3, #12]
 800f3f8:	68db      	ldr	r3, [r3, #12]
 800f3fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f3fc:	693b      	ldr	r3, [r7, #16]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d10a      	bne.n	800f418 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f406:	f383 8811 	msr	BASEPRI, r3
 800f40a:	f3bf 8f6f 	isb	sy
 800f40e:	f3bf 8f4f 	dsb	sy
 800f412:	60fb      	str	r3, [r7, #12]
}
 800f414:	bf00      	nop
 800f416:	e7fe      	b.n	800f416 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f418:	693b      	ldr	r3, [r7, #16]
 800f41a:	3318      	adds	r3, #24
 800f41c:	4618      	mov	r0, r3
 800f41e:	f7fe fdd7 	bl	800dfd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f422:	4b1e      	ldr	r3, [pc, #120]	; (800f49c <xTaskRemoveFromEventList+0xb0>)
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d11d      	bne.n	800f466 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f42a:	693b      	ldr	r3, [r7, #16]
 800f42c:	3304      	adds	r3, #4
 800f42e:	4618      	mov	r0, r3
 800f430:	f7fe fdce 	bl	800dfd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f434:	693b      	ldr	r3, [r7, #16]
 800f436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f438:	4b19      	ldr	r3, [pc, #100]	; (800f4a0 <xTaskRemoveFromEventList+0xb4>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	429a      	cmp	r2, r3
 800f43e:	d903      	bls.n	800f448 <xTaskRemoveFromEventList+0x5c>
 800f440:	693b      	ldr	r3, [r7, #16]
 800f442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f444:	4a16      	ldr	r2, [pc, #88]	; (800f4a0 <xTaskRemoveFromEventList+0xb4>)
 800f446:	6013      	str	r3, [r2, #0]
 800f448:	693b      	ldr	r3, [r7, #16]
 800f44a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f44c:	4613      	mov	r3, r2
 800f44e:	009b      	lsls	r3, r3, #2
 800f450:	4413      	add	r3, r2
 800f452:	009b      	lsls	r3, r3, #2
 800f454:	4a13      	ldr	r2, [pc, #76]	; (800f4a4 <xTaskRemoveFromEventList+0xb8>)
 800f456:	441a      	add	r2, r3
 800f458:	693b      	ldr	r3, [r7, #16]
 800f45a:	3304      	adds	r3, #4
 800f45c:	4619      	mov	r1, r3
 800f45e:	4610      	mov	r0, r2
 800f460:	f7fe fd59 	bl	800df16 <vListInsertEnd>
 800f464:	e005      	b.n	800f472 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f466:	693b      	ldr	r3, [r7, #16]
 800f468:	3318      	adds	r3, #24
 800f46a:	4619      	mov	r1, r3
 800f46c:	480e      	ldr	r0, [pc, #56]	; (800f4a8 <xTaskRemoveFromEventList+0xbc>)
 800f46e:	f7fe fd52 	bl	800df16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f472:	693b      	ldr	r3, [r7, #16]
 800f474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f476:	4b0d      	ldr	r3, [pc, #52]	; (800f4ac <xTaskRemoveFromEventList+0xc0>)
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f47c:	429a      	cmp	r2, r3
 800f47e:	d905      	bls.n	800f48c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f480:	2301      	movs	r3, #1
 800f482:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f484:	4b0a      	ldr	r3, [pc, #40]	; (800f4b0 <xTaskRemoveFromEventList+0xc4>)
 800f486:	2201      	movs	r2, #1
 800f488:	601a      	str	r2, [r3, #0]
 800f48a:	e001      	b.n	800f490 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800f48c:	2300      	movs	r3, #0
 800f48e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f490:	697b      	ldr	r3, [r7, #20]
}
 800f492:	4618      	mov	r0, r3
 800f494:	3718      	adds	r7, #24
 800f496:	46bd      	mov	sp, r7
 800f498:	bd80      	pop	{r7, pc}
 800f49a:	bf00      	nop
 800f49c:	20001254 	.word	0x20001254
 800f4a0:	20001234 	.word	0x20001234
 800f4a4:	20000d5c 	.word	0x20000d5c
 800f4a8:	200011ec 	.word	0x200011ec
 800f4ac:	20000d58 	.word	0x20000d58
 800f4b0:	20001240 	.word	0x20001240

0800f4b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f4b4:	b480      	push	{r7}
 800f4b6:	b083      	sub	sp, #12
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f4bc:	4b06      	ldr	r3, [pc, #24]	; (800f4d8 <vTaskInternalSetTimeOutState+0x24>)
 800f4be:	681a      	ldr	r2, [r3, #0]
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f4c4:	4b05      	ldr	r3, [pc, #20]	; (800f4dc <vTaskInternalSetTimeOutState+0x28>)
 800f4c6:	681a      	ldr	r2, [r3, #0]
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	605a      	str	r2, [r3, #4]
}
 800f4cc:	bf00      	nop
 800f4ce:	370c      	adds	r7, #12
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d6:	4770      	bx	lr
 800f4d8:	20001244 	.word	0x20001244
 800f4dc:	20001230 	.word	0x20001230

0800f4e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b088      	sub	sp, #32
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
 800f4e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d10a      	bne.n	800f506 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4f4:	f383 8811 	msr	BASEPRI, r3
 800f4f8:	f3bf 8f6f 	isb	sy
 800f4fc:	f3bf 8f4f 	dsb	sy
 800f500:	613b      	str	r3, [r7, #16]
}
 800f502:	bf00      	nop
 800f504:	e7fe      	b.n	800f504 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d10a      	bne.n	800f522 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f50c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f510:	f383 8811 	msr	BASEPRI, r3
 800f514:	f3bf 8f6f 	isb	sy
 800f518:	f3bf 8f4f 	dsb	sy
 800f51c:	60fb      	str	r3, [r7, #12]
}
 800f51e:	bf00      	nop
 800f520:	e7fe      	b.n	800f520 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f522:	f000 fe8f 	bl	8010244 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f526:	4b1d      	ldr	r3, [pc, #116]	; (800f59c <xTaskCheckForTimeOut+0xbc>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	685b      	ldr	r3, [r3, #4]
 800f530:	69ba      	ldr	r2, [r7, #24]
 800f532:	1ad3      	subs	r3, r2, r3
 800f534:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f53e:	d102      	bne.n	800f546 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f540:	2300      	movs	r3, #0
 800f542:	61fb      	str	r3, [r7, #28]
 800f544:	e023      	b.n	800f58e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681a      	ldr	r2, [r3, #0]
 800f54a:	4b15      	ldr	r3, [pc, #84]	; (800f5a0 <xTaskCheckForTimeOut+0xc0>)
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	429a      	cmp	r2, r3
 800f550:	d007      	beq.n	800f562 <xTaskCheckForTimeOut+0x82>
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	685b      	ldr	r3, [r3, #4]
 800f556:	69ba      	ldr	r2, [r7, #24]
 800f558:	429a      	cmp	r2, r3
 800f55a:	d302      	bcc.n	800f562 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f55c:	2301      	movs	r3, #1
 800f55e:	61fb      	str	r3, [r7, #28]
 800f560:	e015      	b.n	800f58e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	697a      	ldr	r2, [r7, #20]
 800f568:	429a      	cmp	r2, r3
 800f56a:	d20b      	bcs.n	800f584 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	681a      	ldr	r2, [r3, #0]
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	1ad2      	subs	r2, r2, r3
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f578:	6878      	ldr	r0, [r7, #4]
 800f57a:	f7ff ff9b 	bl	800f4b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f57e:	2300      	movs	r3, #0
 800f580:	61fb      	str	r3, [r7, #28]
 800f582:	e004      	b.n	800f58e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f584:	683b      	ldr	r3, [r7, #0]
 800f586:	2200      	movs	r2, #0
 800f588:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f58a:	2301      	movs	r3, #1
 800f58c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f58e:	f000 fe89 	bl	80102a4 <vPortExitCritical>

	return xReturn;
 800f592:	69fb      	ldr	r3, [r7, #28]
}
 800f594:	4618      	mov	r0, r3
 800f596:	3720      	adds	r7, #32
 800f598:	46bd      	mov	sp, r7
 800f59a:	bd80      	pop	{r7, pc}
 800f59c:	20001230 	.word	0x20001230
 800f5a0:	20001244 	.word	0x20001244

0800f5a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f5a4:	b480      	push	{r7}
 800f5a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f5a8:	4b03      	ldr	r3, [pc, #12]	; (800f5b8 <vTaskMissedYield+0x14>)
 800f5aa:	2201      	movs	r2, #1
 800f5ac:	601a      	str	r2, [r3, #0]
}
 800f5ae:	bf00      	nop
 800f5b0:	46bd      	mov	sp, r7
 800f5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b6:	4770      	bx	lr
 800f5b8:	20001240 	.word	0x20001240

0800f5bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b082      	sub	sp, #8
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f5c4:	f000 f852 	bl	800f66c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f5c8:	4b06      	ldr	r3, [pc, #24]	; (800f5e4 <prvIdleTask+0x28>)
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	2b01      	cmp	r3, #1
 800f5ce:	d9f9      	bls.n	800f5c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f5d0:	4b05      	ldr	r3, [pc, #20]	; (800f5e8 <prvIdleTask+0x2c>)
 800f5d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f5d6:	601a      	str	r2, [r3, #0]
 800f5d8:	f3bf 8f4f 	dsb	sy
 800f5dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f5e0:	e7f0      	b.n	800f5c4 <prvIdleTask+0x8>
 800f5e2:	bf00      	nop
 800f5e4:	20000d5c 	.word	0x20000d5c
 800f5e8:	e000ed04 	.word	0xe000ed04

0800f5ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b082      	sub	sp, #8
 800f5f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	607b      	str	r3, [r7, #4]
 800f5f6:	e00c      	b.n	800f612 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f5f8:	687a      	ldr	r2, [r7, #4]
 800f5fa:	4613      	mov	r3, r2
 800f5fc:	009b      	lsls	r3, r3, #2
 800f5fe:	4413      	add	r3, r2
 800f600:	009b      	lsls	r3, r3, #2
 800f602:	4a12      	ldr	r2, [pc, #72]	; (800f64c <prvInitialiseTaskLists+0x60>)
 800f604:	4413      	add	r3, r2
 800f606:	4618      	mov	r0, r3
 800f608:	f7fe fc58 	bl	800debc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	3301      	adds	r3, #1
 800f610:	607b      	str	r3, [r7, #4]
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2b37      	cmp	r3, #55	; 0x37
 800f616:	d9ef      	bls.n	800f5f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f618:	480d      	ldr	r0, [pc, #52]	; (800f650 <prvInitialiseTaskLists+0x64>)
 800f61a:	f7fe fc4f 	bl	800debc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f61e:	480d      	ldr	r0, [pc, #52]	; (800f654 <prvInitialiseTaskLists+0x68>)
 800f620:	f7fe fc4c 	bl	800debc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f624:	480c      	ldr	r0, [pc, #48]	; (800f658 <prvInitialiseTaskLists+0x6c>)
 800f626:	f7fe fc49 	bl	800debc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f62a:	480c      	ldr	r0, [pc, #48]	; (800f65c <prvInitialiseTaskLists+0x70>)
 800f62c:	f7fe fc46 	bl	800debc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f630:	480b      	ldr	r0, [pc, #44]	; (800f660 <prvInitialiseTaskLists+0x74>)
 800f632:	f7fe fc43 	bl	800debc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f636:	4b0b      	ldr	r3, [pc, #44]	; (800f664 <prvInitialiseTaskLists+0x78>)
 800f638:	4a05      	ldr	r2, [pc, #20]	; (800f650 <prvInitialiseTaskLists+0x64>)
 800f63a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f63c:	4b0a      	ldr	r3, [pc, #40]	; (800f668 <prvInitialiseTaskLists+0x7c>)
 800f63e:	4a05      	ldr	r2, [pc, #20]	; (800f654 <prvInitialiseTaskLists+0x68>)
 800f640:	601a      	str	r2, [r3, #0]
}
 800f642:	bf00      	nop
 800f644:	3708      	adds	r7, #8
 800f646:	46bd      	mov	sp, r7
 800f648:	bd80      	pop	{r7, pc}
 800f64a:	bf00      	nop
 800f64c:	20000d5c 	.word	0x20000d5c
 800f650:	200011bc 	.word	0x200011bc
 800f654:	200011d0 	.word	0x200011d0
 800f658:	200011ec 	.word	0x200011ec
 800f65c:	20001200 	.word	0x20001200
 800f660:	20001218 	.word	0x20001218
 800f664:	200011e4 	.word	0x200011e4
 800f668:	200011e8 	.word	0x200011e8

0800f66c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b082      	sub	sp, #8
 800f670:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f672:	e019      	b.n	800f6a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f674:	f000 fde6 	bl	8010244 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f678:	4b10      	ldr	r3, [pc, #64]	; (800f6bc <prvCheckTasksWaitingTermination+0x50>)
 800f67a:	68db      	ldr	r3, [r3, #12]
 800f67c:	68db      	ldr	r3, [r3, #12]
 800f67e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	3304      	adds	r3, #4
 800f684:	4618      	mov	r0, r3
 800f686:	f7fe fca3 	bl	800dfd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f68a:	4b0d      	ldr	r3, [pc, #52]	; (800f6c0 <prvCheckTasksWaitingTermination+0x54>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	3b01      	subs	r3, #1
 800f690:	4a0b      	ldr	r2, [pc, #44]	; (800f6c0 <prvCheckTasksWaitingTermination+0x54>)
 800f692:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f694:	4b0b      	ldr	r3, [pc, #44]	; (800f6c4 <prvCheckTasksWaitingTermination+0x58>)
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	3b01      	subs	r3, #1
 800f69a:	4a0a      	ldr	r2, [pc, #40]	; (800f6c4 <prvCheckTasksWaitingTermination+0x58>)
 800f69c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f69e:	f000 fe01 	bl	80102a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f000 f810 	bl	800f6c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f6a8:	4b06      	ldr	r3, [pc, #24]	; (800f6c4 <prvCheckTasksWaitingTermination+0x58>)
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d1e1      	bne.n	800f674 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f6b0:	bf00      	nop
 800f6b2:	bf00      	nop
 800f6b4:	3708      	adds	r7, #8
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
 800f6ba:	bf00      	nop
 800f6bc:	20001200 	.word	0x20001200
 800f6c0:	2000122c 	.word	0x2000122c
 800f6c4:	20001214 	.word	0x20001214

0800f6c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b084      	sub	sp, #16
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	3354      	adds	r3, #84	; 0x54
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	f002 fdb7 	bl	8012248 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d108      	bne.n	800f6f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f000 ff99 	bl	8010620 <vPortFree>
				vPortFree( pxTCB );
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f000 ff96 	bl	8010620 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f6f4:	e018      	b.n	800f728 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d103      	bne.n	800f708 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f700:	6878      	ldr	r0, [r7, #4]
 800f702:	f000 ff8d 	bl	8010620 <vPortFree>
	}
 800f706:	e00f      	b.n	800f728 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f70e:	2b02      	cmp	r3, #2
 800f710:	d00a      	beq.n	800f728 <prvDeleteTCB+0x60>
	__asm volatile
 800f712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f716:	f383 8811 	msr	BASEPRI, r3
 800f71a:	f3bf 8f6f 	isb	sy
 800f71e:	f3bf 8f4f 	dsb	sy
 800f722:	60fb      	str	r3, [r7, #12]
}
 800f724:	bf00      	nop
 800f726:	e7fe      	b.n	800f726 <prvDeleteTCB+0x5e>
	}
 800f728:	bf00      	nop
 800f72a:	3710      	adds	r7, #16
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}

0800f730 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f730:	b480      	push	{r7}
 800f732:	b083      	sub	sp, #12
 800f734:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f736:	4b0c      	ldr	r3, [pc, #48]	; (800f768 <prvResetNextTaskUnblockTime+0x38>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d104      	bne.n	800f74a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f740:	4b0a      	ldr	r3, [pc, #40]	; (800f76c <prvResetNextTaskUnblockTime+0x3c>)
 800f742:	f04f 32ff 	mov.w	r2, #4294967295
 800f746:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f748:	e008      	b.n	800f75c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f74a:	4b07      	ldr	r3, [pc, #28]	; (800f768 <prvResetNextTaskUnblockTime+0x38>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	68db      	ldr	r3, [r3, #12]
 800f750:	68db      	ldr	r3, [r3, #12]
 800f752:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	685b      	ldr	r3, [r3, #4]
 800f758:	4a04      	ldr	r2, [pc, #16]	; (800f76c <prvResetNextTaskUnblockTime+0x3c>)
 800f75a:	6013      	str	r3, [r2, #0]
}
 800f75c:	bf00      	nop
 800f75e:	370c      	adds	r7, #12
 800f760:	46bd      	mov	sp, r7
 800f762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f766:	4770      	bx	lr
 800f768:	200011e4 	.word	0x200011e4
 800f76c:	2000124c 	.word	0x2000124c

0800f770 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800f770:	b480      	push	{r7}
 800f772:	b083      	sub	sp, #12
 800f774:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800f776:	4b05      	ldr	r3, [pc, #20]	; (800f78c <xTaskGetCurrentTaskHandle+0x1c>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800f77c:	687b      	ldr	r3, [r7, #4]
	}
 800f77e:	4618      	mov	r0, r3
 800f780:	370c      	adds	r7, #12
 800f782:	46bd      	mov	sp, r7
 800f784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f788:	4770      	bx	lr
 800f78a:	bf00      	nop
 800f78c:	20000d58 	.word	0x20000d58

0800f790 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f790:	b480      	push	{r7}
 800f792:	b083      	sub	sp, #12
 800f794:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f796:	4b0b      	ldr	r3, [pc, #44]	; (800f7c4 <xTaskGetSchedulerState+0x34>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d102      	bne.n	800f7a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f79e:	2301      	movs	r3, #1
 800f7a0:	607b      	str	r3, [r7, #4]
 800f7a2:	e008      	b.n	800f7b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f7a4:	4b08      	ldr	r3, [pc, #32]	; (800f7c8 <xTaskGetSchedulerState+0x38>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d102      	bne.n	800f7b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f7ac:	2302      	movs	r3, #2
 800f7ae:	607b      	str	r3, [r7, #4]
 800f7b0:	e001      	b.n	800f7b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f7b6:	687b      	ldr	r3, [r7, #4]
	}
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	370c      	adds	r7, #12
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c2:	4770      	bx	lr
 800f7c4:	20001238 	.word	0x20001238
 800f7c8:	20001254 	.word	0x20001254

0800f7cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b086      	sub	sp, #24
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f7d8:	2300      	movs	r3, #0
 800f7da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d056      	beq.n	800f890 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f7e2:	4b2e      	ldr	r3, [pc, #184]	; (800f89c <xTaskPriorityDisinherit+0xd0>)
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	693a      	ldr	r2, [r7, #16]
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	d00a      	beq.n	800f802 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f7ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7f0:	f383 8811 	msr	BASEPRI, r3
 800f7f4:	f3bf 8f6f 	isb	sy
 800f7f8:	f3bf 8f4f 	dsb	sy
 800f7fc:	60fb      	str	r3, [r7, #12]
}
 800f7fe:	bf00      	nop
 800f800:	e7fe      	b.n	800f800 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f802:	693b      	ldr	r3, [r7, #16]
 800f804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f806:	2b00      	cmp	r3, #0
 800f808:	d10a      	bne.n	800f820 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f80e:	f383 8811 	msr	BASEPRI, r3
 800f812:	f3bf 8f6f 	isb	sy
 800f816:	f3bf 8f4f 	dsb	sy
 800f81a:	60bb      	str	r3, [r7, #8]
}
 800f81c:	bf00      	nop
 800f81e:	e7fe      	b.n	800f81e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f820:	693b      	ldr	r3, [r7, #16]
 800f822:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f824:	1e5a      	subs	r2, r3, #1
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f82a:	693b      	ldr	r3, [r7, #16]
 800f82c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f82e:	693b      	ldr	r3, [r7, #16]
 800f830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f832:	429a      	cmp	r2, r3
 800f834:	d02c      	beq.n	800f890 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f836:	693b      	ldr	r3, [r7, #16]
 800f838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d128      	bne.n	800f890 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f83e:	693b      	ldr	r3, [r7, #16]
 800f840:	3304      	adds	r3, #4
 800f842:	4618      	mov	r0, r3
 800f844:	f7fe fbc4 	bl	800dfd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f848:	693b      	ldr	r3, [r7, #16]
 800f84a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f84c:	693b      	ldr	r3, [r7, #16]
 800f84e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f854:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f858:	693b      	ldr	r3, [r7, #16]
 800f85a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f85c:	693b      	ldr	r3, [r7, #16]
 800f85e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f860:	4b0f      	ldr	r3, [pc, #60]	; (800f8a0 <xTaskPriorityDisinherit+0xd4>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	429a      	cmp	r2, r3
 800f866:	d903      	bls.n	800f870 <xTaskPriorityDisinherit+0xa4>
 800f868:	693b      	ldr	r3, [r7, #16]
 800f86a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f86c:	4a0c      	ldr	r2, [pc, #48]	; (800f8a0 <xTaskPriorityDisinherit+0xd4>)
 800f86e:	6013      	str	r3, [r2, #0]
 800f870:	693b      	ldr	r3, [r7, #16]
 800f872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f874:	4613      	mov	r3, r2
 800f876:	009b      	lsls	r3, r3, #2
 800f878:	4413      	add	r3, r2
 800f87a:	009b      	lsls	r3, r3, #2
 800f87c:	4a09      	ldr	r2, [pc, #36]	; (800f8a4 <xTaskPriorityDisinherit+0xd8>)
 800f87e:	441a      	add	r2, r3
 800f880:	693b      	ldr	r3, [r7, #16]
 800f882:	3304      	adds	r3, #4
 800f884:	4619      	mov	r1, r3
 800f886:	4610      	mov	r0, r2
 800f888:	f7fe fb45 	bl	800df16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f88c:	2301      	movs	r3, #1
 800f88e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f890:	697b      	ldr	r3, [r7, #20]
	}
 800f892:	4618      	mov	r0, r3
 800f894:	3718      	adds	r7, #24
 800f896:	46bd      	mov	sp, r7
 800f898:	bd80      	pop	{r7, pc}
 800f89a:	bf00      	nop
 800f89c:	20000d58 	.word	0x20000d58
 800f8a0:	20001234 	.word	0x20001234
 800f8a4:	20000d5c 	.word	0x20000d5c

0800f8a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b084      	sub	sp, #16
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	6078      	str	r0, [r7, #4]
 800f8b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f8b2:	4b21      	ldr	r3, [pc, #132]	; (800f938 <prvAddCurrentTaskToDelayedList+0x90>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f8b8:	4b20      	ldr	r3, [pc, #128]	; (800f93c <prvAddCurrentTaskToDelayedList+0x94>)
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	3304      	adds	r3, #4
 800f8be:	4618      	mov	r0, r3
 800f8c0:	f7fe fb86 	bl	800dfd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ca:	d10a      	bne.n	800f8e2 <prvAddCurrentTaskToDelayedList+0x3a>
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d007      	beq.n	800f8e2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8d2:	4b1a      	ldr	r3, [pc, #104]	; (800f93c <prvAddCurrentTaskToDelayedList+0x94>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	3304      	adds	r3, #4
 800f8d8:	4619      	mov	r1, r3
 800f8da:	4819      	ldr	r0, [pc, #100]	; (800f940 <prvAddCurrentTaskToDelayedList+0x98>)
 800f8dc:	f7fe fb1b 	bl	800df16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f8e0:	e026      	b.n	800f930 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f8e2:	68fa      	ldr	r2, [r7, #12]
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	4413      	add	r3, r2
 800f8e8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f8ea:	4b14      	ldr	r3, [pc, #80]	; (800f93c <prvAddCurrentTaskToDelayedList+0x94>)
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	68ba      	ldr	r2, [r7, #8]
 800f8f0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f8f2:	68ba      	ldr	r2, [r7, #8]
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	429a      	cmp	r2, r3
 800f8f8:	d209      	bcs.n	800f90e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8fa:	4b12      	ldr	r3, [pc, #72]	; (800f944 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f8fc:	681a      	ldr	r2, [r3, #0]
 800f8fe:	4b0f      	ldr	r3, [pc, #60]	; (800f93c <prvAddCurrentTaskToDelayedList+0x94>)
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	3304      	adds	r3, #4
 800f904:	4619      	mov	r1, r3
 800f906:	4610      	mov	r0, r2
 800f908:	f7fe fb29 	bl	800df5e <vListInsert>
}
 800f90c:	e010      	b.n	800f930 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f90e:	4b0e      	ldr	r3, [pc, #56]	; (800f948 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f910:	681a      	ldr	r2, [r3, #0]
 800f912:	4b0a      	ldr	r3, [pc, #40]	; (800f93c <prvAddCurrentTaskToDelayedList+0x94>)
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	3304      	adds	r3, #4
 800f918:	4619      	mov	r1, r3
 800f91a:	4610      	mov	r0, r2
 800f91c:	f7fe fb1f 	bl	800df5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f920:	4b0a      	ldr	r3, [pc, #40]	; (800f94c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	68ba      	ldr	r2, [r7, #8]
 800f926:	429a      	cmp	r2, r3
 800f928:	d202      	bcs.n	800f930 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f92a:	4a08      	ldr	r2, [pc, #32]	; (800f94c <prvAddCurrentTaskToDelayedList+0xa4>)
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	6013      	str	r3, [r2, #0]
}
 800f930:	bf00      	nop
 800f932:	3710      	adds	r7, #16
 800f934:	46bd      	mov	sp, r7
 800f936:	bd80      	pop	{r7, pc}
 800f938:	20001230 	.word	0x20001230
 800f93c:	20000d58 	.word	0x20000d58
 800f940:	20001218 	.word	0x20001218
 800f944:	200011e8 	.word	0x200011e8
 800f948:	200011e4 	.word	0x200011e4
 800f94c:	2000124c 	.word	0x2000124c

0800f950 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b08a      	sub	sp, #40	; 0x28
 800f954:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f956:	2300      	movs	r3, #0
 800f958:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f95a:	f000 fb07 	bl	800ff6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f95e:	4b1c      	ldr	r3, [pc, #112]	; (800f9d0 <xTimerCreateTimerTask+0x80>)
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d021      	beq.n	800f9aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f966:	2300      	movs	r3, #0
 800f968:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f96a:	2300      	movs	r3, #0
 800f96c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f96e:	1d3a      	adds	r2, r7, #4
 800f970:	f107 0108 	add.w	r1, r7, #8
 800f974:	f107 030c 	add.w	r3, r7, #12
 800f978:	4618      	mov	r0, r3
 800f97a:	f7fe fa85 	bl	800de88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f97e:	6879      	ldr	r1, [r7, #4]
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	68fa      	ldr	r2, [r7, #12]
 800f984:	9202      	str	r2, [sp, #8]
 800f986:	9301      	str	r3, [sp, #4]
 800f988:	2302      	movs	r3, #2
 800f98a:	9300      	str	r3, [sp, #0]
 800f98c:	2300      	movs	r3, #0
 800f98e:	460a      	mov	r2, r1
 800f990:	4910      	ldr	r1, [pc, #64]	; (800f9d4 <xTimerCreateTimerTask+0x84>)
 800f992:	4811      	ldr	r0, [pc, #68]	; (800f9d8 <xTimerCreateTimerTask+0x88>)
 800f994:	f7ff f832 	bl	800e9fc <xTaskCreateStatic>
 800f998:	4603      	mov	r3, r0
 800f99a:	4a10      	ldr	r2, [pc, #64]	; (800f9dc <xTimerCreateTimerTask+0x8c>)
 800f99c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f99e:	4b0f      	ldr	r3, [pc, #60]	; (800f9dc <xTimerCreateTimerTask+0x8c>)
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d001      	beq.n	800f9aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f9a6:	2301      	movs	r3, #1
 800f9a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f9aa:	697b      	ldr	r3, [r7, #20]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d10a      	bne.n	800f9c6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800f9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9b4:	f383 8811 	msr	BASEPRI, r3
 800f9b8:	f3bf 8f6f 	isb	sy
 800f9bc:	f3bf 8f4f 	dsb	sy
 800f9c0:	613b      	str	r3, [r7, #16]
}
 800f9c2:	bf00      	nop
 800f9c4:	e7fe      	b.n	800f9c4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f9c6:	697b      	ldr	r3, [r7, #20]
}
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	3718      	adds	r7, #24
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	bd80      	pop	{r7, pc}
 800f9d0:	20001288 	.word	0x20001288
 800f9d4:	08018528 	.word	0x08018528
 800f9d8:	0800fb15 	.word	0x0800fb15
 800f9dc:	2000128c 	.word	0x2000128c

0800f9e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b08a      	sub	sp, #40	; 0x28
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	60f8      	str	r0, [r7, #12]
 800f9e8:	60b9      	str	r1, [r7, #8]
 800f9ea:	607a      	str	r2, [r7, #4]
 800f9ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d10a      	bne.n	800fa0e <xTimerGenericCommand+0x2e>
	__asm volatile
 800f9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9fc:	f383 8811 	msr	BASEPRI, r3
 800fa00:	f3bf 8f6f 	isb	sy
 800fa04:	f3bf 8f4f 	dsb	sy
 800fa08:	623b      	str	r3, [r7, #32]
}
 800fa0a:	bf00      	nop
 800fa0c:	e7fe      	b.n	800fa0c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fa0e:	4b1a      	ldr	r3, [pc, #104]	; (800fa78 <xTimerGenericCommand+0x98>)
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d02a      	beq.n	800fa6c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fa16:	68bb      	ldr	r3, [r7, #8]
 800fa18:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	2b05      	cmp	r3, #5
 800fa26:	dc18      	bgt.n	800fa5a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fa28:	f7ff feb2 	bl	800f790 <xTaskGetSchedulerState>
 800fa2c:	4603      	mov	r3, r0
 800fa2e:	2b02      	cmp	r3, #2
 800fa30:	d109      	bne.n	800fa46 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800fa32:	4b11      	ldr	r3, [pc, #68]	; (800fa78 <xTimerGenericCommand+0x98>)
 800fa34:	6818      	ldr	r0, [r3, #0]
 800fa36:	f107 0110 	add.w	r1, r7, #16
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fa3e:	f7fe fbf5 	bl	800e22c <xQueueGenericSend>
 800fa42:	6278      	str	r0, [r7, #36]	; 0x24
 800fa44:	e012      	b.n	800fa6c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fa46:	4b0c      	ldr	r3, [pc, #48]	; (800fa78 <xTimerGenericCommand+0x98>)
 800fa48:	6818      	ldr	r0, [r3, #0]
 800fa4a:	f107 0110 	add.w	r1, r7, #16
 800fa4e:	2300      	movs	r3, #0
 800fa50:	2200      	movs	r2, #0
 800fa52:	f7fe fbeb 	bl	800e22c <xQueueGenericSend>
 800fa56:	6278      	str	r0, [r7, #36]	; 0x24
 800fa58:	e008      	b.n	800fa6c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fa5a:	4b07      	ldr	r3, [pc, #28]	; (800fa78 <xTimerGenericCommand+0x98>)
 800fa5c:	6818      	ldr	r0, [r3, #0]
 800fa5e:	f107 0110 	add.w	r1, r7, #16
 800fa62:	2300      	movs	r3, #0
 800fa64:	683a      	ldr	r2, [r7, #0]
 800fa66:	f7fe fcdf 	bl	800e428 <xQueueGenericSendFromISR>
 800fa6a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800fa6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3728      	adds	r7, #40	; 0x28
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	20001288 	.word	0x20001288

0800fa7c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b088      	sub	sp, #32
 800fa80:	af02      	add	r7, sp, #8
 800fa82:	6078      	str	r0, [r7, #4]
 800fa84:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa86:	4b22      	ldr	r3, [pc, #136]	; (800fb10 <prvProcessExpiredTimer+0x94>)
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	68db      	ldr	r3, [r3, #12]
 800fa8c:	68db      	ldr	r3, [r3, #12]
 800fa8e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fa90:	697b      	ldr	r3, [r7, #20]
 800fa92:	3304      	adds	r3, #4
 800fa94:	4618      	mov	r0, r3
 800fa96:	f7fe fa9b 	bl	800dfd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fa9a:	697b      	ldr	r3, [r7, #20]
 800fa9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800faa0:	f003 0304 	and.w	r3, r3, #4
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d022      	beq.n	800faee <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800faa8:	697b      	ldr	r3, [r7, #20]
 800faaa:	699a      	ldr	r2, [r3, #24]
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	18d1      	adds	r1, r2, r3
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	683a      	ldr	r2, [r7, #0]
 800fab4:	6978      	ldr	r0, [r7, #20]
 800fab6:	f000 f8d1 	bl	800fc5c <prvInsertTimerInActiveList>
 800faba:	4603      	mov	r3, r0
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d01f      	beq.n	800fb00 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fac0:	2300      	movs	r3, #0
 800fac2:	9300      	str	r3, [sp, #0]
 800fac4:	2300      	movs	r3, #0
 800fac6:	687a      	ldr	r2, [r7, #4]
 800fac8:	2100      	movs	r1, #0
 800faca:	6978      	ldr	r0, [r7, #20]
 800facc:	f7ff ff88 	bl	800f9e0 <xTimerGenericCommand>
 800fad0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800fad2:	693b      	ldr	r3, [r7, #16]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d113      	bne.n	800fb00 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800fad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fadc:	f383 8811 	msr	BASEPRI, r3
 800fae0:	f3bf 8f6f 	isb	sy
 800fae4:	f3bf 8f4f 	dsb	sy
 800fae8:	60fb      	str	r3, [r7, #12]
}
 800faea:	bf00      	nop
 800faec:	e7fe      	b.n	800faec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800faf4:	f023 0301 	bic.w	r3, r3, #1
 800faf8:	b2da      	uxtb	r2, r3
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fb00:	697b      	ldr	r3, [r7, #20]
 800fb02:	6a1b      	ldr	r3, [r3, #32]
 800fb04:	6978      	ldr	r0, [r7, #20]
 800fb06:	4798      	blx	r3
}
 800fb08:	bf00      	nop
 800fb0a:	3718      	adds	r7, #24
 800fb0c:	46bd      	mov	sp, r7
 800fb0e:	bd80      	pop	{r7, pc}
 800fb10:	20001280 	.word	0x20001280

0800fb14 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b084      	sub	sp, #16
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fb1c:	f107 0308 	add.w	r3, r7, #8
 800fb20:	4618      	mov	r0, r3
 800fb22:	f000 f857 	bl	800fbd4 <prvGetNextExpireTime>
 800fb26:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	4619      	mov	r1, r3
 800fb2c:	68f8      	ldr	r0, [r7, #12]
 800fb2e:	f000 f803 	bl	800fb38 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fb32:	f000 f8d5 	bl	800fce0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fb36:	e7f1      	b.n	800fb1c <prvTimerTask+0x8>

0800fb38 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b084      	sub	sp, #16
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	6078      	str	r0, [r7, #4]
 800fb40:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800fb42:	f7ff fa29 	bl	800ef98 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fb46:	f107 0308 	add.w	r3, r7, #8
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	f000 f866 	bl	800fc1c <prvSampleTimeNow>
 800fb50:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800fb52:	68bb      	ldr	r3, [r7, #8]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d130      	bne.n	800fbba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d10a      	bne.n	800fb74 <prvProcessTimerOrBlockTask+0x3c>
 800fb5e:	687a      	ldr	r2, [r7, #4]
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	429a      	cmp	r2, r3
 800fb64:	d806      	bhi.n	800fb74 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800fb66:	f7ff fa25 	bl	800efb4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fb6a:	68f9      	ldr	r1, [r7, #12]
 800fb6c:	6878      	ldr	r0, [r7, #4]
 800fb6e:	f7ff ff85 	bl	800fa7c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fb72:	e024      	b.n	800fbbe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d008      	beq.n	800fb8c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fb7a:	4b13      	ldr	r3, [pc, #76]	; (800fbc8 <prvProcessTimerOrBlockTask+0x90>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d101      	bne.n	800fb88 <prvProcessTimerOrBlockTask+0x50>
 800fb84:	2301      	movs	r3, #1
 800fb86:	e000      	b.n	800fb8a <prvProcessTimerOrBlockTask+0x52>
 800fb88:	2300      	movs	r3, #0
 800fb8a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fb8c:	4b0f      	ldr	r3, [pc, #60]	; (800fbcc <prvProcessTimerOrBlockTask+0x94>)
 800fb8e:	6818      	ldr	r0, [r3, #0]
 800fb90:	687a      	ldr	r2, [r7, #4]
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	1ad3      	subs	r3, r2, r3
 800fb96:	683a      	ldr	r2, [r7, #0]
 800fb98:	4619      	mov	r1, r3
 800fb9a:	f7fe fefb 	bl	800e994 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fb9e:	f7ff fa09 	bl	800efb4 <xTaskResumeAll>
 800fba2:	4603      	mov	r3, r0
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d10a      	bne.n	800fbbe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fba8:	4b09      	ldr	r3, [pc, #36]	; (800fbd0 <prvProcessTimerOrBlockTask+0x98>)
 800fbaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbae:	601a      	str	r2, [r3, #0]
 800fbb0:	f3bf 8f4f 	dsb	sy
 800fbb4:	f3bf 8f6f 	isb	sy
}
 800fbb8:	e001      	b.n	800fbbe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fbba:	f7ff f9fb 	bl	800efb4 <xTaskResumeAll>
}
 800fbbe:	bf00      	nop
 800fbc0:	3710      	adds	r7, #16
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	bd80      	pop	{r7, pc}
 800fbc6:	bf00      	nop
 800fbc8:	20001284 	.word	0x20001284
 800fbcc:	20001288 	.word	0x20001288
 800fbd0:	e000ed04 	.word	0xe000ed04

0800fbd4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b085      	sub	sp, #20
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fbdc:	4b0e      	ldr	r3, [pc, #56]	; (800fc18 <prvGetNextExpireTime+0x44>)
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d101      	bne.n	800fbea <prvGetNextExpireTime+0x16>
 800fbe6:	2201      	movs	r2, #1
 800fbe8:	e000      	b.n	800fbec <prvGetNextExpireTime+0x18>
 800fbea:	2200      	movs	r2, #0
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d105      	bne.n	800fc04 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fbf8:	4b07      	ldr	r3, [pc, #28]	; (800fc18 <prvGetNextExpireTime+0x44>)
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	68db      	ldr	r3, [r3, #12]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	60fb      	str	r3, [r7, #12]
 800fc02:	e001      	b.n	800fc08 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fc04:	2300      	movs	r3, #0
 800fc06:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fc08:	68fb      	ldr	r3, [r7, #12]
}
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	3714      	adds	r7, #20
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc14:	4770      	bx	lr
 800fc16:	bf00      	nop
 800fc18:	20001280 	.word	0x20001280

0800fc1c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b084      	sub	sp, #16
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fc24:	f7ff fa64 	bl	800f0f0 <xTaskGetTickCount>
 800fc28:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fc2a:	4b0b      	ldr	r3, [pc, #44]	; (800fc58 <prvSampleTimeNow+0x3c>)
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	68fa      	ldr	r2, [r7, #12]
 800fc30:	429a      	cmp	r2, r3
 800fc32:	d205      	bcs.n	800fc40 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fc34:	f000 f936 	bl	800fea4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	2201      	movs	r2, #1
 800fc3c:	601a      	str	r2, [r3, #0]
 800fc3e:	e002      	b.n	800fc46 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	2200      	movs	r2, #0
 800fc44:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fc46:	4a04      	ldr	r2, [pc, #16]	; (800fc58 <prvSampleTimeNow+0x3c>)
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fc4c:	68fb      	ldr	r3, [r7, #12]
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3710      	adds	r7, #16
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}
 800fc56:	bf00      	nop
 800fc58:	20001290 	.word	0x20001290

0800fc5c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b086      	sub	sp, #24
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	60f8      	str	r0, [r7, #12]
 800fc64:	60b9      	str	r1, [r7, #8]
 800fc66:	607a      	str	r2, [r7, #4]
 800fc68:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	68ba      	ldr	r2, [r7, #8]
 800fc72:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	68fa      	ldr	r2, [r7, #12]
 800fc78:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fc7a:	68ba      	ldr	r2, [r7, #8]
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	429a      	cmp	r2, r3
 800fc80:	d812      	bhi.n	800fca8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc82:	687a      	ldr	r2, [r7, #4]
 800fc84:	683b      	ldr	r3, [r7, #0]
 800fc86:	1ad2      	subs	r2, r2, r3
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	699b      	ldr	r3, [r3, #24]
 800fc8c:	429a      	cmp	r2, r3
 800fc8e:	d302      	bcc.n	800fc96 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fc90:	2301      	movs	r3, #1
 800fc92:	617b      	str	r3, [r7, #20]
 800fc94:	e01b      	b.n	800fcce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fc96:	4b10      	ldr	r3, [pc, #64]	; (800fcd8 <prvInsertTimerInActiveList+0x7c>)
 800fc98:	681a      	ldr	r2, [r3, #0]
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	3304      	adds	r3, #4
 800fc9e:	4619      	mov	r1, r3
 800fca0:	4610      	mov	r0, r2
 800fca2:	f7fe f95c 	bl	800df5e <vListInsert>
 800fca6:	e012      	b.n	800fcce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fca8:	687a      	ldr	r2, [r7, #4]
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	429a      	cmp	r2, r3
 800fcae:	d206      	bcs.n	800fcbe <prvInsertTimerInActiveList+0x62>
 800fcb0:	68ba      	ldr	r2, [r7, #8]
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	429a      	cmp	r2, r3
 800fcb6:	d302      	bcc.n	800fcbe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fcb8:	2301      	movs	r3, #1
 800fcba:	617b      	str	r3, [r7, #20]
 800fcbc:	e007      	b.n	800fcce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fcbe:	4b07      	ldr	r3, [pc, #28]	; (800fcdc <prvInsertTimerInActiveList+0x80>)
 800fcc0:	681a      	ldr	r2, [r3, #0]
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	3304      	adds	r3, #4
 800fcc6:	4619      	mov	r1, r3
 800fcc8:	4610      	mov	r0, r2
 800fcca:	f7fe f948 	bl	800df5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fcce:	697b      	ldr	r3, [r7, #20]
}
 800fcd0:	4618      	mov	r0, r3
 800fcd2:	3718      	adds	r7, #24
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	bd80      	pop	{r7, pc}
 800fcd8:	20001284 	.word	0x20001284
 800fcdc:	20001280 	.word	0x20001280

0800fce0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fce0:	b580      	push	{r7, lr}
 800fce2:	b08e      	sub	sp, #56	; 0x38
 800fce4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fce6:	e0ca      	b.n	800fe7e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	da18      	bge.n	800fd20 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fcee:	1d3b      	adds	r3, r7, #4
 800fcf0:	3304      	adds	r3, #4
 800fcf2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fcf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d10a      	bne.n	800fd10 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800fcfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcfe:	f383 8811 	msr	BASEPRI, r3
 800fd02:	f3bf 8f6f 	isb	sy
 800fd06:	f3bf 8f4f 	dsb	sy
 800fd0a:	61fb      	str	r3, [r7, #28]
}
 800fd0c:	bf00      	nop
 800fd0e:	e7fe      	b.n	800fd0e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fd10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd16:	6850      	ldr	r0, [r2, #4]
 800fd18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd1a:	6892      	ldr	r2, [r2, #8]
 800fd1c:	4611      	mov	r1, r2
 800fd1e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	f2c0 80aa 	blt.w	800fe7c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fd2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd2e:	695b      	ldr	r3, [r3, #20]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d004      	beq.n	800fd3e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fd34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd36:	3304      	adds	r3, #4
 800fd38:	4618      	mov	r0, r3
 800fd3a:	f7fe f949 	bl	800dfd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fd3e:	463b      	mov	r3, r7
 800fd40:	4618      	mov	r0, r3
 800fd42:	f7ff ff6b 	bl	800fc1c <prvSampleTimeNow>
 800fd46:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	2b09      	cmp	r3, #9
 800fd4c:	f200 8097 	bhi.w	800fe7e <prvProcessReceivedCommands+0x19e>
 800fd50:	a201      	add	r2, pc, #4	; (adr r2, 800fd58 <prvProcessReceivedCommands+0x78>)
 800fd52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd56:	bf00      	nop
 800fd58:	0800fd81 	.word	0x0800fd81
 800fd5c:	0800fd81 	.word	0x0800fd81
 800fd60:	0800fd81 	.word	0x0800fd81
 800fd64:	0800fdf5 	.word	0x0800fdf5
 800fd68:	0800fe09 	.word	0x0800fe09
 800fd6c:	0800fe53 	.word	0x0800fe53
 800fd70:	0800fd81 	.word	0x0800fd81
 800fd74:	0800fd81 	.word	0x0800fd81
 800fd78:	0800fdf5 	.word	0x0800fdf5
 800fd7c:	0800fe09 	.word	0x0800fe09
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fd80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fd86:	f043 0301 	orr.w	r3, r3, #1
 800fd8a:	b2da      	uxtb	r2, r3
 800fd8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fd92:	68ba      	ldr	r2, [r7, #8]
 800fd94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd96:	699b      	ldr	r3, [r3, #24]
 800fd98:	18d1      	adds	r1, r2, r3
 800fd9a:	68bb      	ldr	r3, [r7, #8]
 800fd9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fda0:	f7ff ff5c 	bl	800fc5c <prvInsertTimerInActiveList>
 800fda4:	4603      	mov	r3, r0
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d069      	beq.n	800fe7e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fdaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdac:	6a1b      	ldr	r3, [r3, #32]
 800fdae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fdb0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fdb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fdb8:	f003 0304 	and.w	r3, r3, #4
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d05e      	beq.n	800fe7e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fdc0:	68ba      	ldr	r2, [r7, #8]
 800fdc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdc4:	699b      	ldr	r3, [r3, #24]
 800fdc6:	441a      	add	r2, r3
 800fdc8:	2300      	movs	r3, #0
 800fdca:	9300      	str	r3, [sp, #0]
 800fdcc:	2300      	movs	r3, #0
 800fdce:	2100      	movs	r1, #0
 800fdd0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fdd2:	f7ff fe05 	bl	800f9e0 <xTimerGenericCommand>
 800fdd6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fdd8:	6a3b      	ldr	r3, [r7, #32]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d14f      	bne.n	800fe7e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800fdde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fde2:	f383 8811 	msr	BASEPRI, r3
 800fde6:	f3bf 8f6f 	isb	sy
 800fdea:	f3bf 8f4f 	dsb	sy
 800fdee:	61bb      	str	r3, [r7, #24]
}
 800fdf0:	bf00      	nop
 800fdf2:	e7fe      	b.n	800fdf2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fdf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdf6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fdfa:	f023 0301 	bic.w	r3, r3, #1
 800fdfe:	b2da      	uxtb	r2, r3
 800fe00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800fe06:	e03a      	b.n	800fe7e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fe08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe0e:	f043 0301 	orr.w	r3, r3, #1
 800fe12:	b2da      	uxtb	r2, r3
 800fe14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fe1a:	68ba      	ldr	r2, [r7, #8]
 800fe1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe1e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fe20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe22:	699b      	ldr	r3, [r3, #24]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d10a      	bne.n	800fe3e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800fe28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe2c:	f383 8811 	msr	BASEPRI, r3
 800fe30:	f3bf 8f6f 	isb	sy
 800fe34:	f3bf 8f4f 	dsb	sy
 800fe38:	617b      	str	r3, [r7, #20]
}
 800fe3a:	bf00      	nop
 800fe3c:	e7fe      	b.n	800fe3c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fe3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe40:	699a      	ldr	r2, [r3, #24]
 800fe42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe44:	18d1      	adds	r1, r2, r3
 800fe46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe4c:	f7ff ff06 	bl	800fc5c <prvInsertTimerInActiveList>
					break;
 800fe50:	e015      	b.n	800fe7e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fe52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe58:	f003 0302 	and.w	r3, r3, #2
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d103      	bne.n	800fe68 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800fe60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe62:	f000 fbdd 	bl	8010620 <vPortFree>
 800fe66:	e00a      	b.n	800fe7e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fe68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fe6e:	f023 0301 	bic.w	r3, r3, #1
 800fe72:	b2da      	uxtb	r2, r3
 800fe74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fe7a:	e000      	b.n	800fe7e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800fe7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fe7e:	4b08      	ldr	r3, [pc, #32]	; (800fea0 <prvProcessReceivedCommands+0x1c0>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	1d39      	adds	r1, r7, #4
 800fe84:	2200      	movs	r2, #0
 800fe86:	4618      	mov	r0, r3
 800fe88:	f7fe fb6a 	bl	800e560 <xQueueReceive>
 800fe8c:	4603      	mov	r3, r0
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	f47f af2a 	bne.w	800fce8 <prvProcessReceivedCommands+0x8>
	}
}
 800fe94:	bf00      	nop
 800fe96:	bf00      	nop
 800fe98:	3730      	adds	r7, #48	; 0x30
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	bd80      	pop	{r7, pc}
 800fe9e:	bf00      	nop
 800fea0:	20001288 	.word	0x20001288

0800fea4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b088      	sub	sp, #32
 800fea8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800feaa:	e048      	b.n	800ff3e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800feac:	4b2d      	ldr	r3, [pc, #180]	; (800ff64 <prvSwitchTimerLists+0xc0>)
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800feb6:	4b2b      	ldr	r3, [pc, #172]	; (800ff64 <prvSwitchTimerLists+0xc0>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	68db      	ldr	r3, [r3, #12]
 800febc:	68db      	ldr	r3, [r3, #12]
 800febe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	3304      	adds	r3, #4
 800fec4:	4618      	mov	r0, r3
 800fec6:	f7fe f883 	bl	800dfd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	6a1b      	ldr	r3, [r3, #32]
 800fece:	68f8      	ldr	r0, [r7, #12]
 800fed0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fed8:	f003 0304 	and.w	r3, r3, #4
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d02e      	beq.n	800ff3e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	699b      	ldr	r3, [r3, #24]
 800fee4:	693a      	ldr	r2, [r7, #16]
 800fee6:	4413      	add	r3, r2
 800fee8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800feea:	68ba      	ldr	r2, [r7, #8]
 800feec:	693b      	ldr	r3, [r7, #16]
 800feee:	429a      	cmp	r2, r3
 800fef0:	d90e      	bls.n	800ff10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	68ba      	ldr	r2, [r7, #8]
 800fef6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	68fa      	ldr	r2, [r7, #12]
 800fefc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fefe:	4b19      	ldr	r3, [pc, #100]	; (800ff64 <prvSwitchTimerLists+0xc0>)
 800ff00:	681a      	ldr	r2, [r3, #0]
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	3304      	adds	r3, #4
 800ff06:	4619      	mov	r1, r3
 800ff08:	4610      	mov	r0, r2
 800ff0a:	f7fe f828 	bl	800df5e <vListInsert>
 800ff0e:	e016      	b.n	800ff3e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ff10:	2300      	movs	r3, #0
 800ff12:	9300      	str	r3, [sp, #0]
 800ff14:	2300      	movs	r3, #0
 800ff16:	693a      	ldr	r2, [r7, #16]
 800ff18:	2100      	movs	r1, #0
 800ff1a:	68f8      	ldr	r0, [r7, #12]
 800ff1c:	f7ff fd60 	bl	800f9e0 <xTimerGenericCommand>
 800ff20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d10a      	bne.n	800ff3e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ff28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff2c:	f383 8811 	msr	BASEPRI, r3
 800ff30:	f3bf 8f6f 	isb	sy
 800ff34:	f3bf 8f4f 	dsb	sy
 800ff38:	603b      	str	r3, [r7, #0]
}
 800ff3a:	bf00      	nop
 800ff3c:	e7fe      	b.n	800ff3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ff3e:	4b09      	ldr	r3, [pc, #36]	; (800ff64 <prvSwitchTimerLists+0xc0>)
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d1b1      	bne.n	800feac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ff48:	4b06      	ldr	r3, [pc, #24]	; (800ff64 <prvSwitchTimerLists+0xc0>)
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ff4e:	4b06      	ldr	r3, [pc, #24]	; (800ff68 <prvSwitchTimerLists+0xc4>)
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	4a04      	ldr	r2, [pc, #16]	; (800ff64 <prvSwitchTimerLists+0xc0>)
 800ff54:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ff56:	4a04      	ldr	r2, [pc, #16]	; (800ff68 <prvSwitchTimerLists+0xc4>)
 800ff58:	697b      	ldr	r3, [r7, #20]
 800ff5a:	6013      	str	r3, [r2, #0]
}
 800ff5c:	bf00      	nop
 800ff5e:	3718      	adds	r7, #24
 800ff60:	46bd      	mov	sp, r7
 800ff62:	bd80      	pop	{r7, pc}
 800ff64:	20001280 	.word	0x20001280
 800ff68:	20001284 	.word	0x20001284

0800ff6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b082      	sub	sp, #8
 800ff70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ff72:	f000 f967 	bl	8010244 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ff76:	4b15      	ldr	r3, [pc, #84]	; (800ffcc <prvCheckForValidListAndQueue+0x60>)
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d120      	bne.n	800ffc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ff7e:	4814      	ldr	r0, [pc, #80]	; (800ffd0 <prvCheckForValidListAndQueue+0x64>)
 800ff80:	f7fd ff9c 	bl	800debc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ff84:	4813      	ldr	r0, [pc, #76]	; (800ffd4 <prvCheckForValidListAndQueue+0x68>)
 800ff86:	f7fd ff99 	bl	800debc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ff8a:	4b13      	ldr	r3, [pc, #76]	; (800ffd8 <prvCheckForValidListAndQueue+0x6c>)
 800ff8c:	4a10      	ldr	r2, [pc, #64]	; (800ffd0 <prvCheckForValidListAndQueue+0x64>)
 800ff8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ff90:	4b12      	ldr	r3, [pc, #72]	; (800ffdc <prvCheckForValidListAndQueue+0x70>)
 800ff92:	4a10      	ldr	r2, [pc, #64]	; (800ffd4 <prvCheckForValidListAndQueue+0x68>)
 800ff94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ff96:	2300      	movs	r3, #0
 800ff98:	9300      	str	r3, [sp, #0]
 800ff9a:	4b11      	ldr	r3, [pc, #68]	; (800ffe0 <prvCheckForValidListAndQueue+0x74>)
 800ff9c:	4a11      	ldr	r2, [pc, #68]	; (800ffe4 <prvCheckForValidListAndQueue+0x78>)
 800ff9e:	2110      	movs	r1, #16
 800ffa0:	200a      	movs	r0, #10
 800ffa2:	f7fe f8a7 	bl	800e0f4 <xQueueGenericCreateStatic>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	4a08      	ldr	r2, [pc, #32]	; (800ffcc <prvCheckForValidListAndQueue+0x60>)
 800ffaa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ffac:	4b07      	ldr	r3, [pc, #28]	; (800ffcc <prvCheckForValidListAndQueue+0x60>)
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d005      	beq.n	800ffc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ffb4:	4b05      	ldr	r3, [pc, #20]	; (800ffcc <prvCheckForValidListAndQueue+0x60>)
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	490b      	ldr	r1, [pc, #44]	; (800ffe8 <prvCheckForValidListAndQueue+0x7c>)
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f7fe fcc0 	bl	800e940 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ffc0:	f000 f970 	bl	80102a4 <vPortExitCritical>
}
 800ffc4:	bf00      	nop
 800ffc6:	46bd      	mov	sp, r7
 800ffc8:	bd80      	pop	{r7, pc}
 800ffca:	bf00      	nop
 800ffcc:	20001288 	.word	0x20001288
 800ffd0:	20001258 	.word	0x20001258
 800ffd4:	2000126c 	.word	0x2000126c
 800ffd8:	20001280 	.word	0x20001280
 800ffdc:	20001284 	.word	0x20001284
 800ffe0:	20001334 	.word	0x20001334
 800ffe4:	20001294 	.word	0x20001294
 800ffe8:	08018530 	.word	0x08018530

0800ffec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ffec:	b480      	push	{r7}
 800ffee:	b085      	sub	sp, #20
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	60f8      	str	r0, [r7, #12]
 800fff4:	60b9      	str	r1, [r7, #8]
 800fff6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	3b04      	subs	r3, #4
 800fffc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010004:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	3b04      	subs	r3, #4
 801000a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801000c:	68bb      	ldr	r3, [r7, #8]
 801000e:	f023 0201 	bic.w	r2, r3, #1
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	3b04      	subs	r3, #4
 801001a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801001c:	4a0c      	ldr	r2, [pc, #48]	; (8010050 <pxPortInitialiseStack+0x64>)
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	3b14      	subs	r3, #20
 8010026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010028:	687a      	ldr	r2, [r7, #4]
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	3b04      	subs	r3, #4
 8010032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	f06f 0202 	mvn.w	r2, #2
 801003a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	3b20      	subs	r3, #32
 8010040:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010042:	68fb      	ldr	r3, [r7, #12]
}
 8010044:	4618      	mov	r0, r3
 8010046:	3714      	adds	r7, #20
 8010048:	46bd      	mov	sp, r7
 801004a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004e:	4770      	bx	lr
 8010050:	08010055 	.word	0x08010055

08010054 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010054:	b480      	push	{r7}
 8010056:	b085      	sub	sp, #20
 8010058:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801005a:	2300      	movs	r3, #0
 801005c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801005e:	4b12      	ldr	r3, [pc, #72]	; (80100a8 <prvTaskExitError+0x54>)
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010066:	d00a      	beq.n	801007e <prvTaskExitError+0x2a>
	__asm volatile
 8010068:	f04f 0350 	mov.w	r3, #80	; 0x50
 801006c:	f383 8811 	msr	BASEPRI, r3
 8010070:	f3bf 8f6f 	isb	sy
 8010074:	f3bf 8f4f 	dsb	sy
 8010078:	60fb      	str	r3, [r7, #12]
}
 801007a:	bf00      	nop
 801007c:	e7fe      	b.n	801007c <prvTaskExitError+0x28>
	__asm volatile
 801007e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010082:	f383 8811 	msr	BASEPRI, r3
 8010086:	f3bf 8f6f 	isb	sy
 801008a:	f3bf 8f4f 	dsb	sy
 801008e:	60bb      	str	r3, [r7, #8]
}
 8010090:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010092:	bf00      	nop
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d0fc      	beq.n	8010094 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801009a:	bf00      	nop
 801009c:	bf00      	nop
 801009e:	3714      	adds	r7, #20
 80100a0:	46bd      	mov	sp, r7
 80100a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a6:	4770      	bx	lr
 80100a8:	20000038 	.word	0x20000038
 80100ac:	00000000 	.word	0x00000000

080100b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80100b0:	4b07      	ldr	r3, [pc, #28]	; (80100d0 <pxCurrentTCBConst2>)
 80100b2:	6819      	ldr	r1, [r3, #0]
 80100b4:	6808      	ldr	r0, [r1, #0]
 80100b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100ba:	f380 8809 	msr	PSP, r0
 80100be:	f3bf 8f6f 	isb	sy
 80100c2:	f04f 0000 	mov.w	r0, #0
 80100c6:	f380 8811 	msr	BASEPRI, r0
 80100ca:	4770      	bx	lr
 80100cc:	f3af 8000 	nop.w

080100d0 <pxCurrentTCBConst2>:
 80100d0:	20000d58 	.word	0x20000d58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80100d4:	bf00      	nop
 80100d6:	bf00      	nop

080100d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80100d8:	4808      	ldr	r0, [pc, #32]	; (80100fc <prvPortStartFirstTask+0x24>)
 80100da:	6800      	ldr	r0, [r0, #0]
 80100dc:	6800      	ldr	r0, [r0, #0]
 80100de:	f380 8808 	msr	MSP, r0
 80100e2:	f04f 0000 	mov.w	r0, #0
 80100e6:	f380 8814 	msr	CONTROL, r0
 80100ea:	b662      	cpsie	i
 80100ec:	b661      	cpsie	f
 80100ee:	f3bf 8f4f 	dsb	sy
 80100f2:	f3bf 8f6f 	isb	sy
 80100f6:	df00      	svc	0
 80100f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80100fa:	bf00      	nop
 80100fc:	e000ed08 	.word	0xe000ed08

08010100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b086      	sub	sp, #24
 8010104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010106:	4b46      	ldr	r3, [pc, #280]	; (8010220 <xPortStartScheduler+0x120>)
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	4a46      	ldr	r2, [pc, #280]	; (8010224 <xPortStartScheduler+0x124>)
 801010c:	4293      	cmp	r3, r2
 801010e:	d10a      	bne.n	8010126 <xPortStartScheduler+0x26>
	__asm volatile
 8010110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010114:	f383 8811 	msr	BASEPRI, r3
 8010118:	f3bf 8f6f 	isb	sy
 801011c:	f3bf 8f4f 	dsb	sy
 8010120:	613b      	str	r3, [r7, #16]
}
 8010122:	bf00      	nop
 8010124:	e7fe      	b.n	8010124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010126:	4b3e      	ldr	r3, [pc, #248]	; (8010220 <xPortStartScheduler+0x120>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	4a3f      	ldr	r2, [pc, #252]	; (8010228 <xPortStartScheduler+0x128>)
 801012c:	4293      	cmp	r3, r2
 801012e:	d10a      	bne.n	8010146 <xPortStartScheduler+0x46>
	__asm volatile
 8010130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010134:	f383 8811 	msr	BASEPRI, r3
 8010138:	f3bf 8f6f 	isb	sy
 801013c:	f3bf 8f4f 	dsb	sy
 8010140:	60fb      	str	r3, [r7, #12]
}
 8010142:	bf00      	nop
 8010144:	e7fe      	b.n	8010144 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010146:	4b39      	ldr	r3, [pc, #228]	; (801022c <xPortStartScheduler+0x12c>)
 8010148:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801014a:	697b      	ldr	r3, [r7, #20]
 801014c:	781b      	ldrb	r3, [r3, #0]
 801014e:	b2db      	uxtb	r3, r3
 8010150:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	22ff      	movs	r2, #255	; 0xff
 8010156:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010158:	697b      	ldr	r3, [r7, #20]
 801015a:	781b      	ldrb	r3, [r3, #0]
 801015c:	b2db      	uxtb	r3, r3
 801015e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010160:	78fb      	ldrb	r3, [r7, #3]
 8010162:	b2db      	uxtb	r3, r3
 8010164:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010168:	b2da      	uxtb	r2, r3
 801016a:	4b31      	ldr	r3, [pc, #196]	; (8010230 <xPortStartScheduler+0x130>)
 801016c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801016e:	4b31      	ldr	r3, [pc, #196]	; (8010234 <xPortStartScheduler+0x134>)
 8010170:	2207      	movs	r2, #7
 8010172:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010174:	e009      	b.n	801018a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010176:	4b2f      	ldr	r3, [pc, #188]	; (8010234 <xPortStartScheduler+0x134>)
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	3b01      	subs	r3, #1
 801017c:	4a2d      	ldr	r2, [pc, #180]	; (8010234 <xPortStartScheduler+0x134>)
 801017e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010180:	78fb      	ldrb	r3, [r7, #3]
 8010182:	b2db      	uxtb	r3, r3
 8010184:	005b      	lsls	r3, r3, #1
 8010186:	b2db      	uxtb	r3, r3
 8010188:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801018a:	78fb      	ldrb	r3, [r7, #3]
 801018c:	b2db      	uxtb	r3, r3
 801018e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010192:	2b80      	cmp	r3, #128	; 0x80
 8010194:	d0ef      	beq.n	8010176 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010196:	4b27      	ldr	r3, [pc, #156]	; (8010234 <xPortStartScheduler+0x134>)
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f1c3 0307 	rsb	r3, r3, #7
 801019e:	2b04      	cmp	r3, #4
 80101a0:	d00a      	beq.n	80101b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80101a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101a6:	f383 8811 	msr	BASEPRI, r3
 80101aa:	f3bf 8f6f 	isb	sy
 80101ae:	f3bf 8f4f 	dsb	sy
 80101b2:	60bb      	str	r3, [r7, #8]
}
 80101b4:	bf00      	nop
 80101b6:	e7fe      	b.n	80101b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80101b8:	4b1e      	ldr	r3, [pc, #120]	; (8010234 <xPortStartScheduler+0x134>)
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	021b      	lsls	r3, r3, #8
 80101be:	4a1d      	ldr	r2, [pc, #116]	; (8010234 <xPortStartScheduler+0x134>)
 80101c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80101c2:	4b1c      	ldr	r3, [pc, #112]	; (8010234 <xPortStartScheduler+0x134>)
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80101ca:	4a1a      	ldr	r2, [pc, #104]	; (8010234 <xPortStartScheduler+0x134>)
 80101cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	b2da      	uxtb	r2, r3
 80101d2:	697b      	ldr	r3, [r7, #20]
 80101d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80101d6:	4b18      	ldr	r3, [pc, #96]	; (8010238 <xPortStartScheduler+0x138>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	4a17      	ldr	r2, [pc, #92]	; (8010238 <xPortStartScheduler+0x138>)
 80101dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80101e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80101e2:	4b15      	ldr	r3, [pc, #84]	; (8010238 <xPortStartScheduler+0x138>)
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	4a14      	ldr	r2, [pc, #80]	; (8010238 <xPortStartScheduler+0x138>)
 80101e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80101ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80101ee:	f000 f8dd 	bl	80103ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80101f2:	4b12      	ldr	r3, [pc, #72]	; (801023c <xPortStartScheduler+0x13c>)
 80101f4:	2200      	movs	r2, #0
 80101f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80101f8:	f000 f8fc 	bl	80103f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80101fc:	4b10      	ldr	r3, [pc, #64]	; (8010240 <xPortStartScheduler+0x140>)
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	4a0f      	ldr	r2, [pc, #60]	; (8010240 <xPortStartScheduler+0x140>)
 8010202:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010206:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010208:	f7ff ff66 	bl	80100d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801020c:	f7ff f83a 	bl	800f284 <vTaskSwitchContext>
	prvTaskExitError();
 8010210:	f7ff ff20 	bl	8010054 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010214:	2300      	movs	r3, #0
}
 8010216:	4618      	mov	r0, r3
 8010218:	3718      	adds	r7, #24
 801021a:	46bd      	mov	sp, r7
 801021c:	bd80      	pop	{r7, pc}
 801021e:	bf00      	nop
 8010220:	e000ed00 	.word	0xe000ed00
 8010224:	410fc271 	.word	0x410fc271
 8010228:	410fc270 	.word	0x410fc270
 801022c:	e000e400 	.word	0xe000e400
 8010230:	20001384 	.word	0x20001384
 8010234:	20001388 	.word	0x20001388
 8010238:	e000ed20 	.word	0xe000ed20
 801023c:	20000038 	.word	0x20000038
 8010240:	e000ef34 	.word	0xe000ef34

08010244 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010244:	b480      	push	{r7}
 8010246:	b083      	sub	sp, #12
 8010248:	af00      	add	r7, sp, #0
	__asm volatile
 801024a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801024e:	f383 8811 	msr	BASEPRI, r3
 8010252:	f3bf 8f6f 	isb	sy
 8010256:	f3bf 8f4f 	dsb	sy
 801025a:	607b      	str	r3, [r7, #4]
}
 801025c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801025e:	4b0f      	ldr	r3, [pc, #60]	; (801029c <vPortEnterCritical+0x58>)
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	3301      	adds	r3, #1
 8010264:	4a0d      	ldr	r2, [pc, #52]	; (801029c <vPortEnterCritical+0x58>)
 8010266:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010268:	4b0c      	ldr	r3, [pc, #48]	; (801029c <vPortEnterCritical+0x58>)
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	2b01      	cmp	r3, #1
 801026e:	d10f      	bne.n	8010290 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010270:	4b0b      	ldr	r3, [pc, #44]	; (80102a0 <vPortEnterCritical+0x5c>)
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	b2db      	uxtb	r3, r3
 8010276:	2b00      	cmp	r3, #0
 8010278:	d00a      	beq.n	8010290 <vPortEnterCritical+0x4c>
	__asm volatile
 801027a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801027e:	f383 8811 	msr	BASEPRI, r3
 8010282:	f3bf 8f6f 	isb	sy
 8010286:	f3bf 8f4f 	dsb	sy
 801028a:	603b      	str	r3, [r7, #0]
}
 801028c:	bf00      	nop
 801028e:	e7fe      	b.n	801028e <vPortEnterCritical+0x4a>
	}
}
 8010290:	bf00      	nop
 8010292:	370c      	adds	r7, #12
 8010294:	46bd      	mov	sp, r7
 8010296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029a:	4770      	bx	lr
 801029c:	20000038 	.word	0x20000038
 80102a0:	e000ed04 	.word	0xe000ed04

080102a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80102a4:	b480      	push	{r7}
 80102a6:	b083      	sub	sp, #12
 80102a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80102aa:	4b12      	ldr	r3, [pc, #72]	; (80102f4 <vPortExitCritical+0x50>)
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d10a      	bne.n	80102c8 <vPortExitCritical+0x24>
	__asm volatile
 80102b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102b6:	f383 8811 	msr	BASEPRI, r3
 80102ba:	f3bf 8f6f 	isb	sy
 80102be:	f3bf 8f4f 	dsb	sy
 80102c2:	607b      	str	r3, [r7, #4]
}
 80102c4:	bf00      	nop
 80102c6:	e7fe      	b.n	80102c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80102c8:	4b0a      	ldr	r3, [pc, #40]	; (80102f4 <vPortExitCritical+0x50>)
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	3b01      	subs	r3, #1
 80102ce:	4a09      	ldr	r2, [pc, #36]	; (80102f4 <vPortExitCritical+0x50>)
 80102d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80102d2:	4b08      	ldr	r3, [pc, #32]	; (80102f4 <vPortExitCritical+0x50>)
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d105      	bne.n	80102e6 <vPortExitCritical+0x42>
 80102da:	2300      	movs	r3, #0
 80102dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	f383 8811 	msr	BASEPRI, r3
}
 80102e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80102e6:	bf00      	nop
 80102e8:	370c      	adds	r7, #12
 80102ea:	46bd      	mov	sp, r7
 80102ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f0:	4770      	bx	lr
 80102f2:	bf00      	nop
 80102f4:	20000038 	.word	0x20000038
	...

08010300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010300:	f3ef 8009 	mrs	r0, PSP
 8010304:	f3bf 8f6f 	isb	sy
 8010308:	4b15      	ldr	r3, [pc, #84]	; (8010360 <pxCurrentTCBConst>)
 801030a:	681a      	ldr	r2, [r3, #0]
 801030c:	f01e 0f10 	tst.w	lr, #16
 8010310:	bf08      	it	eq
 8010312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801031a:	6010      	str	r0, [r2, #0]
 801031c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010320:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010324:	f380 8811 	msr	BASEPRI, r0
 8010328:	f3bf 8f4f 	dsb	sy
 801032c:	f3bf 8f6f 	isb	sy
 8010330:	f7fe ffa8 	bl	800f284 <vTaskSwitchContext>
 8010334:	f04f 0000 	mov.w	r0, #0
 8010338:	f380 8811 	msr	BASEPRI, r0
 801033c:	bc09      	pop	{r0, r3}
 801033e:	6819      	ldr	r1, [r3, #0]
 8010340:	6808      	ldr	r0, [r1, #0]
 8010342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010346:	f01e 0f10 	tst.w	lr, #16
 801034a:	bf08      	it	eq
 801034c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010350:	f380 8809 	msr	PSP, r0
 8010354:	f3bf 8f6f 	isb	sy
 8010358:	4770      	bx	lr
 801035a:	bf00      	nop
 801035c:	f3af 8000 	nop.w

08010360 <pxCurrentTCBConst>:
 8010360:	20000d58 	.word	0x20000d58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010364:	bf00      	nop
 8010366:	bf00      	nop

08010368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b082      	sub	sp, #8
 801036c:	af00      	add	r7, sp, #0
	__asm volatile
 801036e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010372:	f383 8811 	msr	BASEPRI, r3
 8010376:	f3bf 8f6f 	isb	sy
 801037a:	f3bf 8f4f 	dsb	sy
 801037e:	607b      	str	r3, [r7, #4]
}
 8010380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010382:	f7fe fec5 	bl	800f110 <xTaskIncrementTick>
 8010386:	4603      	mov	r3, r0
 8010388:	2b00      	cmp	r3, #0
 801038a:	d003      	beq.n	8010394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801038c:	4b06      	ldr	r3, [pc, #24]	; (80103a8 <xPortSysTickHandler+0x40>)
 801038e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010392:	601a      	str	r2, [r3, #0]
 8010394:	2300      	movs	r3, #0
 8010396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010398:	683b      	ldr	r3, [r7, #0]
 801039a:	f383 8811 	msr	BASEPRI, r3
}
 801039e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80103a0:	bf00      	nop
 80103a2:	3708      	adds	r7, #8
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}
 80103a8:	e000ed04 	.word	0xe000ed04

080103ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80103ac:	b480      	push	{r7}
 80103ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80103b0:	4b0b      	ldr	r3, [pc, #44]	; (80103e0 <vPortSetupTimerInterrupt+0x34>)
 80103b2:	2200      	movs	r2, #0
 80103b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80103b6:	4b0b      	ldr	r3, [pc, #44]	; (80103e4 <vPortSetupTimerInterrupt+0x38>)
 80103b8:	2200      	movs	r2, #0
 80103ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80103bc:	4b0a      	ldr	r3, [pc, #40]	; (80103e8 <vPortSetupTimerInterrupt+0x3c>)
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	4a0a      	ldr	r2, [pc, #40]	; (80103ec <vPortSetupTimerInterrupt+0x40>)
 80103c2:	fba2 2303 	umull	r2, r3, r2, r3
 80103c6:	099b      	lsrs	r3, r3, #6
 80103c8:	4a09      	ldr	r2, [pc, #36]	; (80103f0 <vPortSetupTimerInterrupt+0x44>)
 80103ca:	3b01      	subs	r3, #1
 80103cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80103ce:	4b04      	ldr	r3, [pc, #16]	; (80103e0 <vPortSetupTimerInterrupt+0x34>)
 80103d0:	2207      	movs	r2, #7
 80103d2:	601a      	str	r2, [r3, #0]
}
 80103d4:	bf00      	nop
 80103d6:	46bd      	mov	sp, r7
 80103d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103dc:	4770      	bx	lr
 80103de:	bf00      	nop
 80103e0:	e000e010 	.word	0xe000e010
 80103e4:	e000e018 	.word	0xe000e018
 80103e8:	20000004 	.word	0x20000004
 80103ec:	10624dd3 	.word	0x10624dd3
 80103f0:	e000e014 	.word	0xe000e014

080103f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80103f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010404 <vPortEnableVFP+0x10>
 80103f8:	6801      	ldr	r1, [r0, #0]
 80103fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80103fe:	6001      	str	r1, [r0, #0]
 8010400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010402:	bf00      	nop
 8010404:	e000ed88 	.word	0xe000ed88

08010408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010408:	b480      	push	{r7}
 801040a:	b085      	sub	sp, #20
 801040c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801040e:	f3ef 8305 	mrs	r3, IPSR
 8010412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	2b0f      	cmp	r3, #15
 8010418:	d914      	bls.n	8010444 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801041a:	4a17      	ldr	r2, [pc, #92]	; (8010478 <vPortValidateInterruptPriority+0x70>)
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	4413      	add	r3, r2
 8010420:	781b      	ldrb	r3, [r3, #0]
 8010422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010424:	4b15      	ldr	r3, [pc, #84]	; (801047c <vPortValidateInterruptPriority+0x74>)
 8010426:	781b      	ldrb	r3, [r3, #0]
 8010428:	7afa      	ldrb	r2, [r7, #11]
 801042a:	429a      	cmp	r2, r3
 801042c:	d20a      	bcs.n	8010444 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801042e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010432:	f383 8811 	msr	BASEPRI, r3
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	f3bf 8f4f 	dsb	sy
 801043e:	607b      	str	r3, [r7, #4]
}
 8010440:	bf00      	nop
 8010442:	e7fe      	b.n	8010442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010444:	4b0e      	ldr	r3, [pc, #56]	; (8010480 <vPortValidateInterruptPriority+0x78>)
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801044c:	4b0d      	ldr	r3, [pc, #52]	; (8010484 <vPortValidateInterruptPriority+0x7c>)
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	429a      	cmp	r2, r3
 8010452:	d90a      	bls.n	801046a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8010454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010458:	f383 8811 	msr	BASEPRI, r3
 801045c:	f3bf 8f6f 	isb	sy
 8010460:	f3bf 8f4f 	dsb	sy
 8010464:	603b      	str	r3, [r7, #0]
}
 8010466:	bf00      	nop
 8010468:	e7fe      	b.n	8010468 <vPortValidateInterruptPriority+0x60>
	}
 801046a:	bf00      	nop
 801046c:	3714      	adds	r7, #20
 801046e:	46bd      	mov	sp, r7
 8010470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010474:	4770      	bx	lr
 8010476:	bf00      	nop
 8010478:	e000e3f0 	.word	0xe000e3f0
 801047c:	20001384 	.word	0x20001384
 8010480:	e000ed0c 	.word	0xe000ed0c
 8010484:	20001388 	.word	0x20001388

08010488 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b08a      	sub	sp, #40	; 0x28
 801048c:	af00      	add	r7, sp, #0
 801048e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8010490:	2300      	movs	r3, #0
 8010492:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8010494:	f7fe fd80 	bl	800ef98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8010498:	4b5b      	ldr	r3, [pc, #364]	; (8010608 <pvPortMalloc+0x180>)
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d101      	bne.n	80104a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80104a0:	f000 f920 	bl	80106e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80104a4:	4b59      	ldr	r3, [pc, #356]	; (801060c <pvPortMalloc+0x184>)
 80104a6:	681a      	ldr	r2, [r3, #0]
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	4013      	ands	r3, r2
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	f040 8093 	bne.w	80105d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d01d      	beq.n	80104f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80104b8:	2208      	movs	r2, #8
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	4413      	add	r3, r2
 80104be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	f003 0307 	and.w	r3, r3, #7
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d014      	beq.n	80104f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	f023 0307 	bic.w	r3, r3, #7
 80104d0:	3308      	adds	r3, #8
 80104d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	f003 0307 	and.w	r3, r3, #7
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d00a      	beq.n	80104f4 <pvPortMalloc+0x6c>
	__asm volatile
 80104de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104e2:	f383 8811 	msr	BASEPRI, r3
 80104e6:	f3bf 8f6f 	isb	sy
 80104ea:	f3bf 8f4f 	dsb	sy
 80104ee:	617b      	str	r3, [r7, #20]
}
 80104f0:	bf00      	nop
 80104f2:	e7fe      	b.n	80104f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d06e      	beq.n	80105d8 <pvPortMalloc+0x150>
 80104fa:	4b45      	ldr	r3, [pc, #276]	; (8010610 <pvPortMalloc+0x188>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	687a      	ldr	r2, [r7, #4]
 8010500:	429a      	cmp	r2, r3
 8010502:	d869      	bhi.n	80105d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010504:	4b43      	ldr	r3, [pc, #268]	; (8010614 <pvPortMalloc+0x18c>)
 8010506:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010508:	4b42      	ldr	r3, [pc, #264]	; (8010614 <pvPortMalloc+0x18c>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801050e:	e004      	b.n	801051a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8010510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010512:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801051c:	685b      	ldr	r3, [r3, #4]
 801051e:	687a      	ldr	r2, [r7, #4]
 8010520:	429a      	cmp	r2, r3
 8010522:	d903      	bls.n	801052c <pvPortMalloc+0xa4>
 8010524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d1f1      	bne.n	8010510 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801052c:	4b36      	ldr	r3, [pc, #216]	; (8010608 <pvPortMalloc+0x180>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010532:	429a      	cmp	r2, r3
 8010534:	d050      	beq.n	80105d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010536:	6a3b      	ldr	r3, [r7, #32]
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	2208      	movs	r2, #8
 801053c:	4413      	add	r3, r2
 801053e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010542:	681a      	ldr	r2, [r3, #0]
 8010544:	6a3b      	ldr	r3, [r7, #32]
 8010546:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801054a:	685a      	ldr	r2, [r3, #4]
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	1ad2      	subs	r2, r2, r3
 8010550:	2308      	movs	r3, #8
 8010552:	005b      	lsls	r3, r3, #1
 8010554:	429a      	cmp	r2, r3
 8010556:	d91f      	bls.n	8010598 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	4413      	add	r3, r2
 801055e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010560:	69bb      	ldr	r3, [r7, #24]
 8010562:	f003 0307 	and.w	r3, r3, #7
 8010566:	2b00      	cmp	r3, #0
 8010568:	d00a      	beq.n	8010580 <pvPortMalloc+0xf8>
	__asm volatile
 801056a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801056e:	f383 8811 	msr	BASEPRI, r3
 8010572:	f3bf 8f6f 	isb	sy
 8010576:	f3bf 8f4f 	dsb	sy
 801057a:	613b      	str	r3, [r7, #16]
}
 801057c:	bf00      	nop
 801057e:	e7fe      	b.n	801057e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010582:	685a      	ldr	r2, [r3, #4]
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	1ad2      	subs	r2, r2, r3
 8010588:	69bb      	ldr	r3, [r7, #24]
 801058a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801058c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801058e:	687a      	ldr	r2, [r7, #4]
 8010590:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8010592:	69b8      	ldr	r0, [r7, #24]
 8010594:	f000 f908 	bl	80107a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8010598:	4b1d      	ldr	r3, [pc, #116]	; (8010610 <pvPortMalloc+0x188>)
 801059a:	681a      	ldr	r2, [r3, #0]
 801059c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801059e:	685b      	ldr	r3, [r3, #4]
 80105a0:	1ad3      	subs	r3, r2, r3
 80105a2:	4a1b      	ldr	r2, [pc, #108]	; (8010610 <pvPortMalloc+0x188>)
 80105a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80105a6:	4b1a      	ldr	r3, [pc, #104]	; (8010610 <pvPortMalloc+0x188>)
 80105a8:	681a      	ldr	r2, [r3, #0]
 80105aa:	4b1b      	ldr	r3, [pc, #108]	; (8010618 <pvPortMalloc+0x190>)
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	429a      	cmp	r2, r3
 80105b0:	d203      	bcs.n	80105ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80105b2:	4b17      	ldr	r3, [pc, #92]	; (8010610 <pvPortMalloc+0x188>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a18      	ldr	r2, [pc, #96]	; (8010618 <pvPortMalloc+0x190>)
 80105b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80105ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105bc:	685a      	ldr	r2, [r3, #4]
 80105be:	4b13      	ldr	r3, [pc, #76]	; (801060c <pvPortMalloc+0x184>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	431a      	orrs	r2, r3
 80105c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80105c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105ca:	2200      	movs	r2, #0
 80105cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80105ce:	4b13      	ldr	r3, [pc, #76]	; (801061c <pvPortMalloc+0x194>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	3301      	adds	r3, #1
 80105d4:	4a11      	ldr	r2, [pc, #68]	; (801061c <pvPortMalloc+0x194>)
 80105d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80105d8:	f7fe fcec 	bl	800efb4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80105dc:	69fb      	ldr	r3, [r7, #28]
 80105de:	f003 0307 	and.w	r3, r3, #7
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d00a      	beq.n	80105fc <pvPortMalloc+0x174>
	__asm volatile
 80105e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105ea:	f383 8811 	msr	BASEPRI, r3
 80105ee:	f3bf 8f6f 	isb	sy
 80105f2:	f3bf 8f4f 	dsb	sy
 80105f6:	60fb      	str	r3, [r7, #12]
}
 80105f8:	bf00      	nop
 80105fa:	e7fe      	b.n	80105fa <pvPortMalloc+0x172>
	return pvReturn;
 80105fc:	69fb      	ldr	r3, [r7, #28]
}
 80105fe:	4618      	mov	r0, r3
 8010600:	3728      	adds	r7, #40	; 0x28
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}
 8010606:	bf00      	nop
 8010608:	20004f94 	.word	0x20004f94
 801060c:	20004fa8 	.word	0x20004fa8
 8010610:	20004f98 	.word	0x20004f98
 8010614:	20004f8c 	.word	0x20004f8c
 8010618:	20004f9c 	.word	0x20004f9c
 801061c:	20004fa0 	.word	0x20004fa0

08010620 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010620:	b580      	push	{r7, lr}
 8010622:	b086      	sub	sp, #24
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d04d      	beq.n	80106ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010632:	2308      	movs	r3, #8
 8010634:	425b      	negs	r3, r3
 8010636:	697a      	ldr	r2, [r7, #20]
 8010638:	4413      	add	r3, r2
 801063a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801063c:	697b      	ldr	r3, [r7, #20]
 801063e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010640:	693b      	ldr	r3, [r7, #16]
 8010642:	685a      	ldr	r2, [r3, #4]
 8010644:	4b24      	ldr	r3, [pc, #144]	; (80106d8 <vPortFree+0xb8>)
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	4013      	ands	r3, r2
 801064a:	2b00      	cmp	r3, #0
 801064c:	d10a      	bne.n	8010664 <vPortFree+0x44>
	__asm volatile
 801064e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010652:	f383 8811 	msr	BASEPRI, r3
 8010656:	f3bf 8f6f 	isb	sy
 801065a:	f3bf 8f4f 	dsb	sy
 801065e:	60fb      	str	r3, [r7, #12]
}
 8010660:	bf00      	nop
 8010662:	e7fe      	b.n	8010662 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010664:	693b      	ldr	r3, [r7, #16]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	2b00      	cmp	r3, #0
 801066a:	d00a      	beq.n	8010682 <vPortFree+0x62>
	__asm volatile
 801066c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010670:	f383 8811 	msr	BASEPRI, r3
 8010674:	f3bf 8f6f 	isb	sy
 8010678:	f3bf 8f4f 	dsb	sy
 801067c:	60bb      	str	r3, [r7, #8]
}
 801067e:	bf00      	nop
 8010680:	e7fe      	b.n	8010680 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010682:	693b      	ldr	r3, [r7, #16]
 8010684:	685a      	ldr	r2, [r3, #4]
 8010686:	4b14      	ldr	r3, [pc, #80]	; (80106d8 <vPortFree+0xb8>)
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	4013      	ands	r3, r2
 801068c:	2b00      	cmp	r3, #0
 801068e:	d01e      	beq.n	80106ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d11a      	bne.n	80106ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010698:	693b      	ldr	r3, [r7, #16]
 801069a:	685a      	ldr	r2, [r3, #4]
 801069c:	4b0e      	ldr	r3, [pc, #56]	; (80106d8 <vPortFree+0xb8>)
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	43db      	mvns	r3, r3
 80106a2:	401a      	ands	r2, r3
 80106a4:	693b      	ldr	r3, [r7, #16]
 80106a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80106a8:	f7fe fc76 	bl	800ef98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80106ac:	693b      	ldr	r3, [r7, #16]
 80106ae:	685a      	ldr	r2, [r3, #4]
 80106b0:	4b0a      	ldr	r3, [pc, #40]	; (80106dc <vPortFree+0xbc>)
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	4413      	add	r3, r2
 80106b6:	4a09      	ldr	r2, [pc, #36]	; (80106dc <vPortFree+0xbc>)
 80106b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80106ba:	6938      	ldr	r0, [r7, #16]
 80106bc:	f000 f874 	bl	80107a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80106c0:	4b07      	ldr	r3, [pc, #28]	; (80106e0 <vPortFree+0xc0>)
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	3301      	adds	r3, #1
 80106c6:	4a06      	ldr	r2, [pc, #24]	; (80106e0 <vPortFree+0xc0>)
 80106c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80106ca:	f7fe fc73 	bl	800efb4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80106ce:	bf00      	nop
 80106d0:	3718      	adds	r7, #24
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
 80106d6:	bf00      	nop
 80106d8:	20004fa8 	.word	0x20004fa8
 80106dc:	20004f98 	.word	0x20004f98
 80106e0:	20004fa4 	.word	0x20004fa4

080106e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80106e4:	b480      	push	{r7}
 80106e6:	b085      	sub	sp, #20
 80106e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80106ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80106ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80106f0:	4b27      	ldr	r3, [pc, #156]	; (8010790 <prvHeapInit+0xac>)
 80106f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	f003 0307 	and.w	r3, r3, #7
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d00c      	beq.n	8010718 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	3307      	adds	r3, #7
 8010702:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f023 0307 	bic.w	r3, r3, #7
 801070a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801070c:	68ba      	ldr	r2, [r7, #8]
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	1ad3      	subs	r3, r2, r3
 8010712:	4a1f      	ldr	r2, [pc, #124]	; (8010790 <prvHeapInit+0xac>)
 8010714:	4413      	add	r3, r2
 8010716:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801071c:	4a1d      	ldr	r2, [pc, #116]	; (8010794 <prvHeapInit+0xb0>)
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010722:	4b1c      	ldr	r3, [pc, #112]	; (8010794 <prvHeapInit+0xb0>)
 8010724:	2200      	movs	r2, #0
 8010726:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	68ba      	ldr	r2, [r7, #8]
 801072c:	4413      	add	r3, r2
 801072e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010730:	2208      	movs	r2, #8
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	1a9b      	subs	r3, r3, r2
 8010736:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	f023 0307 	bic.w	r3, r3, #7
 801073e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	4a15      	ldr	r2, [pc, #84]	; (8010798 <prvHeapInit+0xb4>)
 8010744:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010746:	4b14      	ldr	r3, [pc, #80]	; (8010798 <prvHeapInit+0xb4>)
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	2200      	movs	r2, #0
 801074c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801074e:	4b12      	ldr	r3, [pc, #72]	; (8010798 <prvHeapInit+0xb4>)
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	2200      	movs	r2, #0
 8010754:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801075a:	683b      	ldr	r3, [r7, #0]
 801075c:	68fa      	ldr	r2, [r7, #12]
 801075e:	1ad2      	subs	r2, r2, r3
 8010760:	683b      	ldr	r3, [r7, #0]
 8010762:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010764:	4b0c      	ldr	r3, [pc, #48]	; (8010798 <prvHeapInit+0xb4>)
 8010766:	681a      	ldr	r2, [r3, #0]
 8010768:	683b      	ldr	r3, [r7, #0]
 801076a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	685b      	ldr	r3, [r3, #4]
 8010770:	4a0a      	ldr	r2, [pc, #40]	; (801079c <prvHeapInit+0xb8>)
 8010772:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	685b      	ldr	r3, [r3, #4]
 8010778:	4a09      	ldr	r2, [pc, #36]	; (80107a0 <prvHeapInit+0xbc>)
 801077a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801077c:	4b09      	ldr	r3, [pc, #36]	; (80107a4 <prvHeapInit+0xc0>)
 801077e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010782:	601a      	str	r2, [r3, #0]
}
 8010784:	bf00      	nop
 8010786:	3714      	adds	r7, #20
 8010788:	46bd      	mov	sp, r7
 801078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801078e:	4770      	bx	lr
 8010790:	2000138c 	.word	0x2000138c
 8010794:	20004f8c 	.word	0x20004f8c
 8010798:	20004f94 	.word	0x20004f94
 801079c:	20004f9c 	.word	0x20004f9c
 80107a0:	20004f98 	.word	0x20004f98
 80107a4:	20004fa8 	.word	0x20004fa8

080107a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80107a8:	b480      	push	{r7}
 80107aa:	b085      	sub	sp, #20
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80107b0:	4b28      	ldr	r3, [pc, #160]	; (8010854 <prvInsertBlockIntoFreeList+0xac>)
 80107b2:	60fb      	str	r3, [r7, #12]
 80107b4:	e002      	b.n	80107bc <prvInsertBlockIntoFreeList+0x14>
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	60fb      	str	r3, [r7, #12]
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	687a      	ldr	r2, [r7, #4]
 80107c2:	429a      	cmp	r2, r3
 80107c4:	d8f7      	bhi.n	80107b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	685b      	ldr	r3, [r3, #4]
 80107ce:	68ba      	ldr	r2, [r7, #8]
 80107d0:	4413      	add	r3, r2
 80107d2:	687a      	ldr	r2, [r7, #4]
 80107d4:	429a      	cmp	r2, r3
 80107d6:	d108      	bne.n	80107ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	685a      	ldr	r2, [r3, #4]
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	685b      	ldr	r3, [r3, #4]
 80107e0:	441a      	add	r2, r3
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	685b      	ldr	r3, [r3, #4]
 80107f2:	68ba      	ldr	r2, [r7, #8]
 80107f4:	441a      	add	r2, r3
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	429a      	cmp	r2, r3
 80107fc:	d118      	bne.n	8010830 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	681a      	ldr	r2, [r3, #0]
 8010802:	4b15      	ldr	r3, [pc, #84]	; (8010858 <prvInsertBlockIntoFreeList+0xb0>)
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	429a      	cmp	r2, r3
 8010808:	d00d      	beq.n	8010826 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	685a      	ldr	r2, [r3, #4]
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	685b      	ldr	r3, [r3, #4]
 8010814:	441a      	add	r2, r3
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	681a      	ldr	r2, [r3, #0]
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	601a      	str	r2, [r3, #0]
 8010824:	e008      	b.n	8010838 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010826:	4b0c      	ldr	r3, [pc, #48]	; (8010858 <prvInsertBlockIntoFreeList+0xb0>)
 8010828:	681a      	ldr	r2, [r3, #0]
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	601a      	str	r2, [r3, #0]
 801082e:	e003      	b.n	8010838 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	681a      	ldr	r2, [r3, #0]
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010838:	68fa      	ldr	r2, [r7, #12]
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	429a      	cmp	r2, r3
 801083e:	d002      	beq.n	8010846 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	687a      	ldr	r2, [r7, #4]
 8010844:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010846:	bf00      	nop
 8010848:	3714      	adds	r7, #20
 801084a:	46bd      	mov	sp, r7
 801084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010850:	4770      	bx	lr
 8010852:	bf00      	nop
 8010854:	20004f8c 	.word	0x20004f8c
 8010858:	20004f94 	.word	0x20004f94

0801085c <_Znwj>:
 801085c:	2801      	cmp	r0, #1
 801085e:	bf38      	it	cc
 8010860:	2001      	movcc	r0, #1
 8010862:	b510      	push	{r4, lr}
 8010864:	4604      	mov	r4, r0
 8010866:	4620      	mov	r0, r4
 8010868:	f000 fa70 	bl	8010d4c <malloc>
 801086c:	b930      	cbnz	r0, 801087c <_Znwj+0x20>
 801086e:	f000 f81b 	bl	80108a8 <_ZSt15get_new_handlerv>
 8010872:	b908      	cbnz	r0, 8010878 <_Znwj+0x1c>
 8010874:	f000 f820 	bl	80108b8 <abort>
 8010878:	4780      	blx	r0
 801087a:	e7f4      	b.n	8010866 <_Znwj+0xa>
 801087c:	bd10      	pop	{r4, pc}

0801087e <__cxa_pure_virtual>:
 801087e:	b508      	push	{r3, lr}
 8010880:	f000 f80c 	bl	801089c <_ZSt9terminatev>

08010884 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8010884:	b508      	push	{r3, lr}
 8010886:	4780      	blx	r0
 8010888:	f000 f816 	bl	80108b8 <abort>

0801088c <_ZSt13get_terminatev>:
 801088c:	4b02      	ldr	r3, [pc, #8]	; (8010898 <_ZSt13get_terminatev+0xc>)
 801088e:	6818      	ldr	r0, [r3, #0]
 8010890:	f3bf 8f5b 	dmb	ish
 8010894:	4770      	bx	lr
 8010896:	bf00      	nop
 8010898:	2000003c 	.word	0x2000003c

0801089c <_ZSt9terminatev>:
 801089c:	b508      	push	{r3, lr}
 801089e:	f7ff fff5 	bl	801088c <_ZSt13get_terminatev>
 80108a2:	f7ff ffef 	bl	8010884 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

080108a8 <_ZSt15get_new_handlerv>:
 80108a8:	4b02      	ldr	r3, [pc, #8]	; (80108b4 <_ZSt15get_new_handlerv+0xc>)
 80108aa:	6818      	ldr	r0, [r3, #0]
 80108ac:	f3bf 8f5b 	dmb	ish
 80108b0:	4770      	bx	lr
 80108b2:	bf00      	nop
 80108b4:	20004fac 	.word	0x20004fac

080108b8 <abort>:
 80108b8:	b508      	push	{r3, lr}
 80108ba:	2006      	movs	r0, #6
 80108bc:	f001 fd5e 	bl	801237c <raise>
 80108c0:	2001      	movs	r0, #1
 80108c2:	f7f2 fbe9 	bl	8003098 <_exit>
	...

080108c8 <__errno>:
 80108c8:	4b01      	ldr	r3, [pc, #4]	; (80108d0 <__errno+0x8>)
 80108ca:	6818      	ldr	r0, [r3, #0]
 80108cc:	4770      	bx	lr
 80108ce:	bf00      	nop
 80108d0:	20000040 	.word	0x20000040

080108d4 <std>:
 80108d4:	2300      	movs	r3, #0
 80108d6:	b510      	push	{r4, lr}
 80108d8:	4604      	mov	r4, r0
 80108da:	e9c0 3300 	strd	r3, r3, [r0]
 80108de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80108e2:	6083      	str	r3, [r0, #8]
 80108e4:	8181      	strh	r1, [r0, #12]
 80108e6:	6643      	str	r3, [r0, #100]	; 0x64
 80108e8:	81c2      	strh	r2, [r0, #14]
 80108ea:	6183      	str	r3, [r0, #24]
 80108ec:	4619      	mov	r1, r3
 80108ee:	2208      	movs	r2, #8
 80108f0:	305c      	adds	r0, #92	; 0x5c
 80108f2:	f000 fa63 	bl	8010dbc <memset>
 80108f6:	4b05      	ldr	r3, [pc, #20]	; (801090c <std+0x38>)
 80108f8:	6263      	str	r3, [r4, #36]	; 0x24
 80108fa:	4b05      	ldr	r3, [pc, #20]	; (8010910 <std+0x3c>)
 80108fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80108fe:	4b05      	ldr	r3, [pc, #20]	; (8010914 <std+0x40>)
 8010900:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010902:	4b05      	ldr	r3, [pc, #20]	; (8010918 <std+0x44>)
 8010904:	6224      	str	r4, [r4, #32]
 8010906:	6323      	str	r3, [r4, #48]	; 0x30
 8010908:	bd10      	pop	{r4, pc}
 801090a:	bf00      	nop
 801090c:	0801244d 	.word	0x0801244d
 8010910:	08012473 	.word	0x08012473
 8010914:	080124ab 	.word	0x080124ab
 8010918:	080124cf 	.word	0x080124cf

0801091c <_cleanup_r>:
 801091c:	4901      	ldr	r1, [pc, #4]	; (8010924 <_cleanup_r+0x8>)
 801091e:	f000 b8af 	b.w	8010a80 <_fwalk_reent>
 8010922:	bf00      	nop
 8010924:	08014815 	.word	0x08014815

08010928 <__sfmoreglue>:
 8010928:	b570      	push	{r4, r5, r6, lr}
 801092a:	1e4a      	subs	r2, r1, #1
 801092c:	2568      	movs	r5, #104	; 0x68
 801092e:	4355      	muls	r5, r2
 8010930:	460e      	mov	r6, r1
 8010932:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010936:	f000 fd17 	bl	8011368 <_malloc_r>
 801093a:	4604      	mov	r4, r0
 801093c:	b140      	cbz	r0, 8010950 <__sfmoreglue+0x28>
 801093e:	2100      	movs	r1, #0
 8010940:	e9c0 1600 	strd	r1, r6, [r0]
 8010944:	300c      	adds	r0, #12
 8010946:	60a0      	str	r0, [r4, #8]
 8010948:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801094c:	f000 fa36 	bl	8010dbc <memset>
 8010950:	4620      	mov	r0, r4
 8010952:	bd70      	pop	{r4, r5, r6, pc}

08010954 <__sfp_lock_acquire>:
 8010954:	4801      	ldr	r0, [pc, #4]	; (801095c <__sfp_lock_acquire+0x8>)
 8010956:	f000 b9f5 	b.w	8010d44 <__retarget_lock_acquire_recursive>
 801095a:	bf00      	nop
 801095c:	20005738 	.word	0x20005738

08010960 <__sfp_lock_release>:
 8010960:	4801      	ldr	r0, [pc, #4]	; (8010968 <__sfp_lock_release+0x8>)
 8010962:	f000 b9f1 	b.w	8010d48 <__retarget_lock_release_recursive>
 8010966:	bf00      	nop
 8010968:	20005738 	.word	0x20005738

0801096c <__sinit_lock_acquire>:
 801096c:	4801      	ldr	r0, [pc, #4]	; (8010974 <__sinit_lock_acquire+0x8>)
 801096e:	f000 b9e9 	b.w	8010d44 <__retarget_lock_acquire_recursive>
 8010972:	bf00      	nop
 8010974:	20005733 	.word	0x20005733

08010978 <__sinit_lock_release>:
 8010978:	4801      	ldr	r0, [pc, #4]	; (8010980 <__sinit_lock_release+0x8>)
 801097a:	f000 b9e5 	b.w	8010d48 <__retarget_lock_release_recursive>
 801097e:	bf00      	nop
 8010980:	20005733 	.word	0x20005733

08010984 <__sinit>:
 8010984:	b510      	push	{r4, lr}
 8010986:	4604      	mov	r4, r0
 8010988:	f7ff fff0 	bl	801096c <__sinit_lock_acquire>
 801098c:	69a3      	ldr	r3, [r4, #24]
 801098e:	b11b      	cbz	r3, 8010998 <__sinit+0x14>
 8010990:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010994:	f7ff bff0 	b.w	8010978 <__sinit_lock_release>
 8010998:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801099c:	6523      	str	r3, [r4, #80]	; 0x50
 801099e:	4b13      	ldr	r3, [pc, #76]	; (80109ec <__sinit+0x68>)
 80109a0:	4a13      	ldr	r2, [pc, #76]	; (80109f0 <__sinit+0x6c>)
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80109a6:	42a3      	cmp	r3, r4
 80109a8:	bf04      	itt	eq
 80109aa:	2301      	moveq	r3, #1
 80109ac:	61a3      	streq	r3, [r4, #24]
 80109ae:	4620      	mov	r0, r4
 80109b0:	f000 f820 	bl	80109f4 <__sfp>
 80109b4:	6060      	str	r0, [r4, #4]
 80109b6:	4620      	mov	r0, r4
 80109b8:	f000 f81c 	bl	80109f4 <__sfp>
 80109bc:	60a0      	str	r0, [r4, #8]
 80109be:	4620      	mov	r0, r4
 80109c0:	f000 f818 	bl	80109f4 <__sfp>
 80109c4:	2200      	movs	r2, #0
 80109c6:	60e0      	str	r0, [r4, #12]
 80109c8:	2104      	movs	r1, #4
 80109ca:	6860      	ldr	r0, [r4, #4]
 80109cc:	f7ff ff82 	bl	80108d4 <std>
 80109d0:	68a0      	ldr	r0, [r4, #8]
 80109d2:	2201      	movs	r2, #1
 80109d4:	2109      	movs	r1, #9
 80109d6:	f7ff ff7d 	bl	80108d4 <std>
 80109da:	68e0      	ldr	r0, [r4, #12]
 80109dc:	2202      	movs	r2, #2
 80109de:	2112      	movs	r1, #18
 80109e0:	f7ff ff78 	bl	80108d4 <std>
 80109e4:	2301      	movs	r3, #1
 80109e6:	61a3      	str	r3, [r4, #24]
 80109e8:	e7d2      	b.n	8010990 <__sinit+0xc>
 80109ea:	bf00      	nop
 80109ec:	080186f0 	.word	0x080186f0
 80109f0:	0801091d 	.word	0x0801091d

080109f4 <__sfp>:
 80109f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109f6:	4607      	mov	r7, r0
 80109f8:	f7ff ffac 	bl	8010954 <__sfp_lock_acquire>
 80109fc:	4b1e      	ldr	r3, [pc, #120]	; (8010a78 <__sfp+0x84>)
 80109fe:	681e      	ldr	r6, [r3, #0]
 8010a00:	69b3      	ldr	r3, [r6, #24]
 8010a02:	b913      	cbnz	r3, 8010a0a <__sfp+0x16>
 8010a04:	4630      	mov	r0, r6
 8010a06:	f7ff ffbd 	bl	8010984 <__sinit>
 8010a0a:	3648      	adds	r6, #72	; 0x48
 8010a0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010a10:	3b01      	subs	r3, #1
 8010a12:	d503      	bpl.n	8010a1c <__sfp+0x28>
 8010a14:	6833      	ldr	r3, [r6, #0]
 8010a16:	b30b      	cbz	r3, 8010a5c <__sfp+0x68>
 8010a18:	6836      	ldr	r6, [r6, #0]
 8010a1a:	e7f7      	b.n	8010a0c <__sfp+0x18>
 8010a1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010a20:	b9d5      	cbnz	r5, 8010a58 <__sfp+0x64>
 8010a22:	4b16      	ldr	r3, [pc, #88]	; (8010a7c <__sfp+0x88>)
 8010a24:	60e3      	str	r3, [r4, #12]
 8010a26:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010a2a:	6665      	str	r5, [r4, #100]	; 0x64
 8010a2c:	f000 f988 	bl	8010d40 <__retarget_lock_init_recursive>
 8010a30:	f7ff ff96 	bl	8010960 <__sfp_lock_release>
 8010a34:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010a38:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010a3c:	6025      	str	r5, [r4, #0]
 8010a3e:	61a5      	str	r5, [r4, #24]
 8010a40:	2208      	movs	r2, #8
 8010a42:	4629      	mov	r1, r5
 8010a44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010a48:	f000 f9b8 	bl	8010dbc <memset>
 8010a4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010a50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010a54:	4620      	mov	r0, r4
 8010a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a58:	3468      	adds	r4, #104	; 0x68
 8010a5a:	e7d9      	b.n	8010a10 <__sfp+0x1c>
 8010a5c:	2104      	movs	r1, #4
 8010a5e:	4638      	mov	r0, r7
 8010a60:	f7ff ff62 	bl	8010928 <__sfmoreglue>
 8010a64:	4604      	mov	r4, r0
 8010a66:	6030      	str	r0, [r6, #0]
 8010a68:	2800      	cmp	r0, #0
 8010a6a:	d1d5      	bne.n	8010a18 <__sfp+0x24>
 8010a6c:	f7ff ff78 	bl	8010960 <__sfp_lock_release>
 8010a70:	230c      	movs	r3, #12
 8010a72:	603b      	str	r3, [r7, #0]
 8010a74:	e7ee      	b.n	8010a54 <__sfp+0x60>
 8010a76:	bf00      	nop
 8010a78:	080186f0 	.word	0x080186f0
 8010a7c:	ffff0001 	.word	0xffff0001

08010a80 <_fwalk_reent>:
 8010a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a84:	4606      	mov	r6, r0
 8010a86:	4688      	mov	r8, r1
 8010a88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010a8c:	2700      	movs	r7, #0
 8010a8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010a92:	f1b9 0901 	subs.w	r9, r9, #1
 8010a96:	d505      	bpl.n	8010aa4 <_fwalk_reent+0x24>
 8010a98:	6824      	ldr	r4, [r4, #0]
 8010a9a:	2c00      	cmp	r4, #0
 8010a9c:	d1f7      	bne.n	8010a8e <_fwalk_reent+0xe>
 8010a9e:	4638      	mov	r0, r7
 8010aa0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010aa4:	89ab      	ldrh	r3, [r5, #12]
 8010aa6:	2b01      	cmp	r3, #1
 8010aa8:	d907      	bls.n	8010aba <_fwalk_reent+0x3a>
 8010aaa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010aae:	3301      	adds	r3, #1
 8010ab0:	d003      	beq.n	8010aba <_fwalk_reent+0x3a>
 8010ab2:	4629      	mov	r1, r5
 8010ab4:	4630      	mov	r0, r6
 8010ab6:	47c0      	blx	r8
 8010ab8:	4307      	orrs	r7, r0
 8010aba:	3568      	adds	r5, #104	; 0x68
 8010abc:	e7e9      	b.n	8010a92 <_fwalk_reent+0x12>
	...

08010ac0 <__libc_init_array>:
 8010ac0:	b570      	push	{r4, r5, r6, lr}
 8010ac2:	4d0d      	ldr	r5, [pc, #52]	; (8010af8 <__libc_init_array+0x38>)
 8010ac4:	4c0d      	ldr	r4, [pc, #52]	; (8010afc <__libc_init_array+0x3c>)
 8010ac6:	1b64      	subs	r4, r4, r5
 8010ac8:	10a4      	asrs	r4, r4, #2
 8010aca:	2600      	movs	r6, #0
 8010acc:	42a6      	cmp	r6, r4
 8010ace:	d109      	bne.n	8010ae4 <__libc_init_array+0x24>
 8010ad0:	4d0b      	ldr	r5, [pc, #44]	; (8010b00 <__libc_init_array+0x40>)
 8010ad2:	4c0c      	ldr	r4, [pc, #48]	; (8010b04 <__libc_init_array+0x44>)
 8010ad4:	f005 ff80 	bl	80169d8 <_init>
 8010ad8:	1b64      	subs	r4, r4, r5
 8010ada:	10a4      	asrs	r4, r4, #2
 8010adc:	2600      	movs	r6, #0
 8010ade:	42a6      	cmp	r6, r4
 8010ae0:	d105      	bne.n	8010aee <__libc_init_array+0x2e>
 8010ae2:	bd70      	pop	{r4, r5, r6, pc}
 8010ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8010ae8:	4798      	blx	r3
 8010aea:	3601      	adds	r6, #1
 8010aec:	e7ee      	b.n	8010acc <__libc_init_array+0xc>
 8010aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8010af2:	4798      	blx	r3
 8010af4:	3601      	adds	r6, #1
 8010af6:	e7f2      	b.n	8010ade <__libc_init_array+0x1e>
 8010af8:	08018cc0 	.word	0x08018cc0
 8010afc:	08018cc0 	.word	0x08018cc0
 8010b00:	08018cc0 	.word	0x08018cc0
 8010b04:	08018cc8 	.word	0x08018cc8

08010b08 <isxdigit>:
 8010b08:	4b02      	ldr	r3, [pc, #8]	; (8010b14 <isxdigit+0xc>)
 8010b0a:	4418      	add	r0, r3
 8010b0c:	7840      	ldrb	r0, [r0, #1]
 8010b0e:	f000 0044 	and.w	r0, r0, #68	; 0x44
 8010b12:	4770      	bx	lr
 8010b14:	08018930 	.word	0x08018930

08010b18 <localtime>:
 8010b18:	b538      	push	{r3, r4, r5, lr}
 8010b1a:	4b0b      	ldr	r3, [pc, #44]	; (8010b48 <localtime+0x30>)
 8010b1c:	681d      	ldr	r5, [r3, #0]
 8010b1e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010b20:	4604      	mov	r4, r0
 8010b22:	b953      	cbnz	r3, 8010b3a <localtime+0x22>
 8010b24:	2024      	movs	r0, #36	; 0x24
 8010b26:	f000 f911 	bl	8010d4c <malloc>
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	63e8      	str	r0, [r5, #60]	; 0x3c
 8010b2e:	b920      	cbnz	r0, 8010b3a <localtime+0x22>
 8010b30:	4b06      	ldr	r3, [pc, #24]	; (8010b4c <localtime+0x34>)
 8010b32:	4807      	ldr	r0, [pc, #28]	; (8010b50 <localtime+0x38>)
 8010b34:	2132      	movs	r1, #50	; 0x32
 8010b36:	f002 ff2d 	bl	8013994 <__assert_func>
 8010b3a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8010b3c:	4620      	mov	r0, r4
 8010b3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b42:	f000 b807 	b.w	8010b54 <localtime_r>
 8010b46:	bf00      	nop
 8010b48:	20000040 	.word	0x20000040
 8010b4c:	080186f4 	.word	0x080186f4
 8010b50:	0801870b 	.word	0x0801870b

08010b54 <localtime_r>:
 8010b54:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010b58:	4607      	mov	r7, r0
 8010b5a:	9101      	str	r1, [sp, #4]
 8010b5c:	f004 fa5a 	bl	8015014 <__gettzinfo>
 8010b60:	9901      	ldr	r1, [sp, #4]
 8010b62:	4680      	mov	r8, r0
 8010b64:	4638      	mov	r0, r7
 8010b66:	f004 fa59 	bl	801501c <gmtime_r>
 8010b6a:	6943      	ldr	r3, [r0, #20]
 8010b6c:	079a      	lsls	r2, r3, #30
 8010b6e:	4604      	mov	r4, r0
 8010b70:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 8010b74:	d105      	bne.n	8010b82 <localtime_r+0x2e>
 8010b76:	2264      	movs	r2, #100	; 0x64
 8010b78:	fb96 f3f2 	sdiv	r3, r6, r2
 8010b7c:	fb02 6313 	mls	r3, r2, r3, r6
 8010b80:	bb7b      	cbnz	r3, 8010be2 <localtime_r+0x8e>
 8010b82:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8010b86:	fb96 f5f3 	sdiv	r5, r6, r3
 8010b8a:	fb03 6515 	mls	r5, r3, r5, r6
 8010b8e:	fab5 f585 	clz	r5, r5
 8010b92:	096d      	lsrs	r5, r5, #5
 8010b94:	4b68      	ldr	r3, [pc, #416]	; (8010d38 <localtime_r+0x1e4>)
 8010b96:	2230      	movs	r2, #48	; 0x30
 8010b98:	fb02 3505 	mla	r5, r2, r5, r3
 8010b9c:	f002 fc9a 	bl	80134d4 <__tz_lock>
 8010ba0:	f002 fca4 	bl	80134ec <_tzset_unlocked>
 8010ba4:	4b65      	ldr	r3, [pc, #404]	; (8010d3c <localtime_r+0x1e8>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	b353      	cbz	r3, 8010c00 <localtime_r+0xac>
 8010baa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010bae:	42b3      	cmp	r3, r6
 8010bb0:	d119      	bne.n	8010be6 <localtime_r+0x92>
 8010bb2:	f8d8 1000 	ldr.w	r1, [r8]
 8010bb6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8010bba:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 8010bbe:	b9d1      	cbnz	r1, 8010bf6 <localtime_r+0xa2>
 8010bc0:	4296      	cmp	r6, r2
 8010bc2:	eb77 0303 	sbcs.w	r3, r7, r3
 8010bc6:	da23      	bge.n	8010c10 <localtime_r+0xbc>
 8010bc8:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8010bcc:	4296      	cmp	r6, r2
 8010bce:	eb77 0303 	sbcs.w	r3, r7, r3
 8010bd2:	bfb4      	ite	lt
 8010bd4:	2301      	movlt	r3, #1
 8010bd6:	2300      	movge	r3, #0
 8010bd8:	6223      	str	r3, [r4, #32]
 8010bda:	db1b      	blt.n	8010c14 <localtime_r+0xc0>
 8010bdc:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8010be0:	e01a      	b.n	8010c18 <localtime_r+0xc4>
 8010be2:	2501      	movs	r5, #1
 8010be4:	e7d6      	b.n	8010b94 <localtime_r+0x40>
 8010be6:	4630      	mov	r0, r6
 8010be8:	f002 fbcc 	bl	8013384 <__tzcalc_limits>
 8010bec:	2800      	cmp	r0, #0
 8010bee:	d1e0      	bne.n	8010bb2 <localtime_r+0x5e>
 8010bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8010bf4:	e004      	b.n	8010c00 <localtime_r+0xac>
 8010bf6:	4296      	cmp	r6, r2
 8010bf8:	eb77 0303 	sbcs.w	r3, r7, r3
 8010bfc:	da02      	bge.n	8010c04 <localtime_r+0xb0>
 8010bfe:	2300      	movs	r3, #0
 8010c00:	6223      	str	r3, [r4, #32]
 8010c02:	e7eb      	b.n	8010bdc <localtime_r+0x88>
 8010c04:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8010c08:	4296      	cmp	r6, r2
 8010c0a:	eb77 0303 	sbcs.w	r3, r7, r3
 8010c0e:	daf6      	bge.n	8010bfe <localtime_r+0xaa>
 8010c10:	2301      	movs	r3, #1
 8010c12:	6223      	str	r3, [r4, #32]
 8010c14:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8010c18:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8010c1c:	203c      	movs	r0, #60	; 0x3c
 8010c1e:	fb91 f6f3 	sdiv	r6, r1, r3
 8010c22:	fb03 1316 	mls	r3, r3, r6, r1
 8010c26:	6861      	ldr	r1, [r4, #4]
 8010c28:	fb93 f2f0 	sdiv	r2, r3, r0
 8010c2c:	fb00 3012 	mls	r0, r0, r2, r3
 8010c30:	6823      	ldr	r3, [r4, #0]
 8010c32:	1a89      	subs	r1, r1, r2
 8010c34:	68a2      	ldr	r2, [r4, #8]
 8010c36:	6061      	str	r1, [r4, #4]
 8010c38:	1a1b      	subs	r3, r3, r0
 8010c3a:	1b92      	subs	r2, r2, r6
 8010c3c:	2b3b      	cmp	r3, #59	; 0x3b
 8010c3e:	6023      	str	r3, [r4, #0]
 8010c40:	60a2      	str	r2, [r4, #8]
 8010c42:	dd35      	ble.n	8010cb0 <localtime_r+0x15c>
 8010c44:	3101      	adds	r1, #1
 8010c46:	6061      	str	r1, [r4, #4]
 8010c48:	3b3c      	subs	r3, #60	; 0x3c
 8010c4a:	6023      	str	r3, [r4, #0]
 8010c4c:	6863      	ldr	r3, [r4, #4]
 8010c4e:	2b3b      	cmp	r3, #59	; 0x3b
 8010c50:	dd34      	ble.n	8010cbc <localtime_r+0x168>
 8010c52:	3201      	adds	r2, #1
 8010c54:	60a2      	str	r2, [r4, #8]
 8010c56:	3b3c      	subs	r3, #60	; 0x3c
 8010c58:	6063      	str	r3, [r4, #4]
 8010c5a:	68a3      	ldr	r3, [r4, #8]
 8010c5c:	2b17      	cmp	r3, #23
 8010c5e:	dd33      	ble.n	8010cc8 <localtime_r+0x174>
 8010c60:	69e2      	ldr	r2, [r4, #28]
 8010c62:	3201      	adds	r2, #1
 8010c64:	61e2      	str	r2, [r4, #28]
 8010c66:	69a2      	ldr	r2, [r4, #24]
 8010c68:	3201      	adds	r2, #1
 8010c6a:	2a06      	cmp	r2, #6
 8010c6c:	bfc8      	it	gt
 8010c6e:	2200      	movgt	r2, #0
 8010c70:	61a2      	str	r2, [r4, #24]
 8010c72:	68e2      	ldr	r2, [r4, #12]
 8010c74:	3b18      	subs	r3, #24
 8010c76:	3201      	adds	r2, #1
 8010c78:	60a3      	str	r3, [r4, #8]
 8010c7a:	6923      	ldr	r3, [r4, #16]
 8010c7c:	60e2      	str	r2, [r4, #12]
 8010c7e:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8010c82:	428a      	cmp	r2, r1
 8010c84:	dd0e      	ble.n	8010ca4 <localtime_r+0x150>
 8010c86:	2b0b      	cmp	r3, #11
 8010c88:	eba2 0201 	sub.w	r2, r2, r1
 8010c8c:	60e2      	str	r2, [r4, #12]
 8010c8e:	f103 0201 	add.w	r2, r3, #1
 8010c92:	bf09      	itett	eq
 8010c94:	6963      	ldreq	r3, [r4, #20]
 8010c96:	6122      	strne	r2, [r4, #16]
 8010c98:	2200      	moveq	r2, #0
 8010c9a:	3301      	addeq	r3, #1
 8010c9c:	bf02      	ittt	eq
 8010c9e:	6122      	streq	r2, [r4, #16]
 8010ca0:	6163      	streq	r3, [r4, #20]
 8010ca2:	61e2      	streq	r2, [r4, #28]
 8010ca4:	f002 fc1c 	bl	80134e0 <__tz_unlock>
 8010ca8:	4620      	mov	r0, r4
 8010caa:	b002      	add	sp, #8
 8010cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	dacb      	bge.n	8010c4c <localtime_r+0xf8>
 8010cb4:	3901      	subs	r1, #1
 8010cb6:	6061      	str	r1, [r4, #4]
 8010cb8:	333c      	adds	r3, #60	; 0x3c
 8010cba:	e7c6      	b.n	8010c4a <localtime_r+0xf6>
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	dacc      	bge.n	8010c5a <localtime_r+0x106>
 8010cc0:	3a01      	subs	r2, #1
 8010cc2:	60a2      	str	r2, [r4, #8]
 8010cc4:	333c      	adds	r3, #60	; 0x3c
 8010cc6:	e7c7      	b.n	8010c58 <localtime_r+0x104>
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	daeb      	bge.n	8010ca4 <localtime_r+0x150>
 8010ccc:	69e2      	ldr	r2, [r4, #28]
 8010cce:	3a01      	subs	r2, #1
 8010cd0:	61e2      	str	r2, [r4, #28]
 8010cd2:	69a2      	ldr	r2, [r4, #24]
 8010cd4:	3a01      	subs	r2, #1
 8010cd6:	bf48      	it	mi
 8010cd8:	2206      	movmi	r2, #6
 8010cda:	61a2      	str	r2, [r4, #24]
 8010cdc:	68e2      	ldr	r2, [r4, #12]
 8010cde:	3318      	adds	r3, #24
 8010ce0:	3a01      	subs	r2, #1
 8010ce2:	60e2      	str	r2, [r4, #12]
 8010ce4:	60a3      	str	r3, [r4, #8]
 8010ce6:	2a00      	cmp	r2, #0
 8010ce8:	d1dc      	bne.n	8010ca4 <localtime_r+0x150>
 8010cea:	6923      	ldr	r3, [r4, #16]
 8010cec:	3b01      	subs	r3, #1
 8010cee:	d405      	bmi.n	8010cfc <localtime_r+0x1a8>
 8010cf0:	6123      	str	r3, [r4, #16]
 8010cf2:	6923      	ldr	r3, [r4, #16]
 8010cf4:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8010cf8:	60e3      	str	r3, [r4, #12]
 8010cfa:	e7d3      	b.n	8010ca4 <localtime_r+0x150>
 8010cfc:	230b      	movs	r3, #11
 8010cfe:	6123      	str	r3, [r4, #16]
 8010d00:	6963      	ldr	r3, [r4, #20]
 8010d02:	1e5a      	subs	r2, r3, #1
 8010d04:	6162      	str	r2, [r4, #20]
 8010d06:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8010d0a:	0793      	lsls	r3, r2, #30
 8010d0c:	d105      	bne.n	8010d1a <localtime_r+0x1c6>
 8010d0e:	2164      	movs	r1, #100	; 0x64
 8010d10:	fb92 f3f1 	sdiv	r3, r2, r1
 8010d14:	fb01 2313 	mls	r3, r1, r3, r2
 8010d18:	b963      	cbnz	r3, 8010d34 <localtime_r+0x1e0>
 8010d1a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010d1e:	fb92 f3f1 	sdiv	r3, r2, r1
 8010d22:	fb01 2313 	mls	r3, r1, r3, r2
 8010d26:	fab3 f383 	clz	r3, r3
 8010d2a:	095b      	lsrs	r3, r3, #5
 8010d2c:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8010d30:	61e3      	str	r3, [r4, #28]
 8010d32:	e7de      	b.n	8010cf2 <localtime_r+0x19e>
 8010d34:	2301      	movs	r3, #1
 8010d36:	e7f9      	b.n	8010d2c <localtime_r+0x1d8>
 8010d38:	080187cc 	.word	0x080187cc
 8010d3c:	20004fd4 	.word	0x20004fd4

08010d40 <__retarget_lock_init_recursive>:
 8010d40:	4770      	bx	lr

08010d42 <__retarget_lock_acquire>:
 8010d42:	4770      	bx	lr

08010d44 <__retarget_lock_acquire_recursive>:
 8010d44:	4770      	bx	lr

08010d46 <__retarget_lock_release>:
 8010d46:	4770      	bx	lr

08010d48 <__retarget_lock_release_recursive>:
 8010d48:	4770      	bx	lr
	...

08010d4c <malloc>:
 8010d4c:	4b02      	ldr	r3, [pc, #8]	; (8010d58 <malloc+0xc>)
 8010d4e:	4601      	mov	r1, r0
 8010d50:	6818      	ldr	r0, [r3, #0]
 8010d52:	f000 bb09 	b.w	8011368 <_malloc_r>
 8010d56:	bf00      	nop
 8010d58:	20000040 	.word	0x20000040

08010d5c <free>:
 8010d5c:	4b02      	ldr	r3, [pc, #8]	; (8010d68 <free+0xc>)
 8010d5e:	4601      	mov	r1, r0
 8010d60:	6818      	ldr	r0, [r3, #0]
 8010d62:	f000 bab1 	b.w	80112c8 <_free_r>
 8010d66:	bf00      	nop
 8010d68:	20000040 	.word	0x20000040

08010d6c <memcpy>:
 8010d6c:	440a      	add	r2, r1
 8010d6e:	4291      	cmp	r1, r2
 8010d70:	f100 33ff 	add.w	r3, r0, #4294967295
 8010d74:	d100      	bne.n	8010d78 <memcpy+0xc>
 8010d76:	4770      	bx	lr
 8010d78:	b510      	push	{r4, lr}
 8010d7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010d7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010d82:	4291      	cmp	r1, r2
 8010d84:	d1f9      	bne.n	8010d7a <memcpy+0xe>
 8010d86:	bd10      	pop	{r4, pc}

08010d88 <memmove>:
 8010d88:	4288      	cmp	r0, r1
 8010d8a:	b510      	push	{r4, lr}
 8010d8c:	eb01 0402 	add.w	r4, r1, r2
 8010d90:	d902      	bls.n	8010d98 <memmove+0x10>
 8010d92:	4284      	cmp	r4, r0
 8010d94:	4623      	mov	r3, r4
 8010d96:	d807      	bhi.n	8010da8 <memmove+0x20>
 8010d98:	1e43      	subs	r3, r0, #1
 8010d9a:	42a1      	cmp	r1, r4
 8010d9c:	d008      	beq.n	8010db0 <memmove+0x28>
 8010d9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010da2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010da6:	e7f8      	b.n	8010d9a <memmove+0x12>
 8010da8:	4402      	add	r2, r0
 8010daa:	4601      	mov	r1, r0
 8010dac:	428a      	cmp	r2, r1
 8010dae:	d100      	bne.n	8010db2 <memmove+0x2a>
 8010db0:	bd10      	pop	{r4, pc}
 8010db2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010db6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010dba:	e7f7      	b.n	8010dac <memmove+0x24>

08010dbc <memset>:
 8010dbc:	4402      	add	r2, r0
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	4293      	cmp	r3, r2
 8010dc2:	d100      	bne.n	8010dc6 <memset+0xa>
 8010dc4:	4770      	bx	lr
 8010dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8010dca:	e7f9      	b.n	8010dc0 <memset+0x4>

08010dcc <validate_structure>:
 8010dcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010dce:	6801      	ldr	r1, [r0, #0]
 8010dd0:	293b      	cmp	r1, #59	; 0x3b
 8010dd2:	4604      	mov	r4, r0
 8010dd4:	d911      	bls.n	8010dfa <validate_structure+0x2e>
 8010dd6:	223c      	movs	r2, #60	; 0x3c
 8010dd8:	4668      	mov	r0, sp
 8010dda:	f002 fe09 	bl	80139f0 <div>
 8010dde:	9a01      	ldr	r2, [sp, #4]
 8010de0:	6863      	ldr	r3, [r4, #4]
 8010de2:	9900      	ldr	r1, [sp, #0]
 8010de4:	2a00      	cmp	r2, #0
 8010de6:	440b      	add	r3, r1
 8010de8:	6063      	str	r3, [r4, #4]
 8010dea:	bfbb      	ittet	lt
 8010dec:	323c      	addlt	r2, #60	; 0x3c
 8010dee:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010df2:	6022      	strge	r2, [r4, #0]
 8010df4:	6022      	strlt	r2, [r4, #0]
 8010df6:	bfb8      	it	lt
 8010df8:	6063      	strlt	r3, [r4, #4]
 8010dfa:	6861      	ldr	r1, [r4, #4]
 8010dfc:	293b      	cmp	r1, #59	; 0x3b
 8010dfe:	d911      	bls.n	8010e24 <validate_structure+0x58>
 8010e00:	223c      	movs	r2, #60	; 0x3c
 8010e02:	4668      	mov	r0, sp
 8010e04:	f002 fdf4 	bl	80139f0 <div>
 8010e08:	9a01      	ldr	r2, [sp, #4]
 8010e0a:	68a3      	ldr	r3, [r4, #8]
 8010e0c:	9900      	ldr	r1, [sp, #0]
 8010e0e:	2a00      	cmp	r2, #0
 8010e10:	440b      	add	r3, r1
 8010e12:	60a3      	str	r3, [r4, #8]
 8010e14:	bfbb      	ittet	lt
 8010e16:	323c      	addlt	r2, #60	; 0x3c
 8010e18:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010e1c:	6062      	strge	r2, [r4, #4]
 8010e1e:	6062      	strlt	r2, [r4, #4]
 8010e20:	bfb8      	it	lt
 8010e22:	60a3      	strlt	r3, [r4, #8]
 8010e24:	68a1      	ldr	r1, [r4, #8]
 8010e26:	2917      	cmp	r1, #23
 8010e28:	d911      	bls.n	8010e4e <validate_structure+0x82>
 8010e2a:	2218      	movs	r2, #24
 8010e2c:	4668      	mov	r0, sp
 8010e2e:	f002 fddf 	bl	80139f0 <div>
 8010e32:	9a01      	ldr	r2, [sp, #4]
 8010e34:	68e3      	ldr	r3, [r4, #12]
 8010e36:	9900      	ldr	r1, [sp, #0]
 8010e38:	2a00      	cmp	r2, #0
 8010e3a:	440b      	add	r3, r1
 8010e3c:	60e3      	str	r3, [r4, #12]
 8010e3e:	bfbb      	ittet	lt
 8010e40:	3218      	addlt	r2, #24
 8010e42:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010e46:	60a2      	strge	r2, [r4, #8]
 8010e48:	60a2      	strlt	r2, [r4, #8]
 8010e4a:	bfb8      	it	lt
 8010e4c:	60e3      	strlt	r3, [r4, #12]
 8010e4e:	6921      	ldr	r1, [r4, #16]
 8010e50:	290b      	cmp	r1, #11
 8010e52:	d911      	bls.n	8010e78 <validate_structure+0xac>
 8010e54:	220c      	movs	r2, #12
 8010e56:	4668      	mov	r0, sp
 8010e58:	f002 fdca 	bl	80139f0 <div>
 8010e5c:	9a01      	ldr	r2, [sp, #4]
 8010e5e:	6963      	ldr	r3, [r4, #20]
 8010e60:	9900      	ldr	r1, [sp, #0]
 8010e62:	2a00      	cmp	r2, #0
 8010e64:	440b      	add	r3, r1
 8010e66:	6163      	str	r3, [r4, #20]
 8010e68:	bfbb      	ittet	lt
 8010e6a:	320c      	addlt	r2, #12
 8010e6c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010e70:	6122      	strge	r2, [r4, #16]
 8010e72:	6122      	strlt	r2, [r4, #16]
 8010e74:	bfb8      	it	lt
 8010e76:	6163      	strlt	r3, [r4, #20]
 8010e78:	6963      	ldr	r3, [r4, #20]
 8010e7a:	0799      	lsls	r1, r3, #30
 8010e7c:	d120      	bne.n	8010ec0 <validate_structure+0xf4>
 8010e7e:	2164      	movs	r1, #100	; 0x64
 8010e80:	fb93 f2f1 	sdiv	r2, r3, r1
 8010e84:	fb01 3212 	mls	r2, r1, r2, r3
 8010e88:	b9e2      	cbnz	r2, 8010ec4 <validate_structure+0xf8>
 8010e8a:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8010e8e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010e92:	fb93 f2f1 	sdiv	r2, r3, r1
 8010e96:	fb01 3312 	mls	r3, r1, r2, r3
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	bf14      	ite	ne
 8010e9e:	231c      	movne	r3, #28
 8010ea0:	231d      	moveq	r3, #29
 8010ea2:	68e2      	ldr	r2, [r4, #12]
 8010ea4:	2a00      	cmp	r2, #0
 8010ea6:	dc0f      	bgt.n	8010ec8 <validate_structure+0xfc>
 8010ea8:	4f33      	ldr	r7, [pc, #204]	; (8010f78 <validate_structure+0x1ac>)
 8010eaa:	260b      	movs	r6, #11
 8010eac:	2064      	movs	r0, #100	; 0x64
 8010eae:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8010eb2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8010eb6:	f1bc 0f00 	cmp.w	ip, #0
 8010eba:	dd31      	ble.n	8010f20 <validate_structure+0x154>
 8010ebc:	b003      	add	sp, #12
 8010ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ec0:	231c      	movs	r3, #28
 8010ec2:	e7ee      	b.n	8010ea2 <validate_structure+0xd6>
 8010ec4:	231d      	movs	r3, #29
 8010ec6:	e7ec      	b.n	8010ea2 <validate_structure+0xd6>
 8010ec8:	4f2b      	ldr	r7, [pc, #172]	; (8010f78 <validate_structure+0x1ac>)
 8010eca:	f04f 0c00 	mov.w	ip, #0
 8010ece:	2564      	movs	r5, #100	; 0x64
 8010ed0:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8010ed4:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8010ed8:	2a01      	cmp	r2, #1
 8010eda:	bf14      	ite	ne
 8010edc:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8010ee0:	4618      	moveq	r0, r3
 8010ee2:	4281      	cmp	r1, r0
 8010ee4:	ddea      	ble.n	8010ebc <validate_structure+0xf0>
 8010ee6:	3201      	adds	r2, #1
 8010ee8:	1a09      	subs	r1, r1, r0
 8010eea:	2a0c      	cmp	r2, #12
 8010eec:	60e1      	str	r1, [r4, #12]
 8010eee:	6122      	str	r2, [r4, #16]
 8010ef0:	d1f0      	bne.n	8010ed4 <validate_structure+0x108>
 8010ef2:	6963      	ldr	r3, [r4, #20]
 8010ef4:	1c5a      	adds	r2, r3, #1
 8010ef6:	0791      	lsls	r1, r2, #30
 8010ef8:	e9c4 c204 	strd	ip, r2, [r4, #16]
 8010efc:	d137      	bne.n	8010f6e <validate_structure+0x1a2>
 8010efe:	fb92 f1f5 	sdiv	r1, r2, r5
 8010f02:	fb05 2211 	mls	r2, r5, r1, r2
 8010f06:	2a00      	cmp	r2, #0
 8010f08:	d133      	bne.n	8010f72 <validate_structure+0x1a6>
 8010f0a:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8010f0e:	fb93 f2f6 	sdiv	r2, r3, r6
 8010f12:	fb06 3312 	mls	r3, r6, r2, r3
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	bf14      	ite	ne
 8010f1a:	231c      	movne	r3, #28
 8010f1c:	231d      	moveq	r3, #29
 8010f1e:	e7d9      	b.n	8010ed4 <validate_structure+0x108>
 8010f20:	6921      	ldr	r1, [r4, #16]
 8010f22:	3901      	subs	r1, #1
 8010f24:	6121      	str	r1, [r4, #16]
 8010f26:	3101      	adds	r1, #1
 8010f28:	d114      	bne.n	8010f54 <validate_structure+0x188>
 8010f2a:	6963      	ldr	r3, [r4, #20]
 8010f2c:	1e59      	subs	r1, r3, #1
 8010f2e:	078a      	lsls	r2, r1, #30
 8010f30:	e9c4 6104 	strd	r6, r1, [r4, #16]
 8010f34:	d117      	bne.n	8010f66 <validate_structure+0x19a>
 8010f36:	fb91 f2f0 	sdiv	r2, r1, r0
 8010f3a:	fb00 1112 	mls	r1, r0, r2, r1
 8010f3e:	b9a1      	cbnz	r1, 8010f6a <validate_structure+0x19e>
 8010f40:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8010f44:	fb93 f2f5 	sdiv	r2, r3, r5
 8010f48:	fb05 3312 	mls	r3, r5, r2, r3
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	bf14      	ite	ne
 8010f50:	231c      	movne	r3, #28
 8010f52:	231d      	moveq	r3, #29
 8010f54:	6922      	ldr	r2, [r4, #16]
 8010f56:	2a01      	cmp	r2, #1
 8010f58:	bf14      	ite	ne
 8010f5a:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8010f5e:	461a      	moveq	r2, r3
 8010f60:	4462      	add	r2, ip
 8010f62:	60e2      	str	r2, [r4, #12]
 8010f64:	e7a5      	b.n	8010eb2 <validate_structure+0xe6>
 8010f66:	231c      	movs	r3, #28
 8010f68:	e7f4      	b.n	8010f54 <validate_structure+0x188>
 8010f6a:	231d      	movs	r3, #29
 8010f6c:	e7f2      	b.n	8010f54 <validate_structure+0x188>
 8010f6e:	231c      	movs	r3, #28
 8010f70:	e7b0      	b.n	8010ed4 <validate_structure+0x108>
 8010f72:	231d      	movs	r3, #29
 8010f74:	e7ae      	b.n	8010ed4 <validate_structure+0x108>
 8010f76:	bf00      	nop
 8010f78:	0801876c 	.word	0x0801876c

08010f7c <mktime>:
 8010f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f80:	b08b      	sub	sp, #44	; 0x2c
 8010f82:	4605      	mov	r5, r0
 8010f84:	f004 f846 	bl	8015014 <__gettzinfo>
 8010f88:	4607      	mov	r7, r0
 8010f8a:	4628      	mov	r0, r5
 8010f8c:	f7ff ff1e 	bl	8010dcc <validate_structure>
 8010f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010f94:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 8010f98:	68a8      	ldr	r0, [r5, #8]
 8010f9a:	696e      	ldr	r6, [r5, #20]
 8010f9c:	fb0a 2303 	mla	r3, sl, r3, r2
 8010fa0:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 8010fa4:	fb0a 3a00 	mla	sl, sl, r0, r3
 8010fa8:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 8010fac:	4ac3      	ldr	r2, [pc, #780]	; (80112bc <mktime+0x340>)
 8010fae:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010fb2:	3c01      	subs	r4, #1
 8010fb4:	2b01      	cmp	r3, #1
 8010fb6:	4414      	add	r4, r2
 8010fb8:	dd11      	ble.n	8010fde <mktime+0x62>
 8010fba:	07b1      	lsls	r1, r6, #30
 8010fbc:	d10f      	bne.n	8010fde <mktime+0x62>
 8010fbe:	2264      	movs	r2, #100	; 0x64
 8010fc0:	fb96 f3f2 	sdiv	r3, r6, r2
 8010fc4:	fb02 6313 	mls	r3, r2, r3, r6
 8010fc8:	b943      	cbnz	r3, 8010fdc <mktime+0x60>
 8010fca:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8010fce:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8010fd2:	fb91 f3f2 	sdiv	r3, r1, r2
 8010fd6:	fb02 1313 	mls	r3, r2, r3, r1
 8010fda:	b903      	cbnz	r3, 8010fde <mktime+0x62>
 8010fdc:	3401      	adds	r4, #1
 8010fde:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8010fe2:	3310      	adds	r3, #16
 8010fe4:	f644 6220 	movw	r2, #20000	; 0x4e20
 8010fe8:	4293      	cmp	r3, r2
 8010fea:	61ec      	str	r4, [r5, #28]
 8010fec:	f200 8161 	bhi.w	80112b2 <mktime+0x336>
 8010ff0:	2e46      	cmp	r6, #70	; 0x46
 8010ff2:	dd77      	ble.n	80110e4 <mktime+0x168>
 8010ff4:	2346      	movs	r3, #70	; 0x46
 8010ff6:	f240 1e6d 	movw	lr, #365	; 0x16d
 8010ffa:	2164      	movs	r1, #100	; 0x64
 8010ffc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8011000:	079a      	lsls	r2, r3, #30
 8011002:	d169      	bne.n	80110d8 <mktime+0x15c>
 8011004:	fb93 f2f1 	sdiv	r2, r3, r1
 8011008:	fb01 3212 	mls	r2, r1, r2, r3
 801100c:	2a00      	cmp	r2, #0
 801100e:	d166      	bne.n	80110de <mktime+0x162>
 8011010:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8011014:	fb9c f2f0 	sdiv	r2, ip, r0
 8011018:	fb00 c212 	mls	r2, r0, r2, ip
 801101c:	2a00      	cmp	r2, #0
 801101e:	bf14      	ite	ne
 8011020:	4672      	movne	r2, lr
 8011022:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8011026:	3301      	adds	r3, #1
 8011028:	429e      	cmp	r6, r3
 801102a:	4414      	add	r4, r2
 801102c:	d1e8      	bne.n	8011000 <mktime+0x84>
 801102e:	4ba4      	ldr	r3, [pc, #656]	; (80112c0 <mktime+0x344>)
 8011030:	ea4f 7bea 	mov.w	fp, sl, asr #31
 8011034:	fbc3 ab04 	smlal	sl, fp, r3, r4
 8011038:	f002 fa4c 	bl	80134d4 <__tz_lock>
 801103c:	f002 fa56 	bl	80134ec <_tzset_unlocked>
 8011040:	4ba0      	ldr	r3, [pc, #640]	; (80112c4 <mktime+0x348>)
 8011042:	f8d3 9000 	ldr.w	r9, [r3]
 8011046:	f1b9 0f00 	cmp.w	r9, #0
 801104a:	d03f      	beq.n	80110cc <mktime+0x150>
 801104c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8011050:	6968      	ldr	r0, [r5, #20]
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	f1b9 0f01 	cmp.w	r9, #1
 8011058:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801105c:	46c8      	mov	r8, r9
 801105e:	bfa8      	it	ge
 8011060:	f04f 0801 	movge.w	r8, #1
 8011064:	4283      	cmp	r3, r0
 8011066:	d17f      	bne.n	8011168 <mktime+0x1ec>
 8011068:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801106a:	4619      	mov	r1, r3
 801106c:	17da      	asrs	r2, r3, #31
 801106e:	e9cd 1200 	strd	r1, r2, [sp]
 8011072:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8011076:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801107a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801107e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011080:	1a80      	subs	r0, r0, r2
 8011082:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 8011086:	4582      	cmp	sl, r0
 8011088:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801108c:	eb7b 0101 	sbcs.w	r1, fp, r1
 8011090:	da71      	bge.n	8011176 <mktime+0x1fa>
 8011092:	9800      	ldr	r0, [sp, #0]
 8011094:	6a39      	ldr	r1, [r7, #32]
 8011096:	1a09      	subs	r1, r1, r0
 8011098:	9104      	str	r1, [sp, #16]
 801109a:	9801      	ldr	r0, [sp, #4]
 801109c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801109e:	eb61 0100 	sbc.w	r1, r1, r0
 80110a2:	9105      	str	r1, [sp, #20]
 80110a4:	6839      	ldr	r1, [r7, #0]
 80110a6:	2900      	cmp	r1, #0
 80110a8:	d075      	beq.n	8011196 <mktime+0x21a>
 80110aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110ae:	4582      	cmp	sl, r0
 80110b0:	eb7b 0101 	sbcs.w	r1, fp, r1
 80110b4:	db05      	blt.n	80110c2 <mktime+0x146>
 80110b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80110ba:	4582      	cmp	sl, r0
 80110bc:	eb7b 0101 	sbcs.w	r1, fp, r1
 80110c0:	db6f      	blt.n	80111a2 <mktime+0x226>
 80110c2:	f1b9 0f00 	cmp.w	r9, #0
 80110c6:	f04f 0900 	mov.w	r9, #0
 80110ca:	da6f      	bge.n	80111ac <mktime+0x230>
 80110cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110ce:	eb1a 0a03 	adds.w	sl, sl, r3
 80110d2:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80110d6:	e0ae      	b.n	8011236 <mktime+0x2ba>
 80110d8:	f240 126d 	movw	r2, #365	; 0x16d
 80110dc:	e7a3      	b.n	8011026 <mktime+0xaa>
 80110de:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80110e2:	e7a0      	b.n	8011026 <mktime+0xaa>
 80110e4:	d0a3      	beq.n	801102e <mktime+0xb2>
 80110e6:	2345      	movs	r3, #69	; 0x45
 80110e8:	f240 1e6d 	movw	lr, #365	; 0x16d
 80110ec:	2164      	movs	r1, #100	; 0x64
 80110ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80110f2:	e012      	b.n	801111a <mktime+0x19e>
 80110f4:	bb62      	cbnz	r2, 8011150 <mktime+0x1d4>
 80110f6:	fb93 f2f1 	sdiv	r2, r3, r1
 80110fa:	fb01 3212 	mls	r2, r1, r2, r3
 80110fe:	bb52      	cbnz	r2, 8011156 <mktime+0x1da>
 8011100:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8011104:	fb9c f2f0 	sdiv	r2, ip, r0
 8011108:	fb00 c212 	mls	r2, r0, r2, ip
 801110c:	2a00      	cmp	r2, #0
 801110e:	bf14      	ite	ne
 8011110:	4672      	movne	r2, lr
 8011112:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8011116:	1aa4      	subs	r4, r4, r2
 8011118:	3b01      	subs	r3, #1
 801111a:	429e      	cmp	r6, r3
 801111c:	f003 0203 	and.w	r2, r3, #3
 8011120:	dbe8      	blt.n	80110f4 <mktime+0x178>
 8011122:	b9da      	cbnz	r2, 801115c <mktime+0x1e0>
 8011124:	2264      	movs	r2, #100	; 0x64
 8011126:	fb96 f3f2 	sdiv	r3, r6, r2
 801112a:	fb02 6313 	mls	r3, r2, r3, r6
 801112e:	b9c3      	cbnz	r3, 8011162 <mktime+0x1e6>
 8011130:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8011134:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011138:	fb91 f3f2 	sdiv	r3, r1, r2
 801113c:	fb02 1313 	mls	r3, r2, r3, r1
 8011140:	2b00      	cmp	r3, #0
 8011142:	f240 136d 	movw	r3, #365	; 0x16d
 8011146:	bf08      	it	eq
 8011148:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801114c:	1ae4      	subs	r4, r4, r3
 801114e:	e76e      	b.n	801102e <mktime+0xb2>
 8011150:	f240 126d 	movw	r2, #365	; 0x16d
 8011154:	e7df      	b.n	8011116 <mktime+0x19a>
 8011156:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801115a:	e7dc      	b.n	8011116 <mktime+0x19a>
 801115c:	f240 136d 	movw	r3, #365	; 0x16d
 8011160:	e7f4      	b.n	801114c <mktime+0x1d0>
 8011162:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8011166:	e7f1      	b.n	801114c <mktime+0x1d0>
 8011168:	f002 f90c 	bl	8013384 <__tzcalc_limits>
 801116c:	2800      	cmp	r0, #0
 801116e:	f47f af7b 	bne.w	8011068 <mktime+0xec>
 8011172:	46c1      	mov	r9, r8
 8011174:	e054      	b.n	8011220 <mktime+0x2a4>
 8011176:	9800      	ldr	r0, [sp, #0]
 8011178:	9902      	ldr	r1, [sp, #8]
 801117a:	1a09      	subs	r1, r1, r0
 801117c:	9108      	str	r1, [sp, #32]
 801117e:	9801      	ldr	r0, [sp, #4]
 8011180:	9903      	ldr	r1, [sp, #12]
 8011182:	eb61 0100 	sbc.w	r1, r1, r0
 8011186:	9109      	str	r1, [sp, #36]	; 0x24
 8011188:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801118c:	4582      	cmp	sl, r0
 801118e:	eb7b 0101 	sbcs.w	r1, fp, r1
 8011192:	dbee      	blt.n	8011172 <mktime+0x1f6>
 8011194:	e77d      	b.n	8011092 <mktime+0x116>
 8011196:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801119a:	4582      	cmp	sl, r0
 801119c:	eb7b 0101 	sbcs.w	r1, fp, r1
 80111a0:	db89      	blt.n	80110b6 <mktime+0x13a>
 80111a2:	f1b9 0f00 	cmp.w	r9, #0
 80111a6:	db3f      	blt.n	8011228 <mktime+0x2ac>
 80111a8:	f04f 0901 	mov.w	r9, #1
 80111ac:	ea88 0809 	eor.w	r8, r8, r9
 80111b0:	f1b8 0f01 	cmp.w	r8, #1
 80111b4:	d134      	bne.n	8011220 <mktime+0x2a4>
 80111b6:	f1b9 0f00 	cmp.w	r9, #0
 80111ba:	d04f      	beq.n	801125c <mktime+0x2e0>
 80111bc:	1ad3      	subs	r3, r2, r3
 80111be:	682a      	ldr	r2, [r5, #0]
 80111c0:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80111c4:	441a      	add	r2, r3
 80111c6:	eb1a 0a03 	adds.w	sl, sl, r3
 80111ca:	602a      	str	r2, [r5, #0]
 80111cc:	4628      	mov	r0, r5
 80111ce:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80111d2:	f7ff fdfb 	bl	8010dcc <validate_structure>
 80111d6:	68ea      	ldr	r2, [r5, #12]
 80111d8:	ebb2 0208 	subs.w	r2, r2, r8
 80111dc:	d020      	beq.n	8011220 <mktime+0x2a4>
 80111de:	2a01      	cmp	r2, #1
 80111e0:	dc3e      	bgt.n	8011260 <mktime+0x2e4>
 80111e2:	1c90      	adds	r0, r2, #2
 80111e4:	bfd8      	it	le
 80111e6:	2201      	movle	r2, #1
 80111e8:	69eb      	ldr	r3, [r5, #28]
 80111ea:	18d3      	adds	r3, r2, r3
 80111ec:	4414      	add	r4, r2
 80111ee:	d540      	bpl.n	8011272 <mktime+0x2f6>
 80111f0:	1e72      	subs	r2, r6, #1
 80111f2:	0791      	lsls	r1, r2, #30
 80111f4:	d137      	bne.n	8011266 <mktime+0x2ea>
 80111f6:	2164      	movs	r1, #100	; 0x64
 80111f8:	fb92 f3f1 	sdiv	r3, r2, r1
 80111fc:	fb01 2313 	mls	r3, r1, r3, r2
 8011200:	bba3      	cbnz	r3, 801126c <mktime+0x2f0>
 8011202:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8011206:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801120a:	fb96 f3f2 	sdiv	r3, r6, r2
 801120e:	fb02 6613 	mls	r6, r2, r3, r6
 8011212:	2e00      	cmp	r6, #0
 8011214:	f240 136d 	movw	r3, #365	; 0x16d
 8011218:	bf18      	it	ne
 801121a:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801121e:	61eb      	str	r3, [r5, #28]
 8011220:	f1b9 0f01 	cmp.w	r9, #1
 8011224:	f47f af52 	bne.w	80110cc <mktime+0x150>
 8011228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801122a:	eb1a 0a03 	adds.w	sl, sl, r3
 801122e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8011232:	f04f 0901 	mov.w	r9, #1
 8011236:	f002 f953 	bl	80134e0 <__tz_unlock>
 801123a:	3404      	adds	r4, #4
 801123c:	2307      	movs	r3, #7
 801123e:	fb94 f3f3 	sdiv	r3, r4, r3
 8011242:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8011246:	1ae4      	subs	r4, r4, r3
 8011248:	bf48      	it	mi
 801124a:	3407      	addmi	r4, #7
 801124c:	f8c5 9020 	str.w	r9, [r5, #32]
 8011250:	61ac      	str	r4, [r5, #24]
 8011252:	4650      	mov	r0, sl
 8011254:	4659      	mov	r1, fp
 8011256:	b00b      	add	sp, #44	; 0x2c
 8011258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801125c:	1a9b      	subs	r3, r3, r2
 801125e:	e7ae      	b.n	80111be <mktime+0x242>
 8011260:	f04f 32ff 	mov.w	r2, #4294967295
 8011264:	e7c0      	b.n	80111e8 <mktime+0x26c>
 8011266:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 801126a:	e7d8      	b.n	801121e <mktime+0x2a2>
 801126c:	f240 136d 	movw	r3, #365	; 0x16d
 8011270:	e7d5      	b.n	801121e <mktime+0x2a2>
 8011272:	07b2      	lsls	r2, r6, #30
 8011274:	d117      	bne.n	80112a6 <mktime+0x32a>
 8011276:	2164      	movs	r1, #100	; 0x64
 8011278:	fb96 f2f1 	sdiv	r2, r6, r1
 801127c:	fb01 6212 	mls	r2, r1, r2, r6
 8011280:	b9a2      	cbnz	r2, 80112ac <mktime+0x330>
 8011282:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8011286:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801128a:	fb96 f2f1 	sdiv	r2, r6, r1
 801128e:	fb01 6612 	mls	r6, r1, r2, r6
 8011292:	2e00      	cmp	r6, #0
 8011294:	f240 126d 	movw	r2, #365	; 0x16d
 8011298:	bf08      	it	eq
 801129a:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801129e:	4293      	cmp	r3, r2
 80112a0:	bfa8      	it	ge
 80112a2:	1a9b      	subge	r3, r3, r2
 80112a4:	e7bb      	b.n	801121e <mktime+0x2a2>
 80112a6:	f240 126d 	movw	r2, #365	; 0x16d
 80112aa:	e7f8      	b.n	801129e <mktime+0x322>
 80112ac:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80112b0:	e7f5      	b.n	801129e <mktime+0x322>
 80112b2:	f04f 3aff 	mov.w	sl, #4294967295
 80112b6:	f04f 3bff 	mov.w	fp, #4294967295
 80112ba:	e7ca      	b.n	8011252 <mktime+0x2d6>
 80112bc:	0801879c 	.word	0x0801879c
 80112c0:	00015180 	.word	0x00015180
 80112c4:	20004fd4 	.word	0x20004fd4

080112c8 <_free_r>:
 80112c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80112ca:	2900      	cmp	r1, #0
 80112cc:	d048      	beq.n	8011360 <_free_r+0x98>
 80112ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80112d2:	9001      	str	r0, [sp, #4]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	f1a1 0404 	sub.w	r4, r1, #4
 80112da:	bfb8      	it	lt
 80112dc:	18e4      	addlt	r4, r4, r3
 80112de:	f003 ffd9 	bl	8015294 <__malloc_lock>
 80112e2:	4a20      	ldr	r2, [pc, #128]	; (8011364 <_free_r+0x9c>)
 80112e4:	9801      	ldr	r0, [sp, #4]
 80112e6:	6813      	ldr	r3, [r2, #0]
 80112e8:	4615      	mov	r5, r2
 80112ea:	b933      	cbnz	r3, 80112fa <_free_r+0x32>
 80112ec:	6063      	str	r3, [r4, #4]
 80112ee:	6014      	str	r4, [r2, #0]
 80112f0:	b003      	add	sp, #12
 80112f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80112f6:	f003 bfd3 	b.w	80152a0 <__malloc_unlock>
 80112fa:	42a3      	cmp	r3, r4
 80112fc:	d90b      	bls.n	8011316 <_free_r+0x4e>
 80112fe:	6821      	ldr	r1, [r4, #0]
 8011300:	1862      	adds	r2, r4, r1
 8011302:	4293      	cmp	r3, r2
 8011304:	bf04      	itt	eq
 8011306:	681a      	ldreq	r2, [r3, #0]
 8011308:	685b      	ldreq	r3, [r3, #4]
 801130a:	6063      	str	r3, [r4, #4]
 801130c:	bf04      	itt	eq
 801130e:	1852      	addeq	r2, r2, r1
 8011310:	6022      	streq	r2, [r4, #0]
 8011312:	602c      	str	r4, [r5, #0]
 8011314:	e7ec      	b.n	80112f0 <_free_r+0x28>
 8011316:	461a      	mov	r2, r3
 8011318:	685b      	ldr	r3, [r3, #4]
 801131a:	b10b      	cbz	r3, 8011320 <_free_r+0x58>
 801131c:	42a3      	cmp	r3, r4
 801131e:	d9fa      	bls.n	8011316 <_free_r+0x4e>
 8011320:	6811      	ldr	r1, [r2, #0]
 8011322:	1855      	adds	r5, r2, r1
 8011324:	42a5      	cmp	r5, r4
 8011326:	d10b      	bne.n	8011340 <_free_r+0x78>
 8011328:	6824      	ldr	r4, [r4, #0]
 801132a:	4421      	add	r1, r4
 801132c:	1854      	adds	r4, r2, r1
 801132e:	42a3      	cmp	r3, r4
 8011330:	6011      	str	r1, [r2, #0]
 8011332:	d1dd      	bne.n	80112f0 <_free_r+0x28>
 8011334:	681c      	ldr	r4, [r3, #0]
 8011336:	685b      	ldr	r3, [r3, #4]
 8011338:	6053      	str	r3, [r2, #4]
 801133a:	4421      	add	r1, r4
 801133c:	6011      	str	r1, [r2, #0]
 801133e:	e7d7      	b.n	80112f0 <_free_r+0x28>
 8011340:	d902      	bls.n	8011348 <_free_r+0x80>
 8011342:	230c      	movs	r3, #12
 8011344:	6003      	str	r3, [r0, #0]
 8011346:	e7d3      	b.n	80112f0 <_free_r+0x28>
 8011348:	6825      	ldr	r5, [r4, #0]
 801134a:	1961      	adds	r1, r4, r5
 801134c:	428b      	cmp	r3, r1
 801134e:	bf04      	itt	eq
 8011350:	6819      	ldreq	r1, [r3, #0]
 8011352:	685b      	ldreq	r3, [r3, #4]
 8011354:	6063      	str	r3, [r4, #4]
 8011356:	bf04      	itt	eq
 8011358:	1949      	addeq	r1, r1, r5
 801135a:	6021      	streq	r1, [r4, #0]
 801135c:	6054      	str	r4, [r2, #4]
 801135e:	e7c7      	b.n	80112f0 <_free_r+0x28>
 8011360:	b003      	add	sp, #12
 8011362:	bd30      	pop	{r4, r5, pc}
 8011364:	20004fb0 	.word	0x20004fb0

08011368 <_malloc_r>:
 8011368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801136a:	1ccd      	adds	r5, r1, #3
 801136c:	f025 0503 	bic.w	r5, r5, #3
 8011370:	3508      	adds	r5, #8
 8011372:	2d0c      	cmp	r5, #12
 8011374:	bf38      	it	cc
 8011376:	250c      	movcc	r5, #12
 8011378:	2d00      	cmp	r5, #0
 801137a:	4606      	mov	r6, r0
 801137c:	db01      	blt.n	8011382 <_malloc_r+0x1a>
 801137e:	42a9      	cmp	r1, r5
 8011380:	d903      	bls.n	801138a <_malloc_r+0x22>
 8011382:	230c      	movs	r3, #12
 8011384:	6033      	str	r3, [r6, #0]
 8011386:	2000      	movs	r0, #0
 8011388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801138a:	f003 ff83 	bl	8015294 <__malloc_lock>
 801138e:	4921      	ldr	r1, [pc, #132]	; (8011414 <_malloc_r+0xac>)
 8011390:	680a      	ldr	r2, [r1, #0]
 8011392:	4614      	mov	r4, r2
 8011394:	b99c      	cbnz	r4, 80113be <_malloc_r+0x56>
 8011396:	4f20      	ldr	r7, [pc, #128]	; (8011418 <_malloc_r+0xb0>)
 8011398:	683b      	ldr	r3, [r7, #0]
 801139a:	b923      	cbnz	r3, 80113a6 <_malloc_r+0x3e>
 801139c:	4621      	mov	r1, r4
 801139e:	4630      	mov	r0, r6
 80113a0:	f000 ffae 	bl	8012300 <_sbrk_r>
 80113a4:	6038      	str	r0, [r7, #0]
 80113a6:	4629      	mov	r1, r5
 80113a8:	4630      	mov	r0, r6
 80113aa:	f000 ffa9 	bl	8012300 <_sbrk_r>
 80113ae:	1c43      	adds	r3, r0, #1
 80113b0:	d123      	bne.n	80113fa <_malloc_r+0x92>
 80113b2:	230c      	movs	r3, #12
 80113b4:	6033      	str	r3, [r6, #0]
 80113b6:	4630      	mov	r0, r6
 80113b8:	f003 ff72 	bl	80152a0 <__malloc_unlock>
 80113bc:	e7e3      	b.n	8011386 <_malloc_r+0x1e>
 80113be:	6823      	ldr	r3, [r4, #0]
 80113c0:	1b5b      	subs	r3, r3, r5
 80113c2:	d417      	bmi.n	80113f4 <_malloc_r+0x8c>
 80113c4:	2b0b      	cmp	r3, #11
 80113c6:	d903      	bls.n	80113d0 <_malloc_r+0x68>
 80113c8:	6023      	str	r3, [r4, #0]
 80113ca:	441c      	add	r4, r3
 80113cc:	6025      	str	r5, [r4, #0]
 80113ce:	e004      	b.n	80113da <_malloc_r+0x72>
 80113d0:	6863      	ldr	r3, [r4, #4]
 80113d2:	42a2      	cmp	r2, r4
 80113d4:	bf0c      	ite	eq
 80113d6:	600b      	streq	r3, [r1, #0]
 80113d8:	6053      	strne	r3, [r2, #4]
 80113da:	4630      	mov	r0, r6
 80113dc:	f003 ff60 	bl	80152a0 <__malloc_unlock>
 80113e0:	f104 000b 	add.w	r0, r4, #11
 80113e4:	1d23      	adds	r3, r4, #4
 80113e6:	f020 0007 	bic.w	r0, r0, #7
 80113ea:	1ac2      	subs	r2, r0, r3
 80113ec:	d0cc      	beq.n	8011388 <_malloc_r+0x20>
 80113ee:	1a1b      	subs	r3, r3, r0
 80113f0:	50a3      	str	r3, [r4, r2]
 80113f2:	e7c9      	b.n	8011388 <_malloc_r+0x20>
 80113f4:	4622      	mov	r2, r4
 80113f6:	6864      	ldr	r4, [r4, #4]
 80113f8:	e7cc      	b.n	8011394 <_malloc_r+0x2c>
 80113fa:	1cc4      	adds	r4, r0, #3
 80113fc:	f024 0403 	bic.w	r4, r4, #3
 8011400:	42a0      	cmp	r0, r4
 8011402:	d0e3      	beq.n	80113cc <_malloc_r+0x64>
 8011404:	1a21      	subs	r1, r4, r0
 8011406:	4630      	mov	r0, r6
 8011408:	f000 ff7a 	bl	8012300 <_sbrk_r>
 801140c:	3001      	adds	r0, #1
 801140e:	d1dd      	bne.n	80113cc <_malloc_r+0x64>
 8011410:	e7cf      	b.n	80113b2 <_malloc_r+0x4a>
 8011412:	bf00      	nop
 8011414:	20004fb0 	.word	0x20004fb0
 8011418:	20004fb4 	.word	0x20004fb4

0801141c <__cvt>:
 801141c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011420:	ec55 4b10 	vmov	r4, r5, d0
 8011424:	2d00      	cmp	r5, #0
 8011426:	460e      	mov	r6, r1
 8011428:	4619      	mov	r1, r3
 801142a:	462b      	mov	r3, r5
 801142c:	bfbb      	ittet	lt
 801142e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011432:	461d      	movlt	r5, r3
 8011434:	2300      	movge	r3, #0
 8011436:	232d      	movlt	r3, #45	; 0x2d
 8011438:	700b      	strb	r3, [r1, #0]
 801143a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801143c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011440:	4691      	mov	r9, r2
 8011442:	f023 0820 	bic.w	r8, r3, #32
 8011446:	bfbc      	itt	lt
 8011448:	4622      	movlt	r2, r4
 801144a:	4614      	movlt	r4, r2
 801144c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011450:	d005      	beq.n	801145e <__cvt+0x42>
 8011452:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011456:	d100      	bne.n	801145a <__cvt+0x3e>
 8011458:	3601      	adds	r6, #1
 801145a:	2102      	movs	r1, #2
 801145c:	e000      	b.n	8011460 <__cvt+0x44>
 801145e:	2103      	movs	r1, #3
 8011460:	ab03      	add	r3, sp, #12
 8011462:	9301      	str	r3, [sp, #4]
 8011464:	ab02      	add	r3, sp, #8
 8011466:	9300      	str	r3, [sp, #0]
 8011468:	ec45 4b10 	vmov	d0, r4, r5
 801146c:	4653      	mov	r3, sl
 801146e:	4632      	mov	r2, r6
 8011470:	f002 fb5e 	bl	8013b30 <_dtoa_r>
 8011474:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011478:	4607      	mov	r7, r0
 801147a:	d102      	bne.n	8011482 <__cvt+0x66>
 801147c:	f019 0f01 	tst.w	r9, #1
 8011480:	d022      	beq.n	80114c8 <__cvt+0xac>
 8011482:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011486:	eb07 0906 	add.w	r9, r7, r6
 801148a:	d110      	bne.n	80114ae <__cvt+0x92>
 801148c:	783b      	ldrb	r3, [r7, #0]
 801148e:	2b30      	cmp	r3, #48	; 0x30
 8011490:	d10a      	bne.n	80114a8 <__cvt+0x8c>
 8011492:	2200      	movs	r2, #0
 8011494:	2300      	movs	r3, #0
 8011496:	4620      	mov	r0, r4
 8011498:	4629      	mov	r1, r5
 801149a:	f7ef fb35 	bl	8000b08 <__aeabi_dcmpeq>
 801149e:	b918      	cbnz	r0, 80114a8 <__cvt+0x8c>
 80114a0:	f1c6 0601 	rsb	r6, r6, #1
 80114a4:	f8ca 6000 	str.w	r6, [sl]
 80114a8:	f8da 3000 	ldr.w	r3, [sl]
 80114ac:	4499      	add	r9, r3
 80114ae:	2200      	movs	r2, #0
 80114b0:	2300      	movs	r3, #0
 80114b2:	4620      	mov	r0, r4
 80114b4:	4629      	mov	r1, r5
 80114b6:	f7ef fb27 	bl	8000b08 <__aeabi_dcmpeq>
 80114ba:	b108      	cbz	r0, 80114c0 <__cvt+0xa4>
 80114bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80114c0:	2230      	movs	r2, #48	; 0x30
 80114c2:	9b03      	ldr	r3, [sp, #12]
 80114c4:	454b      	cmp	r3, r9
 80114c6:	d307      	bcc.n	80114d8 <__cvt+0xbc>
 80114c8:	9b03      	ldr	r3, [sp, #12]
 80114ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80114cc:	1bdb      	subs	r3, r3, r7
 80114ce:	4638      	mov	r0, r7
 80114d0:	6013      	str	r3, [r2, #0]
 80114d2:	b004      	add	sp, #16
 80114d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114d8:	1c59      	adds	r1, r3, #1
 80114da:	9103      	str	r1, [sp, #12]
 80114dc:	701a      	strb	r2, [r3, #0]
 80114de:	e7f0      	b.n	80114c2 <__cvt+0xa6>

080114e0 <__exponent>:
 80114e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80114e2:	4603      	mov	r3, r0
 80114e4:	2900      	cmp	r1, #0
 80114e6:	bfb8      	it	lt
 80114e8:	4249      	neglt	r1, r1
 80114ea:	f803 2b02 	strb.w	r2, [r3], #2
 80114ee:	bfb4      	ite	lt
 80114f0:	222d      	movlt	r2, #45	; 0x2d
 80114f2:	222b      	movge	r2, #43	; 0x2b
 80114f4:	2909      	cmp	r1, #9
 80114f6:	7042      	strb	r2, [r0, #1]
 80114f8:	dd2a      	ble.n	8011550 <__exponent+0x70>
 80114fa:	f10d 0407 	add.w	r4, sp, #7
 80114fe:	46a4      	mov	ip, r4
 8011500:	270a      	movs	r7, #10
 8011502:	46a6      	mov	lr, r4
 8011504:	460a      	mov	r2, r1
 8011506:	fb91 f6f7 	sdiv	r6, r1, r7
 801150a:	fb07 1516 	mls	r5, r7, r6, r1
 801150e:	3530      	adds	r5, #48	; 0x30
 8011510:	2a63      	cmp	r2, #99	; 0x63
 8011512:	f104 34ff 	add.w	r4, r4, #4294967295
 8011516:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801151a:	4631      	mov	r1, r6
 801151c:	dcf1      	bgt.n	8011502 <__exponent+0x22>
 801151e:	3130      	adds	r1, #48	; 0x30
 8011520:	f1ae 0502 	sub.w	r5, lr, #2
 8011524:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011528:	1c44      	adds	r4, r0, #1
 801152a:	4629      	mov	r1, r5
 801152c:	4561      	cmp	r1, ip
 801152e:	d30a      	bcc.n	8011546 <__exponent+0x66>
 8011530:	f10d 0209 	add.w	r2, sp, #9
 8011534:	eba2 020e 	sub.w	r2, r2, lr
 8011538:	4565      	cmp	r5, ip
 801153a:	bf88      	it	hi
 801153c:	2200      	movhi	r2, #0
 801153e:	4413      	add	r3, r2
 8011540:	1a18      	subs	r0, r3, r0
 8011542:	b003      	add	sp, #12
 8011544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011546:	f811 2b01 	ldrb.w	r2, [r1], #1
 801154a:	f804 2f01 	strb.w	r2, [r4, #1]!
 801154e:	e7ed      	b.n	801152c <__exponent+0x4c>
 8011550:	2330      	movs	r3, #48	; 0x30
 8011552:	3130      	adds	r1, #48	; 0x30
 8011554:	7083      	strb	r3, [r0, #2]
 8011556:	70c1      	strb	r1, [r0, #3]
 8011558:	1d03      	adds	r3, r0, #4
 801155a:	e7f1      	b.n	8011540 <__exponent+0x60>

0801155c <_printf_float>:
 801155c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011560:	ed2d 8b02 	vpush	{d8}
 8011564:	b08d      	sub	sp, #52	; 0x34
 8011566:	460c      	mov	r4, r1
 8011568:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801156c:	4616      	mov	r6, r2
 801156e:	461f      	mov	r7, r3
 8011570:	4605      	mov	r5, r0
 8011572:	f003 fe03 	bl	801517c <_localeconv_r>
 8011576:	f8d0 a000 	ldr.w	sl, [r0]
 801157a:	4650      	mov	r0, sl
 801157c:	f7ee fe42 	bl	8000204 <strlen>
 8011580:	2300      	movs	r3, #0
 8011582:	930a      	str	r3, [sp, #40]	; 0x28
 8011584:	6823      	ldr	r3, [r4, #0]
 8011586:	9305      	str	r3, [sp, #20]
 8011588:	f8d8 3000 	ldr.w	r3, [r8]
 801158c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011590:	3307      	adds	r3, #7
 8011592:	f023 0307 	bic.w	r3, r3, #7
 8011596:	f103 0208 	add.w	r2, r3, #8
 801159a:	f8c8 2000 	str.w	r2, [r8]
 801159e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80115a6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80115aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80115ae:	9307      	str	r3, [sp, #28]
 80115b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80115b4:	ee08 0a10 	vmov	s16, r0
 80115b8:	4b9f      	ldr	r3, [pc, #636]	; (8011838 <_printf_float+0x2dc>)
 80115ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115be:	f04f 32ff 	mov.w	r2, #4294967295
 80115c2:	f7ef fad3 	bl	8000b6c <__aeabi_dcmpun>
 80115c6:	bb88      	cbnz	r0, 801162c <_printf_float+0xd0>
 80115c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115cc:	4b9a      	ldr	r3, [pc, #616]	; (8011838 <_printf_float+0x2dc>)
 80115ce:	f04f 32ff 	mov.w	r2, #4294967295
 80115d2:	f7ef faad 	bl	8000b30 <__aeabi_dcmple>
 80115d6:	bb48      	cbnz	r0, 801162c <_printf_float+0xd0>
 80115d8:	2200      	movs	r2, #0
 80115da:	2300      	movs	r3, #0
 80115dc:	4640      	mov	r0, r8
 80115de:	4649      	mov	r1, r9
 80115e0:	f7ef fa9c 	bl	8000b1c <__aeabi_dcmplt>
 80115e4:	b110      	cbz	r0, 80115ec <_printf_float+0x90>
 80115e6:	232d      	movs	r3, #45	; 0x2d
 80115e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80115ec:	4b93      	ldr	r3, [pc, #588]	; (801183c <_printf_float+0x2e0>)
 80115ee:	4894      	ldr	r0, [pc, #592]	; (8011840 <_printf_float+0x2e4>)
 80115f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80115f4:	bf94      	ite	ls
 80115f6:	4698      	movls	r8, r3
 80115f8:	4680      	movhi	r8, r0
 80115fa:	2303      	movs	r3, #3
 80115fc:	6123      	str	r3, [r4, #16]
 80115fe:	9b05      	ldr	r3, [sp, #20]
 8011600:	f023 0204 	bic.w	r2, r3, #4
 8011604:	6022      	str	r2, [r4, #0]
 8011606:	f04f 0900 	mov.w	r9, #0
 801160a:	9700      	str	r7, [sp, #0]
 801160c:	4633      	mov	r3, r6
 801160e:	aa0b      	add	r2, sp, #44	; 0x2c
 8011610:	4621      	mov	r1, r4
 8011612:	4628      	mov	r0, r5
 8011614:	f000 f9d8 	bl	80119c8 <_printf_common>
 8011618:	3001      	adds	r0, #1
 801161a:	f040 8090 	bne.w	801173e <_printf_float+0x1e2>
 801161e:	f04f 30ff 	mov.w	r0, #4294967295
 8011622:	b00d      	add	sp, #52	; 0x34
 8011624:	ecbd 8b02 	vpop	{d8}
 8011628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801162c:	4642      	mov	r2, r8
 801162e:	464b      	mov	r3, r9
 8011630:	4640      	mov	r0, r8
 8011632:	4649      	mov	r1, r9
 8011634:	f7ef fa9a 	bl	8000b6c <__aeabi_dcmpun>
 8011638:	b140      	cbz	r0, 801164c <_printf_float+0xf0>
 801163a:	464b      	mov	r3, r9
 801163c:	2b00      	cmp	r3, #0
 801163e:	bfbc      	itt	lt
 8011640:	232d      	movlt	r3, #45	; 0x2d
 8011642:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011646:	487f      	ldr	r0, [pc, #508]	; (8011844 <_printf_float+0x2e8>)
 8011648:	4b7f      	ldr	r3, [pc, #508]	; (8011848 <_printf_float+0x2ec>)
 801164a:	e7d1      	b.n	80115f0 <_printf_float+0x94>
 801164c:	6863      	ldr	r3, [r4, #4]
 801164e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011652:	9206      	str	r2, [sp, #24]
 8011654:	1c5a      	adds	r2, r3, #1
 8011656:	d13f      	bne.n	80116d8 <_printf_float+0x17c>
 8011658:	2306      	movs	r3, #6
 801165a:	6063      	str	r3, [r4, #4]
 801165c:	9b05      	ldr	r3, [sp, #20]
 801165e:	6861      	ldr	r1, [r4, #4]
 8011660:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011664:	2300      	movs	r3, #0
 8011666:	9303      	str	r3, [sp, #12]
 8011668:	ab0a      	add	r3, sp, #40	; 0x28
 801166a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801166e:	ab09      	add	r3, sp, #36	; 0x24
 8011670:	ec49 8b10 	vmov	d0, r8, r9
 8011674:	9300      	str	r3, [sp, #0]
 8011676:	6022      	str	r2, [r4, #0]
 8011678:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801167c:	4628      	mov	r0, r5
 801167e:	f7ff fecd 	bl	801141c <__cvt>
 8011682:	9b06      	ldr	r3, [sp, #24]
 8011684:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011686:	2b47      	cmp	r3, #71	; 0x47
 8011688:	4680      	mov	r8, r0
 801168a:	d108      	bne.n	801169e <_printf_float+0x142>
 801168c:	1cc8      	adds	r0, r1, #3
 801168e:	db02      	blt.n	8011696 <_printf_float+0x13a>
 8011690:	6863      	ldr	r3, [r4, #4]
 8011692:	4299      	cmp	r1, r3
 8011694:	dd41      	ble.n	801171a <_printf_float+0x1be>
 8011696:	f1ab 0b02 	sub.w	fp, fp, #2
 801169a:	fa5f fb8b 	uxtb.w	fp, fp
 801169e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80116a2:	d820      	bhi.n	80116e6 <_printf_float+0x18a>
 80116a4:	3901      	subs	r1, #1
 80116a6:	465a      	mov	r2, fp
 80116a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80116ac:	9109      	str	r1, [sp, #36]	; 0x24
 80116ae:	f7ff ff17 	bl	80114e0 <__exponent>
 80116b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116b4:	1813      	adds	r3, r2, r0
 80116b6:	2a01      	cmp	r2, #1
 80116b8:	4681      	mov	r9, r0
 80116ba:	6123      	str	r3, [r4, #16]
 80116bc:	dc02      	bgt.n	80116c4 <_printf_float+0x168>
 80116be:	6822      	ldr	r2, [r4, #0]
 80116c0:	07d2      	lsls	r2, r2, #31
 80116c2:	d501      	bpl.n	80116c8 <_printf_float+0x16c>
 80116c4:	3301      	adds	r3, #1
 80116c6:	6123      	str	r3, [r4, #16]
 80116c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d09c      	beq.n	801160a <_printf_float+0xae>
 80116d0:	232d      	movs	r3, #45	; 0x2d
 80116d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80116d6:	e798      	b.n	801160a <_printf_float+0xae>
 80116d8:	9a06      	ldr	r2, [sp, #24]
 80116da:	2a47      	cmp	r2, #71	; 0x47
 80116dc:	d1be      	bne.n	801165c <_printf_float+0x100>
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d1bc      	bne.n	801165c <_printf_float+0x100>
 80116e2:	2301      	movs	r3, #1
 80116e4:	e7b9      	b.n	801165a <_printf_float+0xfe>
 80116e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80116ea:	d118      	bne.n	801171e <_printf_float+0x1c2>
 80116ec:	2900      	cmp	r1, #0
 80116ee:	6863      	ldr	r3, [r4, #4]
 80116f0:	dd0b      	ble.n	801170a <_printf_float+0x1ae>
 80116f2:	6121      	str	r1, [r4, #16]
 80116f4:	b913      	cbnz	r3, 80116fc <_printf_float+0x1a0>
 80116f6:	6822      	ldr	r2, [r4, #0]
 80116f8:	07d0      	lsls	r0, r2, #31
 80116fa:	d502      	bpl.n	8011702 <_printf_float+0x1a6>
 80116fc:	3301      	adds	r3, #1
 80116fe:	440b      	add	r3, r1
 8011700:	6123      	str	r3, [r4, #16]
 8011702:	65a1      	str	r1, [r4, #88]	; 0x58
 8011704:	f04f 0900 	mov.w	r9, #0
 8011708:	e7de      	b.n	80116c8 <_printf_float+0x16c>
 801170a:	b913      	cbnz	r3, 8011712 <_printf_float+0x1b6>
 801170c:	6822      	ldr	r2, [r4, #0]
 801170e:	07d2      	lsls	r2, r2, #31
 8011710:	d501      	bpl.n	8011716 <_printf_float+0x1ba>
 8011712:	3302      	adds	r3, #2
 8011714:	e7f4      	b.n	8011700 <_printf_float+0x1a4>
 8011716:	2301      	movs	r3, #1
 8011718:	e7f2      	b.n	8011700 <_printf_float+0x1a4>
 801171a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801171e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011720:	4299      	cmp	r1, r3
 8011722:	db05      	blt.n	8011730 <_printf_float+0x1d4>
 8011724:	6823      	ldr	r3, [r4, #0]
 8011726:	6121      	str	r1, [r4, #16]
 8011728:	07d8      	lsls	r0, r3, #31
 801172a:	d5ea      	bpl.n	8011702 <_printf_float+0x1a6>
 801172c:	1c4b      	adds	r3, r1, #1
 801172e:	e7e7      	b.n	8011700 <_printf_float+0x1a4>
 8011730:	2900      	cmp	r1, #0
 8011732:	bfd4      	ite	le
 8011734:	f1c1 0202 	rsble	r2, r1, #2
 8011738:	2201      	movgt	r2, #1
 801173a:	4413      	add	r3, r2
 801173c:	e7e0      	b.n	8011700 <_printf_float+0x1a4>
 801173e:	6823      	ldr	r3, [r4, #0]
 8011740:	055a      	lsls	r2, r3, #21
 8011742:	d407      	bmi.n	8011754 <_printf_float+0x1f8>
 8011744:	6923      	ldr	r3, [r4, #16]
 8011746:	4642      	mov	r2, r8
 8011748:	4631      	mov	r1, r6
 801174a:	4628      	mov	r0, r5
 801174c:	47b8      	blx	r7
 801174e:	3001      	adds	r0, #1
 8011750:	d12c      	bne.n	80117ac <_printf_float+0x250>
 8011752:	e764      	b.n	801161e <_printf_float+0xc2>
 8011754:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011758:	f240 80e0 	bls.w	801191c <_printf_float+0x3c0>
 801175c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011760:	2200      	movs	r2, #0
 8011762:	2300      	movs	r3, #0
 8011764:	f7ef f9d0 	bl	8000b08 <__aeabi_dcmpeq>
 8011768:	2800      	cmp	r0, #0
 801176a:	d034      	beq.n	80117d6 <_printf_float+0x27a>
 801176c:	4a37      	ldr	r2, [pc, #220]	; (801184c <_printf_float+0x2f0>)
 801176e:	2301      	movs	r3, #1
 8011770:	4631      	mov	r1, r6
 8011772:	4628      	mov	r0, r5
 8011774:	47b8      	blx	r7
 8011776:	3001      	adds	r0, #1
 8011778:	f43f af51 	beq.w	801161e <_printf_float+0xc2>
 801177c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011780:	429a      	cmp	r2, r3
 8011782:	db02      	blt.n	801178a <_printf_float+0x22e>
 8011784:	6823      	ldr	r3, [r4, #0]
 8011786:	07d8      	lsls	r0, r3, #31
 8011788:	d510      	bpl.n	80117ac <_printf_float+0x250>
 801178a:	ee18 3a10 	vmov	r3, s16
 801178e:	4652      	mov	r2, sl
 8011790:	4631      	mov	r1, r6
 8011792:	4628      	mov	r0, r5
 8011794:	47b8      	blx	r7
 8011796:	3001      	adds	r0, #1
 8011798:	f43f af41 	beq.w	801161e <_printf_float+0xc2>
 801179c:	f04f 0800 	mov.w	r8, #0
 80117a0:	f104 091a 	add.w	r9, r4, #26
 80117a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117a6:	3b01      	subs	r3, #1
 80117a8:	4543      	cmp	r3, r8
 80117aa:	dc09      	bgt.n	80117c0 <_printf_float+0x264>
 80117ac:	6823      	ldr	r3, [r4, #0]
 80117ae:	079b      	lsls	r3, r3, #30
 80117b0:	f100 8105 	bmi.w	80119be <_printf_float+0x462>
 80117b4:	68e0      	ldr	r0, [r4, #12]
 80117b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117b8:	4298      	cmp	r0, r3
 80117ba:	bfb8      	it	lt
 80117bc:	4618      	movlt	r0, r3
 80117be:	e730      	b.n	8011622 <_printf_float+0xc6>
 80117c0:	2301      	movs	r3, #1
 80117c2:	464a      	mov	r2, r9
 80117c4:	4631      	mov	r1, r6
 80117c6:	4628      	mov	r0, r5
 80117c8:	47b8      	blx	r7
 80117ca:	3001      	adds	r0, #1
 80117cc:	f43f af27 	beq.w	801161e <_printf_float+0xc2>
 80117d0:	f108 0801 	add.w	r8, r8, #1
 80117d4:	e7e6      	b.n	80117a4 <_printf_float+0x248>
 80117d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117d8:	2b00      	cmp	r3, #0
 80117da:	dc39      	bgt.n	8011850 <_printf_float+0x2f4>
 80117dc:	4a1b      	ldr	r2, [pc, #108]	; (801184c <_printf_float+0x2f0>)
 80117de:	2301      	movs	r3, #1
 80117e0:	4631      	mov	r1, r6
 80117e2:	4628      	mov	r0, r5
 80117e4:	47b8      	blx	r7
 80117e6:	3001      	adds	r0, #1
 80117e8:	f43f af19 	beq.w	801161e <_printf_float+0xc2>
 80117ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80117f0:	4313      	orrs	r3, r2
 80117f2:	d102      	bne.n	80117fa <_printf_float+0x29e>
 80117f4:	6823      	ldr	r3, [r4, #0]
 80117f6:	07d9      	lsls	r1, r3, #31
 80117f8:	d5d8      	bpl.n	80117ac <_printf_float+0x250>
 80117fa:	ee18 3a10 	vmov	r3, s16
 80117fe:	4652      	mov	r2, sl
 8011800:	4631      	mov	r1, r6
 8011802:	4628      	mov	r0, r5
 8011804:	47b8      	blx	r7
 8011806:	3001      	adds	r0, #1
 8011808:	f43f af09 	beq.w	801161e <_printf_float+0xc2>
 801180c:	f04f 0900 	mov.w	r9, #0
 8011810:	f104 0a1a 	add.w	sl, r4, #26
 8011814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011816:	425b      	negs	r3, r3
 8011818:	454b      	cmp	r3, r9
 801181a:	dc01      	bgt.n	8011820 <_printf_float+0x2c4>
 801181c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801181e:	e792      	b.n	8011746 <_printf_float+0x1ea>
 8011820:	2301      	movs	r3, #1
 8011822:	4652      	mov	r2, sl
 8011824:	4631      	mov	r1, r6
 8011826:	4628      	mov	r0, r5
 8011828:	47b8      	blx	r7
 801182a:	3001      	adds	r0, #1
 801182c:	f43f aef7 	beq.w	801161e <_printf_float+0xc2>
 8011830:	f109 0901 	add.w	r9, r9, #1
 8011834:	e7ee      	b.n	8011814 <_printf_float+0x2b8>
 8011836:	bf00      	nop
 8011838:	7fefffff 	.word	0x7fefffff
 801183c:	0801882c 	.word	0x0801882c
 8011840:	08018830 	.word	0x08018830
 8011844:	08018838 	.word	0x08018838
 8011848:	08018834 	.word	0x08018834
 801184c:	08018ca1 	.word	0x08018ca1
 8011850:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011852:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011854:	429a      	cmp	r2, r3
 8011856:	bfa8      	it	ge
 8011858:	461a      	movge	r2, r3
 801185a:	2a00      	cmp	r2, #0
 801185c:	4691      	mov	r9, r2
 801185e:	dc37      	bgt.n	80118d0 <_printf_float+0x374>
 8011860:	f04f 0b00 	mov.w	fp, #0
 8011864:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011868:	f104 021a 	add.w	r2, r4, #26
 801186c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801186e:	9305      	str	r3, [sp, #20]
 8011870:	eba3 0309 	sub.w	r3, r3, r9
 8011874:	455b      	cmp	r3, fp
 8011876:	dc33      	bgt.n	80118e0 <_printf_float+0x384>
 8011878:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801187c:	429a      	cmp	r2, r3
 801187e:	db3b      	blt.n	80118f8 <_printf_float+0x39c>
 8011880:	6823      	ldr	r3, [r4, #0]
 8011882:	07da      	lsls	r2, r3, #31
 8011884:	d438      	bmi.n	80118f8 <_printf_float+0x39c>
 8011886:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011888:	9b05      	ldr	r3, [sp, #20]
 801188a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801188c:	1ad3      	subs	r3, r2, r3
 801188e:	eba2 0901 	sub.w	r9, r2, r1
 8011892:	4599      	cmp	r9, r3
 8011894:	bfa8      	it	ge
 8011896:	4699      	movge	r9, r3
 8011898:	f1b9 0f00 	cmp.w	r9, #0
 801189c:	dc35      	bgt.n	801190a <_printf_float+0x3ae>
 801189e:	f04f 0800 	mov.w	r8, #0
 80118a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80118a6:	f104 0a1a 	add.w	sl, r4, #26
 80118aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118ae:	1a9b      	subs	r3, r3, r2
 80118b0:	eba3 0309 	sub.w	r3, r3, r9
 80118b4:	4543      	cmp	r3, r8
 80118b6:	f77f af79 	ble.w	80117ac <_printf_float+0x250>
 80118ba:	2301      	movs	r3, #1
 80118bc:	4652      	mov	r2, sl
 80118be:	4631      	mov	r1, r6
 80118c0:	4628      	mov	r0, r5
 80118c2:	47b8      	blx	r7
 80118c4:	3001      	adds	r0, #1
 80118c6:	f43f aeaa 	beq.w	801161e <_printf_float+0xc2>
 80118ca:	f108 0801 	add.w	r8, r8, #1
 80118ce:	e7ec      	b.n	80118aa <_printf_float+0x34e>
 80118d0:	4613      	mov	r3, r2
 80118d2:	4631      	mov	r1, r6
 80118d4:	4642      	mov	r2, r8
 80118d6:	4628      	mov	r0, r5
 80118d8:	47b8      	blx	r7
 80118da:	3001      	adds	r0, #1
 80118dc:	d1c0      	bne.n	8011860 <_printf_float+0x304>
 80118de:	e69e      	b.n	801161e <_printf_float+0xc2>
 80118e0:	2301      	movs	r3, #1
 80118e2:	4631      	mov	r1, r6
 80118e4:	4628      	mov	r0, r5
 80118e6:	9205      	str	r2, [sp, #20]
 80118e8:	47b8      	blx	r7
 80118ea:	3001      	adds	r0, #1
 80118ec:	f43f ae97 	beq.w	801161e <_printf_float+0xc2>
 80118f0:	9a05      	ldr	r2, [sp, #20]
 80118f2:	f10b 0b01 	add.w	fp, fp, #1
 80118f6:	e7b9      	b.n	801186c <_printf_float+0x310>
 80118f8:	ee18 3a10 	vmov	r3, s16
 80118fc:	4652      	mov	r2, sl
 80118fe:	4631      	mov	r1, r6
 8011900:	4628      	mov	r0, r5
 8011902:	47b8      	blx	r7
 8011904:	3001      	adds	r0, #1
 8011906:	d1be      	bne.n	8011886 <_printf_float+0x32a>
 8011908:	e689      	b.n	801161e <_printf_float+0xc2>
 801190a:	9a05      	ldr	r2, [sp, #20]
 801190c:	464b      	mov	r3, r9
 801190e:	4442      	add	r2, r8
 8011910:	4631      	mov	r1, r6
 8011912:	4628      	mov	r0, r5
 8011914:	47b8      	blx	r7
 8011916:	3001      	adds	r0, #1
 8011918:	d1c1      	bne.n	801189e <_printf_float+0x342>
 801191a:	e680      	b.n	801161e <_printf_float+0xc2>
 801191c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801191e:	2a01      	cmp	r2, #1
 8011920:	dc01      	bgt.n	8011926 <_printf_float+0x3ca>
 8011922:	07db      	lsls	r3, r3, #31
 8011924:	d538      	bpl.n	8011998 <_printf_float+0x43c>
 8011926:	2301      	movs	r3, #1
 8011928:	4642      	mov	r2, r8
 801192a:	4631      	mov	r1, r6
 801192c:	4628      	mov	r0, r5
 801192e:	47b8      	blx	r7
 8011930:	3001      	adds	r0, #1
 8011932:	f43f ae74 	beq.w	801161e <_printf_float+0xc2>
 8011936:	ee18 3a10 	vmov	r3, s16
 801193a:	4652      	mov	r2, sl
 801193c:	4631      	mov	r1, r6
 801193e:	4628      	mov	r0, r5
 8011940:	47b8      	blx	r7
 8011942:	3001      	adds	r0, #1
 8011944:	f43f ae6b 	beq.w	801161e <_printf_float+0xc2>
 8011948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801194c:	2200      	movs	r2, #0
 801194e:	2300      	movs	r3, #0
 8011950:	f7ef f8da 	bl	8000b08 <__aeabi_dcmpeq>
 8011954:	b9d8      	cbnz	r0, 801198e <_printf_float+0x432>
 8011956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011958:	f108 0201 	add.w	r2, r8, #1
 801195c:	3b01      	subs	r3, #1
 801195e:	4631      	mov	r1, r6
 8011960:	4628      	mov	r0, r5
 8011962:	47b8      	blx	r7
 8011964:	3001      	adds	r0, #1
 8011966:	d10e      	bne.n	8011986 <_printf_float+0x42a>
 8011968:	e659      	b.n	801161e <_printf_float+0xc2>
 801196a:	2301      	movs	r3, #1
 801196c:	4652      	mov	r2, sl
 801196e:	4631      	mov	r1, r6
 8011970:	4628      	mov	r0, r5
 8011972:	47b8      	blx	r7
 8011974:	3001      	adds	r0, #1
 8011976:	f43f ae52 	beq.w	801161e <_printf_float+0xc2>
 801197a:	f108 0801 	add.w	r8, r8, #1
 801197e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011980:	3b01      	subs	r3, #1
 8011982:	4543      	cmp	r3, r8
 8011984:	dcf1      	bgt.n	801196a <_printf_float+0x40e>
 8011986:	464b      	mov	r3, r9
 8011988:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801198c:	e6dc      	b.n	8011748 <_printf_float+0x1ec>
 801198e:	f04f 0800 	mov.w	r8, #0
 8011992:	f104 0a1a 	add.w	sl, r4, #26
 8011996:	e7f2      	b.n	801197e <_printf_float+0x422>
 8011998:	2301      	movs	r3, #1
 801199a:	4642      	mov	r2, r8
 801199c:	e7df      	b.n	801195e <_printf_float+0x402>
 801199e:	2301      	movs	r3, #1
 80119a0:	464a      	mov	r2, r9
 80119a2:	4631      	mov	r1, r6
 80119a4:	4628      	mov	r0, r5
 80119a6:	47b8      	blx	r7
 80119a8:	3001      	adds	r0, #1
 80119aa:	f43f ae38 	beq.w	801161e <_printf_float+0xc2>
 80119ae:	f108 0801 	add.w	r8, r8, #1
 80119b2:	68e3      	ldr	r3, [r4, #12]
 80119b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80119b6:	1a5b      	subs	r3, r3, r1
 80119b8:	4543      	cmp	r3, r8
 80119ba:	dcf0      	bgt.n	801199e <_printf_float+0x442>
 80119bc:	e6fa      	b.n	80117b4 <_printf_float+0x258>
 80119be:	f04f 0800 	mov.w	r8, #0
 80119c2:	f104 0919 	add.w	r9, r4, #25
 80119c6:	e7f4      	b.n	80119b2 <_printf_float+0x456>

080119c8 <_printf_common>:
 80119c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119cc:	4616      	mov	r6, r2
 80119ce:	4699      	mov	r9, r3
 80119d0:	688a      	ldr	r2, [r1, #8]
 80119d2:	690b      	ldr	r3, [r1, #16]
 80119d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80119d8:	4293      	cmp	r3, r2
 80119da:	bfb8      	it	lt
 80119dc:	4613      	movlt	r3, r2
 80119de:	6033      	str	r3, [r6, #0]
 80119e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80119e4:	4607      	mov	r7, r0
 80119e6:	460c      	mov	r4, r1
 80119e8:	b10a      	cbz	r2, 80119ee <_printf_common+0x26>
 80119ea:	3301      	adds	r3, #1
 80119ec:	6033      	str	r3, [r6, #0]
 80119ee:	6823      	ldr	r3, [r4, #0]
 80119f0:	0699      	lsls	r1, r3, #26
 80119f2:	bf42      	ittt	mi
 80119f4:	6833      	ldrmi	r3, [r6, #0]
 80119f6:	3302      	addmi	r3, #2
 80119f8:	6033      	strmi	r3, [r6, #0]
 80119fa:	6825      	ldr	r5, [r4, #0]
 80119fc:	f015 0506 	ands.w	r5, r5, #6
 8011a00:	d106      	bne.n	8011a10 <_printf_common+0x48>
 8011a02:	f104 0a19 	add.w	sl, r4, #25
 8011a06:	68e3      	ldr	r3, [r4, #12]
 8011a08:	6832      	ldr	r2, [r6, #0]
 8011a0a:	1a9b      	subs	r3, r3, r2
 8011a0c:	42ab      	cmp	r3, r5
 8011a0e:	dc26      	bgt.n	8011a5e <_printf_common+0x96>
 8011a10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011a14:	1e13      	subs	r3, r2, #0
 8011a16:	6822      	ldr	r2, [r4, #0]
 8011a18:	bf18      	it	ne
 8011a1a:	2301      	movne	r3, #1
 8011a1c:	0692      	lsls	r2, r2, #26
 8011a1e:	d42b      	bmi.n	8011a78 <_printf_common+0xb0>
 8011a20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011a24:	4649      	mov	r1, r9
 8011a26:	4638      	mov	r0, r7
 8011a28:	47c0      	blx	r8
 8011a2a:	3001      	adds	r0, #1
 8011a2c:	d01e      	beq.n	8011a6c <_printf_common+0xa4>
 8011a2e:	6823      	ldr	r3, [r4, #0]
 8011a30:	68e5      	ldr	r5, [r4, #12]
 8011a32:	6832      	ldr	r2, [r6, #0]
 8011a34:	f003 0306 	and.w	r3, r3, #6
 8011a38:	2b04      	cmp	r3, #4
 8011a3a:	bf08      	it	eq
 8011a3c:	1aad      	subeq	r5, r5, r2
 8011a3e:	68a3      	ldr	r3, [r4, #8]
 8011a40:	6922      	ldr	r2, [r4, #16]
 8011a42:	bf0c      	ite	eq
 8011a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a48:	2500      	movne	r5, #0
 8011a4a:	4293      	cmp	r3, r2
 8011a4c:	bfc4      	itt	gt
 8011a4e:	1a9b      	subgt	r3, r3, r2
 8011a50:	18ed      	addgt	r5, r5, r3
 8011a52:	2600      	movs	r6, #0
 8011a54:	341a      	adds	r4, #26
 8011a56:	42b5      	cmp	r5, r6
 8011a58:	d11a      	bne.n	8011a90 <_printf_common+0xc8>
 8011a5a:	2000      	movs	r0, #0
 8011a5c:	e008      	b.n	8011a70 <_printf_common+0xa8>
 8011a5e:	2301      	movs	r3, #1
 8011a60:	4652      	mov	r2, sl
 8011a62:	4649      	mov	r1, r9
 8011a64:	4638      	mov	r0, r7
 8011a66:	47c0      	blx	r8
 8011a68:	3001      	adds	r0, #1
 8011a6a:	d103      	bne.n	8011a74 <_printf_common+0xac>
 8011a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8011a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a74:	3501      	adds	r5, #1
 8011a76:	e7c6      	b.n	8011a06 <_printf_common+0x3e>
 8011a78:	18e1      	adds	r1, r4, r3
 8011a7a:	1c5a      	adds	r2, r3, #1
 8011a7c:	2030      	movs	r0, #48	; 0x30
 8011a7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011a82:	4422      	add	r2, r4
 8011a84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011a88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011a8c:	3302      	adds	r3, #2
 8011a8e:	e7c7      	b.n	8011a20 <_printf_common+0x58>
 8011a90:	2301      	movs	r3, #1
 8011a92:	4622      	mov	r2, r4
 8011a94:	4649      	mov	r1, r9
 8011a96:	4638      	mov	r0, r7
 8011a98:	47c0      	blx	r8
 8011a9a:	3001      	adds	r0, #1
 8011a9c:	d0e6      	beq.n	8011a6c <_printf_common+0xa4>
 8011a9e:	3601      	adds	r6, #1
 8011aa0:	e7d9      	b.n	8011a56 <_printf_common+0x8e>
	...

08011aa4 <_printf_i>:
 8011aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011aa8:	460c      	mov	r4, r1
 8011aaa:	4691      	mov	r9, r2
 8011aac:	7e27      	ldrb	r7, [r4, #24]
 8011aae:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011ab0:	2f78      	cmp	r7, #120	; 0x78
 8011ab2:	4680      	mov	r8, r0
 8011ab4:	469a      	mov	sl, r3
 8011ab6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011aba:	d807      	bhi.n	8011acc <_printf_i+0x28>
 8011abc:	2f62      	cmp	r7, #98	; 0x62
 8011abe:	d80a      	bhi.n	8011ad6 <_printf_i+0x32>
 8011ac0:	2f00      	cmp	r7, #0
 8011ac2:	f000 80d8 	beq.w	8011c76 <_printf_i+0x1d2>
 8011ac6:	2f58      	cmp	r7, #88	; 0x58
 8011ac8:	f000 80a3 	beq.w	8011c12 <_printf_i+0x16e>
 8011acc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011ad0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011ad4:	e03a      	b.n	8011b4c <_printf_i+0xa8>
 8011ad6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011ada:	2b15      	cmp	r3, #21
 8011adc:	d8f6      	bhi.n	8011acc <_printf_i+0x28>
 8011ade:	a001      	add	r0, pc, #4	; (adr r0, 8011ae4 <_printf_i+0x40>)
 8011ae0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8011ae4:	08011b3d 	.word	0x08011b3d
 8011ae8:	08011b51 	.word	0x08011b51
 8011aec:	08011acd 	.word	0x08011acd
 8011af0:	08011acd 	.word	0x08011acd
 8011af4:	08011acd 	.word	0x08011acd
 8011af8:	08011acd 	.word	0x08011acd
 8011afc:	08011b51 	.word	0x08011b51
 8011b00:	08011acd 	.word	0x08011acd
 8011b04:	08011acd 	.word	0x08011acd
 8011b08:	08011acd 	.word	0x08011acd
 8011b0c:	08011acd 	.word	0x08011acd
 8011b10:	08011c5d 	.word	0x08011c5d
 8011b14:	08011b81 	.word	0x08011b81
 8011b18:	08011c3f 	.word	0x08011c3f
 8011b1c:	08011acd 	.word	0x08011acd
 8011b20:	08011acd 	.word	0x08011acd
 8011b24:	08011c7f 	.word	0x08011c7f
 8011b28:	08011acd 	.word	0x08011acd
 8011b2c:	08011b81 	.word	0x08011b81
 8011b30:	08011acd 	.word	0x08011acd
 8011b34:	08011acd 	.word	0x08011acd
 8011b38:	08011c47 	.word	0x08011c47
 8011b3c:	680b      	ldr	r3, [r1, #0]
 8011b3e:	1d1a      	adds	r2, r3, #4
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	600a      	str	r2, [r1, #0]
 8011b44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011b48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011b4c:	2301      	movs	r3, #1
 8011b4e:	e0a3      	b.n	8011c98 <_printf_i+0x1f4>
 8011b50:	6825      	ldr	r5, [r4, #0]
 8011b52:	6808      	ldr	r0, [r1, #0]
 8011b54:	062e      	lsls	r6, r5, #24
 8011b56:	f100 0304 	add.w	r3, r0, #4
 8011b5a:	d50a      	bpl.n	8011b72 <_printf_i+0xce>
 8011b5c:	6805      	ldr	r5, [r0, #0]
 8011b5e:	600b      	str	r3, [r1, #0]
 8011b60:	2d00      	cmp	r5, #0
 8011b62:	da03      	bge.n	8011b6c <_printf_i+0xc8>
 8011b64:	232d      	movs	r3, #45	; 0x2d
 8011b66:	426d      	negs	r5, r5
 8011b68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011b6c:	485e      	ldr	r0, [pc, #376]	; (8011ce8 <_printf_i+0x244>)
 8011b6e:	230a      	movs	r3, #10
 8011b70:	e019      	b.n	8011ba6 <_printf_i+0x102>
 8011b72:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011b76:	6805      	ldr	r5, [r0, #0]
 8011b78:	600b      	str	r3, [r1, #0]
 8011b7a:	bf18      	it	ne
 8011b7c:	b22d      	sxthne	r5, r5
 8011b7e:	e7ef      	b.n	8011b60 <_printf_i+0xbc>
 8011b80:	680b      	ldr	r3, [r1, #0]
 8011b82:	6825      	ldr	r5, [r4, #0]
 8011b84:	1d18      	adds	r0, r3, #4
 8011b86:	6008      	str	r0, [r1, #0]
 8011b88:	0628      	lsls	r0, r5, #24
 8011b8a:	d501      	bpl.n	8011b90 <_printf_i+0xec>
 8011b8c:	681d      	ldr	r5, [r3, #0]
 8011b8e:	e002      	b.n	8011b96 <_printf_i+0xf2>
 8011b90:	0669      	lsls	r1, r5, #25
 8011b92:	d5fb      	bpl.n	8011b8c <_printf_i+0xe8>
 8011b94:	881d      	ldrh	r5, [r3, #0]
 8011b96:	4854      	ldr	r0, [pc, #336]	; (8011ce8 <_printf_i+0x244>)
 8011b98:	2f6f      	cmp	r7, #111	; 0x6f
 8011b9a:	bf0c      	ite	eq
 8011b9c:	2308      	moveq	r3, #8
 8011b9e:	230a      	movne	r3, #10
 8011ba0:	2100      	movs	r1, #0
 8011ba2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011ba6:	6866      	ldr	r6, [r4, #4]
 8011ba8:	60a6      	str	r6, [r4, #8]
 8011baa:	2e00      	cmp	r6, #0
 8011bac:	bfa2      	ittt	ge
 8011bae:	6821      	ldrge	r1, [r4, #0]
 8011bb0:	f021 0104 	bicge.w	r1, r1, #4
 8011bb4:	6021      	strge	r1, [r4, #0]
 8011bb6:	b90d      	cbnz	r5, 8011bbc <_printf_i+0x118>
 8011bb8:	2e00      	cmp	r6, #0
 8011bba:	d04d      	beq.n	8011c58 <_printf_i+0x1b4>
 8011bbc:	4616      	mov	r6, r2
 8011bbe:	fbb5 f1f3 	udiv	r1, r5, r3
 8011bc2:	fb03 5711 	mls	r7, r3, r1, r5
 8011bc6:	5dc7      	ldrb	r7, [r0, r7]
 8011bc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011bcc:	462f      	mov	r7, r5
 8011bce:	42bb      	cmp	r3, r7
 8011bd0:	460d      	mov	r5, r1
 8011bd2:	d9f4      	bls.n	8011bbe <_printf_i+0x11a>
 8011bd4:	2b08      	cmp	r3, #8
 8011bd6:	d10b      	bne.n	8011bf0 <_printf_i+0x14c>
 8011bd8:	6823      	ldr	r3, [r4, #0]
 8011bda:	07df      	lsls	r7, r3, #31
 8011bdc:	d508      	bpl.n	8011bf0 <_printf_i+0x14c>
 8011bde:	6923      	ldr	r3, [r4, #16]
 8011be0:	6861      	ldr	r1, [r4, #4]
 8011be2:	4299      	cmp	r1, r3
 8011be4:	bfde      	ittt	le
 8011be6:	2330      	movle	r3, #48	; 0x30
 8011be8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011bec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011bf0:	1b92      	subs	r2, r2, r6
 8011bf2:	6122      	str	r2, [r4, #16]
 8011bf4:	f8cd a000 	str.w	sl, [sp]
 8011bf8:	464b      	mov	r3, r9
 8011bfa:	aa03      	add	r2, sp, #12
 8011bfc:	4621      	mov	r1, r4
 8011bfe:	4640      	mov	r0, r8
 8011c00:	f7ff fee2 	bl	80119c8 <_printf_common>
 8011c04:	3001      	adds	r0, #1
 8011c06:	d14c      	bne.n	8011ca2 <_printf_i+0x1fe>
 8011c08:	f04f 30ff 	mov.w	r0, #4294967295
 8011c0c:	b004      	add	sp, #16
 8011c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c12:	4835      	ldr	r0, [pc, #212]	; (8011ce8 <_printf_i+0x244>)
 8011c14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011c18:	6823      	ldr	r3, [r4, #0]
 8011c1a:	680e      	ldr	r6, [r1, #0]
 8011c1c:	061f      	lsls	r7, r3, #24
 8011c1e:	f856 5b04 	ldr.w	r5, [r6], #4
 8011c22:	600e      	str	r6, [r1, #0]
 8011c24:	d514      	bpl.n	8011c50 <_printf_i+0x1ac>
 8011c26:	07d9      	lsls	r1, r3, #31
 8011c28:	bf44      	itt	mi
 8011c2a:	f043 0320 	orrmi.w	r3, r3, #32
 8011c2e:	6023      	strmi	r3, [r4, #0]
 8011c30:	b91d      	cbnz	r5, 8011c3a <_printf_i+0x196>
 8011c32:	6823      	ldr	r3, [r4, #0]
 8011c34:	f023 0320 	bic.w	r3, r3, #32
 8011c38:	6023      	str	r3, [r4, #0]
 8011c3a:	2310      	movs	r3, #16
 8011c3c:	e7b0      	b.n	8011ba0 <_printf_i+0xfc>
 8011c3e:	6823      	ldr	r3, [r4, #0]
 8011c40:	f043 0320 	orr.w	r3, r3, #32
 8011c44:	6023      	str	r3, [r4, #0]
 8011c46:	2378      	movs	r3, #120	; 0x78
 8011c48:	4828      	ldr	r0, [pc, #160]	; (8011cec <_printf_i+0x248>)
 8011c4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011c4e:	e7e3      	b.n	8011c18 <_printf_i+0x174>
 8011c50:	065e      	lsls	r6, r3, #25
 8011c52:	bf48      	it	mi
 8011c54:	b2ad      	uxthmi	r5, r5
 8011c56:	e7e6      	b.n	8011c26 <_printf_i+0x182>
 8011c58:	4616      	mov	r6, r2
 8011c5a:	e7bb      	b.n	8011bd4 <_printf_i+0x130>
 8011c5c:	680b      	ldr	r3, [r1, #0]
 8011c5e:	6826      	ldr	r6, [r4, #0]
 8011c60:	6960      	ldr	r0, [r4, #20]
 8011c62:	1d1d      	adds	r5, r3, #4
 8011c64:	600d      	str	r5, [r1, #0]
 8011c66:	0635      	lsls	r5, r6, #24
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	d501      	bpl.n	8011c70 <_printf_i+0x1cc>
 8011c6c:	6018      	str	r0, [r3, #0]
 8011c6e:	e002      	b.n	8011c76 <_printf_i+0x1d2>
 8011c70:	0671      	lsls	r1, r6, #25
 8011c72:	d5fb      	bpl.n	8011c6c <_printf_i+0x1c8>
 8011c74:	8018      	strh	r0, [r3, #0]
 8011c76:	2300      	movs	r3, #0
 8011c78:	6123      	str	r3, [r4, #16]
 8011c7a:	4616      	mov	r6, r2
 8011c7c:	e7ba      	b.n	8011bf4 <_printf_i+0x150>
 8011c7e:	680b      	ldr	r3, [r1, #0]
 8011c80:	1d1a      	adds	r2, r3, #4
 8011c82:	600a      	str	r2, [r1, #0]
 8011c84:	681e      	ldr	r6, [r3, #0]
 8011c86:	6862      	ldr	r2, [r4, #4]
 8011c88:	2100      	movs	r1, #0
 8011c8a:	4630      	mov	r0, r6
 8011c8c:	f7ee fac8 	bl	8000220 <memchr>
 8011c90:	b108      	cbz	r0, 8011c96 <_printf_i+0x1f2>
 8011c92:	1b80      	subs	r0, r0, r6
 8011c94:	6060      	str	r0, [r4, #4]
 8011c96:	6863      	ldr	r3, [r4, #4]
 8011c98:	6123      	str	r3, [r4, #16]
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ca0:	e7a8      	b.n	8011bf4 <_printf_i+0x150>
 8011ca2:	6923      	ldr	r3, [r4, #16]
 8011ca4:	4632      	mov	r2, r6
 8011ca6:	4649      	mov	r1, r9
 8011ca8:	4640      	mov	r0, r8
 8011caa:	47d0      	blx	sl
 8011cac:	3001      	adds	r0, #1
 8011cae:	d0ab      	beq.n	8011c08 <_printf_i+0x164>
 8011cb0:	6823      	ldr	r3, [r4, #0]
 8011cb2:	079b      	lsls	r3, r3, #30
 8011cb4:	d413      	bmi.n	8011cde <_printf_i+0x23a>
 8011cb6:	68e0      	ldr	r0, [r4, #12]
 8011cb8:	9b03      	ldr	r3, [sp, #12]
 8011cba:	4298      	cmp	r0, r3
 8011cbc:	bfb8      	it	lt
 8011cbe:	4618      	movlt	r0, r3
 8011cc0:	e7a4      	b.n	8011c0c <_printf_i+0x168>
 8011cc2:	2301      	movs	r3, #1
 8011cc4:	4632      	mov	r2, r6
 8011cc6:	4649      	mov	r1, r9
 8011cc8:	4640      	mov	r0, r8
 8011cca:	47d0      	blx	sl
 8011ccc:	3001      	adds	r0, #1
 8011cce:	d09b      	beq.n	8011c08 <_printf_i+0x164>
 8011cd0:	3501      	adds	r5, #1
 8011cd2:	68e3      	ldr	r3, [r4, #12]
 8011cd4:	9903      	ldr	r1, [sp, #12]
 8011cd6:	1a5b      	subs	r3, r3, r1
 8011cd8:	42ab      	cmp	r3, r5
 8011cda:	dcf2      	bgt.n	8011cc2 <_printf_i+0x21e>
 8011cdc:	e7eb      	b.n	8011cb6 <_printf_i+0x212>
 8011cde:	2500      	movs	r5, #0
 8011ce0:	f104 0619 	add.w	r6, r4, #25
 8011ce4:	e7f5      	b.n	8011cd2 <_printf_i+0x22e>
 8011ce6:	bf00      	nop
 8011ce8:	0801883c 	.word	0x0801883c
 8011cec:	0801884d 	.word	0x0801884d

08011cf0 <_scanf_float>:
 8011cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cf4:	b087      	sub	sp, #28
 8011cf6:	4617      	mov	r7, r2
 8011cf8:	9303      	str	r3, [sp, #12]
 8011cfa:	688b      	ldr	r3, [r1, #8]
 8011cfc:	1e5a      	subs	r2, r3, #1
 8011cfe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011d02:	bf83      	ittte	hi
 8011d04:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011d08:	195b      	addhi	r3, r3, r5
 8011d0a:	9302      	strhi	r3, [sp, #8]
 8011d0c:	2300      	movls	r3, #0
 8011d0e:	bf86      	itte	hi
 8011d10:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011d14:	608b      	strhi	r3, [r1, #8]
 8011d16:	9302      	strls	r3, [sp, #8]
 8011d18:	680b      	ldr	r3, [r1, #0]
 8011d1a:	468b      	mov	fp, r1
 8011d1c:	2500      	movs	r5, #0
 8011d1e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8011d22:	f84b 3b1c 	str.w	r3, [fp], #28
 8011d26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011d2a:	4680      	mov	r8, r0
 8011d2c:	460c      	mov	r4, r1
 8011d2e:	465e      	mov	r6, fp
 8011d30:	46aa      	mov	sl, r5
 8011d32:	46a9      	mov	r9, r5
 8011d34:	9501      	str	r5, [sp, #4]
 8011d36:	68a2      	ldr	r2, [r4, #8]
 8011d38:	b152      	cbz	r2, 8011d50 <_scanf_float+0x60>
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	781b      	ldrb	r3, [r3, #0]
 8011d3e:	2b4e      	cmp	r3, #78	; 0x4e
 8011d40:	d864      	bhi.n	8011e0c <_scanf_float+0x11c>
 8011d42:	2b40      	cmp	r3, #64	; 0x40
 8011d44:	d83c      	bhi.n	8011dc0 <_scanf_float+0xd0>
 8011d46:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8011d4a:	b2c8      	uxtb	r0, r1
 8011d4c:	280e      	cmp	r0, #14
 8011d4e:	d93a      	bls.n	8011dc6 <_scanf_float+0xd6>
 8011d50:	f1b9 0f00 	cmp.w	r9, #0
 8011d54:	d003      	beq.n	8011d5e <_scanf_float+0x6e>
 8011d56:	6823      	ldr	r3, [r4, #0]
 8011d58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011d5c:	6023      	str	r3, [r4, #0]
 8011d5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011d62:	f1ba 0f01 	cmp.w	sl, #1
 8011d66:	f200 8113 	bhi.w	8011f90 <_scanf_float+0x2a0>
 8011d6a:	455e      	cmp	r6, fp
 8011d6c:	f200 8105 	bhi.w	8011f7a <_scanf_float+0x28a>
 8011d70:	2501      	movs	r5, #1
 8011d72:	4628      	mov	r0, r5
 8011d74:	b007      	add	sp, #28
 8011d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d7a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8011d7e:	2a0d      	cmp	r2, #13
 8011d80:	d8e6      	bhi.n	8011d50 <_scanf_float+0x60>
 8011d82:	a101      	add	r1, pc, #4	; (adr r1, 8011d88 <_scanf_float+0x98>)
 8011d84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011d88:	08011ec7 	.word	0x08011ec7
 8011d8c:	08011d51 	.word	0x08011d51
 8011d90:	08011d51 	.word	0x08011d51
 8011d94:	08011d51 	.word	0x08011d51
 8011d98:	08011f27 	.word	0x08011f27
 8011d9c:	08011eff 	.word	0x08011eff
 8011da0:	08011d51 	.word	0x08011d51
 8011da4:	08011d51 	.word	0x08011d51
 8011da8:	08011ed5 	.word	0x08011ed5
 8011dac:	08011d51 	.word	0x08011d51
 8011db0:	08011d51 	.word	0x08011d51
 8011db4:	08011d51 	.word	0x08011d51
 8011db8:	08011d51 	.word	0x08011d51
 8011dbc:	08011e8d 	.word	0x08011e8d
 8011dc0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8011dc4:	e7db      	b.n	8011d7e <_scanf_float+0x8e>
 8011dc6:	290e      	cmp	r1, #14
 8011dc8:	d8c2      	bhi.n	8011d50 <_scanf_float+0x60>
 8011dca:	a001      	add	r0, pc, #4	; (adr r0, 8011dd0 <_scanf_float+0xe0>)
 8011dcc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011dd0:	08011e7f 	.word	0x08011e7f
 8011dd4:	08011d51 	.word	0x08011d51
 8011dd8:	08011e7f 	.word	0x08011e7f
 8011ddc:	08011f13 	.word	0x08011f13
 8011de0:	08011d51 	.word	0x08011d51
 8011de4:	08011e2d 	.word	0x08011e2d
 8011de8:	08011e69 	.word	0x08011e69
 8011dec:	08011e69 	.word	0x08011e69
 8011df0:	08011e69 	.word	0x08011e69
 8011df4:	08011e69 	.word	0x08011e69
 8011df8:	08011e69 	.word	0x08011e69
 8011dfc:	08011e69 	.word	0x08011e69
 8011e00:	08011e69 	.word	0x08011e69
 8011e04:	08011e69 	.word	0x08011e69
 8011e08:	08011e69 	.word	0x08011e69
 8011e0c:	2b6e      	cmp	r3, #110	; 0x6e
 8011e0e:	d809      	bhi.n	8011e24 <_scanf_float+0x134>
 8011e10:	2b60      	cmp	r3, #96	; 0x60
 8011e12:	d8b2      	bhi.n	8011d7a <_scanf_float+0x8a>
 8011e14:	2b54      	cmp	r3, #84	; 0x54
 8011e16:	d077      	beq.n	8011f08 <_scanf_float+0x218>
 8011e18:	2b59      	cmp	r3, #89	; 0x59
 8011e1a:	d199      	bne.n	8011d50 <_scanf_float+0x60>
 8011e1c:	2d07      	cmp	r5, #7
 8011e1e:	d197      	bne.n	8011d50 <_scanf_float+0x60>
 8011e20:	2508      	movs	r5, #8
 8011e22:	e029      	b.n	8011e78 <_scanf_float+0x188>
 8011e24:	2b74      	cmp	r3, #116	; 0x74
 8011e26:	d06f      	beq.n	8011f08 <_scanf_float+0x218>
 8011e28:	2b79      	cmp	r3, #121	; 0x79
 8011e2a:	e7f6      	b.n	8011e1a <_scanf_float+0x12a>
 8011e2c:	6821      	ldr	r1, [r4, #0]
 8011e2e:	05c8      	lsls	r0, r1, #23
 8011e30:	d51a      	bpl.n	8011e68 <_scanf_float+0x178>
 8011e32:	9b02      	ldr	r3, [sp, #8]
 8011e34:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8011e38:	6021      	str	r1, [r4, #0]
 8011e3a:	f109 0901 	add.w	r9, r9, #1
 8011e3e:	b11b      	cbz	r3, 8011e48 <_scanf_float+0x158>
 8011e40:	3b01      	subs	r3, #1
 8011e42:	3201      	adds	r2, #1
 8011e44:	9302      	str	r3, [sp, #8]
 8011e46:	60a2      	str	r2, [r4, #8]
 8011e48:	68a3      	ldr	r3, [r4, #8]
 8011e4a:	3b01      	subs	r3, #1
 8011e4c:	60a3      	str	r3, [r4, #8]
 8011e4e:	6923      	ldr	r3, [r4, #16]
 8011e50:	3301      	adds	r3, #1
 8011e52:	6123      	str	r3, [r4, #16]
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	3b01      	subs	r3, #1
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	607b      	str	r3, [r7, #4]
 8011e5c:	f340 8084 	ble.w	8011f68 <_scanf_float+0x278>
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	3301      	adds	r3, #1
 8011e64:	603b      	str	r3, [r7, #0]
 8011e66:	e766      	b.n	8011d36 <_scanf_float+0x46>
 8011e68:	eb1a 0f05 	cmn.w	sl, r5
 8011e6c:	f47f af70 	bne.w	8011d50 <_scanf_float+0x60>
 8011e70:	6822      	ldr	r2, [r4, #0]
 8011e72:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011e76:	6022      	str	r2, [r4, #0]
 8011e78:	f806 3b01 	strb.w	r3, [r6], #1
 8011e7c:	e7e4      	b.n	8011e48 <_scanf_float+0x158>
 8011e7e:	6822      	ldr	r2, [r4, #0]
 8011e80:	0610      	lsls	r0, r2, #24
 8011e82:	f57f af65 	bpl.w	8011d50 <_scanf_float+0x60>
 8011e86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011e8a:	e7f4      	b.n	8011e76 <_scanf_float+0x186>
 8011e8c:	f1ba 0f00 	cmp.w	sl, #0
 8011e90:	d10e      	bne.n	8011eb0 <_scanf_float+0x1c0>
 8011e92:	f1b9 0f00 	cmp.w	r9, #0
 8011e96:	d10e      	bne.n	8011eb6 <_scanf_float+0x1c6>
 8011e98:	6822      	ldr	r2, [r4, #0]
 8011e9a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011e9e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011ea2:	d108      	bne.n	8011eb6 <_scanf_float+0x1c6>
 8011ea4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011ea8:	6022      	str	r2, [r4, #0]
 8011eaa:	f04f 0a01 	mov.w	sl, #1
 8011eae:	e7e3      	b.n	8011e78 <_scanf_float+0x188>
 8011eb0:	f1ba 0f02 	cmp.w	sl, #2
 8011eb4:	d055      	beq.n	8011f62 <_scanf_float+0x272>
 8011eb6:	2d01      	cmp	r5, #1
 8011eb8:	d002      	beq.n	8011ec0 <_scanf_float+0x1d0>
 8011eba:	2d04      	cmp	r5, #4
 8011ebc:	f47f af48 	bne.w	8011d50 <_scanf_float+0x60>
 8011ec0:	3501      	adds	r5, #1
 8011ec2:	b2ed      	uxtb	r5, r5
 8011ec4:	e7d8      	b.n	8011e78 <_scanf_float+0x188>
 8011ec6:	f1ba 0f01 	cmp.w	sl, #1
 8011eca:	f47f af41 	bne.w	8011d50 <_scanf_float+0x60>
 8011ece:	f04f 0a02 	mov.w	sl, #2
 8011ed2:	e7d1      	b.n	8011e78 <_scanf_float+0x188>
 8011ed4:	b97d      	cbnz	r5, 8011ef6 <_scanf_float+0x206>
 8011ed6:	f1b9 0f00 	cmp.w	r9, #0
 8011eda:	f47f af3c 	bne.w	8011d56 <_scanf_float+0x66>
 8011ede:	6822      	ldr	r2, [r4, #0]
 8011ee0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011ee4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011ee8:	f47f af39 	bne.w	8011d5e <_scanf_float+0x6e>
 8011eec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011ef0:	6022      	str	r2, [r4, #0]
 8011ef2:	2501      	movs	r5, #1
 8011ef4:	e7c0      	b.n	8011e78 <_scanf_float+0x188>
 8011ef6:	2d03      	cmp	r5, #3
 8011ef8:	d0e2      	beq.n	8011ec0 <_scanf_float+0x1d0>
 8011efa:	2d05      	cmp	r5, #5
 8011efc:	e7de      	b.n	8011ebc <_scanf_float+0x1cc>
 8011efe:	2d02      	cmp	r5, #2
 8011f00:	f47f af26 	bne.w	8011d50 <_scanf_float+0x60>
 8011f04:	2503      	movs	r5, #3
 8011f06:	e7b7      	b.n	8011e78 <_scanf_float+0x188>
 8011f08:	2d06      	cmp	r5, #6
 8011f0a:	f47f af21 	bne.w	8011d50 <_scanf_float+0x60>
 8011f0e:	2507      	movs	r5, #7
 8011f10:	e7b2      	b.n	8011e78 <_scanf_float+0x188>
 8011f12:	6822      	ldr	r2, [r4, #0]
 8011f14:	0591      	lsls	r1, r2, #22
 8011f16:	f57f af1b 	bpl.w	8011d50 <_scanf_float+0x60>
 8011f1a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8011f1e:	6022      	str	r2, [r4, #0]
 8011f20:	f8cd 9004 	str.w	r9, [sp, #4]
 8011f24:	e7a8      	b.n	8011e78 <_scanf_float+0x188>
 8011f26:	6822      	ldr	r2, [r4, #0]
 8011f28:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8011f2c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8011f30:	d006      	beq.n	8011f40 <_scanf_float+0x250>
 8011f32:	0550      	lsls	r0, r2, #21
 8011f34:	f57f af0c 	bpl.w	8011d50 <_scanf_float+0x60>
 8011f38:	f1b9 0f00 	cmp.w	r9, #0
 8011f3c:	f43f af0f 	beq.w	8011d5e <_scanf_float+0x6e>
 8011f40:	0591      	lsls	r1, r2, #22
 8011f42:	bf58      	it	pl
 8011f44:	9901      	ldrpl	r1, [sp, #4]
 8011f46:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011f4a:	bf58      	it	pl
 8011f4c:	eba9 0101 	subpl.w	r1, r9, r1
 8011f50:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8011f54:	bf58      	it	pl
 8011f56:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011f5a:	6022      	str	r2, [r4, #0]
 8011f5c:	f04f 0900 	mov.w	r9, #0
 8011f60:	e78a      	b.n	8011e78 <_scanf_float+0x188>
 8011f62:	f04f 0a03 	mov.w	sl, #3
 8011f66:	e787      	b.n	8011e78 <_scanf_float+0x188>
 8011f68:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011f6c:	4639      	mov	r1, r7
 8011f6e:	4640      	mov	r0, r8
 8011f70:	4798      	blx	r3
 8011f72:	2800      	cmp	r0, #0
 8011f74:	f43f aedf 	beq.w	8011d36 <_scanf_float+0x46>
 8011f78:	e6ea      	b.n	8011d50 <_scanf_float+0x60>
 8011f7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011f7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011f82:	463a      	mov	r2, r7
 8011f84:	4640      	mov	r0, r8
 8011f86:	4798      	blx	r3
 8011f88:	6923      	ldr	r3, [r4, #16]
 8011f8a:	3b01      	subs	r3, #1
 8011f8c:	6123      	str	r3, [r4, #16]
 8011f8e:	e6ec      	b.n	8011d6a <_scanf_float+0x7a>
 8011f90:	1e6b      	subs	r3, r5, #1
 8011f92:	2b06      	cmp	r3, #6
 8011f94:	d825      	bhi.n	8011fe2 <_scanf_float+0x2f2>
 8011f96:	2d02      	cmp	r5, #2
 8011f98:	d836      	bhi.n	8012008 <_scanf_float+0x318>
 8011f9a:	455e      	cmp	r6, fp
 8011f9c:	f67f aee8 	bls.w	8011d70 <_scanf_float+0x80>
 8011fa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011fa4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011fa8:	463a      	mov	r2, r7
 8011faa:	4640      	mov	r0, r8
 8011fac:	4798      	blx	r3
 8011fae:	6923      	ldr	r3, [r4, #16]
 8011fb0:	3b01      	subs	r3, #1
 8011fb2:	6123      	str	r3, [r4, #16]
 8011fb4:	e7f1      	b.n	8011f9a <_scanf_float+0x2aa>
 8011fb6:	9802      	ldr	r0, [sp, #8]
 8011fb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011fbc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8011fc0:	9002      	str	r0, [sp, #8]
 8011fc2:	463a      	mov	r2, r7
 8011fc4:	4640      	mov	r0, r8
 8011fc6:	4798      	blx	r3
 8011fc8:	6923      	ldr	r3, [r4, #16]
 8011fca:	3b01      	subs	r3, #1
 8011fcc:	6123      	str	r3, [r4, #16]
 8011fce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011fd2:	fa5f fa8a 	uxtb.w	sl, sl
 8011fd6:	f1ba 0f02 	cmp.w	sl, #2
 8011fda:	d1ec      	bne.n	8011fb6 <_scanf_float+0x2c6>
 8011fdc:	3d03      	subs	r5, #3
 8011fde:	b2ed      	uxtb	r5, r5
 8011fe0:	1b76      	subs	r6, r6, r5
 8011fe2:	6823      	ldr	r3, [r4, #0]
 8011fe4:	05da      	lsls	r2, r3, #23
 8011fe6:	d52f      	bpl.n	8012048 <_scanf_float+0x358>
 8011fe8:	055b      	lsls	r3, r3, #21
 8011fea:	d510      	bpl.n	801200e <_scanf_float+0x31e>
 8011fec:	455e      	cmp	r6, fp
 8011fee:	f67f aebf 	bls.w	8011d70 <_scanf_float+0x80>
 8011ff2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011ff6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011ffa:	463a      	mov	r2, r7
 8011ffc:	4640      	mov	r0, r8
 8011ffe:	4798      	blx	r3
 8012000:	6923      	ldr	r3, [r4, #16]
 8012002:	3b01      	subs	r3, #1
 8012004:	6123      	str	r3, [r4, #16]
 8012006:	e7f1      	b.n	8011fec <_scanf_float+0x2fc>
 8012008:	46aa      	mov	sl, r5
 801200a:	9602      	str	r6, [sp, #8]
 801200c:	e7df      	b.n	8011fce <_scanf_float+0x2de>
 801200e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012012:	6923      	ldr	r3, [r4, #16]
 8012014:	2965      	cmp	r1, #101	; 0x65
 8012016:	f103 33ff 	add.w	r3, r3, #4294967295
 801201a:	f106 35ff 	add.w	r5, r6, #4294967295
 801201e:	6123      	str	r3, [r4, #16]
 8012020:	d00c      	beq.n	801203c <_scanf_float+0x34c>
 8012022:	2945      	cmp	r1, #69	; 0x45
 8012024:	d00a      	beq.n	801203c <_scanf_float+0x34c>
 8012026:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801202a:	463a      	mov	r2, r7
 801202c:	4640      	mov	r0, r8
 801202e:	4798      	blx	r3
 8012030:	6923      	ldr	r3, [r4, #16]
 8012032:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012036:	3b01      	subs	r3, #1
 8012038:	1eb5      	subs	r5, r6, #2
 801203a:	6123      	str	r3, [r4, #16]
 801203c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012040:	463a      	mov	r2, r7
 8012042:	4640      	mov	r0, r8
 8012044:	4798      	blx	r3
 8012046:	462e      	mov	r6, r5
 8012048:	6825      	ldr	r5, [r4, #0]
 801204a:	f015 0510 	ands.w	r5, r5, #16
 801204e:	d158      	bne.n	8012102 <_scanf_float+0x412>
 8012050:	7035      	strb	r5, [r6, #0]
 8012052:	6823      	ldr	r3, [r4, #0]
 8012054:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801205c:	d11c      	bne.n	8012098 <_scanf_float+0x3a8>
 801205e:	9b01      	ldr	r3, [sp, #4]
 8012060:	454b      	cmp	r3, r9
 8012062:	eba3 0209 	sub.w	r2, r3, r9
 8012066:	d124      	bne.n	80120b2 <_scanf_float+0x3c2>
 8012068:	2200      	movs	r2, #0
 801206a:	4659      	mov	r1, fp
 801206c:	4640      	mov	r0, r8
 801206e:	f001 f875 	bl	801315c <_strtod_r>
 8012072:	9b03      	ldr	r3, [sp, #12]
 8012074:	6821      	ldr	r1, [r4, #0]
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	f011 0f02 	tst.w	r1, #2
 801207c:	ec57 6b10 	vmov	r6, r7, d0
 8012080:	f103 0204 	add.w	r2, r3, #4
 8012084:	d020      	beq.n	80120c8 <_scanf_float+0x3d8>
 8012086:	9903      	ldr	r1, [sp, #12]
 8012088:	600a      	str	r2, [r1, #0]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	e9c3 6700 	strd	r6, r7, [r3]
 8012090:	68e3      	ldr	r3, [r4, #12]
 8012092:	3301      	adds	r3, #1
 8012094:	60e3      	str	r3, [r4, #12]
 8012096:	e66c      	b.n	8011d72 <_scanf_float+0x82>
 8012098:	9b04      	ldr	r3, [sp, #16]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d0e4      	beq.n	8012068 <_scanf_float+0x378>
 801209e:	9905      	ldr	r1, [sp, #20]
 80120a0:	230a      	movs	r3, #10
 80120a2:	462a      	mov	r2, r5
 80120a4:	3101      	adds	r1, #1
 80120a6:	4640      	mov	r0, r8
 80120a8:	f001 f8e2 	bl	8013270 <_strtol_r>
 80120ac:	9b04      	ldr	r3, [sp, #16]
 80120ae:	9e05      	ldr	r6, [sp, #20]
 80120b0:	1ac2      	subs	r2, r0, r3
 80120b2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80120b6:	429e      	cmp	r6, r3
 80120b8:	bf28      	it	cs
 80120ba:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80120be:	4912      	ldr	r1, [pc, #72]	; (8012108 <_scanf_float+0x418>)
 80120c0:	4630      	mov	r0, r6
 80120c2:	f000 f977 	bl	80123b4 <siprintf>
 80120c6:	e7cf      	b.n	8012068 <_scanf_float+0x378>
 80120c8:	f011 0f04 	tst.w	r1, #4
 80120cc:	9903      	ldr	r1, [sp, #12]
 80120ce:	600a      	str	r2, [r1, #0]
 80120d0:	d1db      	bne.n	801208a <_scanf_float+0x39a>
 80120d2:	f8d3 8000 	ldr.w	r8, [r3]
 80120d6:	ee10 2a10 	vmov	r2, s0
 80120da:	ee10 0a10 	vmov	r0, s0
 80120de:	463b      	mov	r3, r7
 80120e0:	4639      	mov	r1, r7
 80120e2:	f7ee fd43 	bl	8000b6c <__aeabi_dcmpun>
 80120e6:	b128      	cbz	r0, 80120f4 <_scanf_float+0x404>
 80120e8:	4808      	ldr	r0, [pc, #32]	; (801210c <_scanf_float+0x41c>)
 80120ea:	f000 f919 	bl	8012320 <nanf>
 80120ee:	ed88 0a00 	vstr	s0, [r8]
 80120f2:	e7cd      	b.n	8012090 <_scanf_float+0x3a0>
 80120f4:	4630      	mov	r0, r6
 80120f6:	4639      	mov	r1, r7
 80120f8:	f7ee fd96 	bl	8000c28 <__aeabi_d2f>
 80120fc:	f8c8 0000 	str.w	r0, [r8]
 8012100:	e7c6      	b.n	8012090 <_scanf_float+0x3a0>
 8012102:	2500      	movs	r5, #0
 8012104:	e635      	b.n	8011d72 <_scanf_float+0x82>
 8012106:	bf00      	nop
 8012108:	0801885e 	.word	0x0801885e
 801210c:	0801892f 	.word	0x0801892f

08012110 <iprintf>:
 8012110:	b40f      	push	{r0, r1, r2, r3}
 8012112:	4b0a      	ldr	r3, [pc, #40]	; (801213c <iprintf+0x2c>)
 8012114:	b513      	push	{r0, r1, r4, lr}
 8012116:	681c      	ldr	r4, [r3, #0]
 8012118:	b124      	cbz	r4, 8012124 <iprintf+0x14>
 801211a:	69a3      	ldr	r3, [r4, #24]
 801211c:	b913      	cbnz	r3, 8012124 <iprintf+0x14>
 801211e:	4620      	mov	r0, r4
 8012120:	f7fe fc30 	bl	8010984 <__sinit>
 8012124:	ab05      	add	r3, sp, #20
 8012126:	9a04      	ldr	r2, [sp, #16]
 8012128:	68a1      	ldr	r1, [r4, #8]
 801212a:	9301      	str	r3, [sp, #4]
 801212c:	4620      	mov	r0, r4
 801212e:	f004 f905 	bl	801633c <_vfiprintf_r>
 8012132:	b002      	add	sp, #8
 8012134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012138:	b004      	add	sp, #16
 801213a:	4770      	bx	lr
 801213c:	20000040 	.word	0x20000040

08012140 <_puts_r>:
 8012140:	b570      	push	{r4, r5, r6, lr}
 8012142:	460e      	mov	r6, r1
 8012144:	4605      	mov	r5, r0
 8012146:	b118      	cbz	r0, 8012150 <_puts_r+0x10>
 8012148:	6983      	ldr	r3, [r0, #24]
 801214a:	b90b      	cbnz	r3, 8012150 <_puts_r+0x10>
 801214c:	f7fe fc1a 	bl	8010984 <__sinit>
 8012150:	69ab      	ldr	r3, [r5, #24]
 8012152:	68ac      	ldr	r4, [r5, #8]
 8012154:	b913      	cbnz	r3, 801215c <_puts_r+0x1c>
 8012156:	4628      	mov	r0, r5
 8012158:	f7fe fc14 	bl	8010984 <__sinit>
 801215c:	4b2c      	ldr	r3, [pc, #176]	; (8012210 <_puts_r+0xd0>)
 801215e:	429c      	cmp	r4, r3
 8012160:	d120      	bne.n	80121a4 <_puts_r+0x64>
 8012162:	686c      	ldr	r4, [r5, #4]
 8012164:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012166:	07db      	lsls	r3, r3, #31
 8012168:	d405      	bmi.n	8012176 <_puts_r+0x36>
 801216a:	89a3      	ldrh	r3, [r4, #12]
 801216c:	0598      	lsls	r0, r3, #22
 801216e:	d402      	bmi.n	8012176 <_puts_r+0x36>
 8012170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012172:	f7fe fde7 	bl	8010d44 <__retarget_lock_acquire_recursive>
 8012176:	89a3      	ldrh	r3, [r4, #12]
 8012178:	0719      	lsls	r1, r3, #28
 801217a:	d51d      	bpl.n	80121b8 <_puts_r+0x78>
 801217c:	6923      	ldr	r3, [r4, #16]
 801217e:	b1db      	cbz	r3, 80121b8 <_puts_r+0x78>
 8012180:	3e01      	subs	r6, #1
 8012182:	68a3      	ldr	r3, [r4, #8]
 8012184:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012188:	3b01      	subs	r3, #1
 801218a:	60a3      	str	r3, [r4, #8]
 801218c:	bb39      	cbnz	r1, 80121de <_puts_r+0x9e>
 801218e:	2b00      	cmp	r3, #0
 8012190:	da38      	bge.n	8012204 <_puts_r+0xc4>
 8012192:	4622      	mov	r2, r4
 8012194:	210a      	movs	r1, #10
 8012196:	4628      	mov	r0, r5
 8012198:	f001 fb2a 	bl	80137f0 <__swbuf_r>
 801219c:	3001      	adds	r0, #1
 801219e:	d011      	beq.n	80121c4 <_puts_r+0x84>
 80121a0:	250a      	movs	r5, #10
 80121a2:	e011      	b.n	80121c8 <_puts_r+0x88>
 80121a4:	4b1b      	ldr	r3, [pc, #108]	; (8012214 <_puts_r+0xd4>)
 80121a6:	429c      	cmp	r4, r3
 80121a8:	d101      	bne.n	80121ae <_puts_r+0x6e>
 80121aa:	68ac      	ldr	r4, [r5, #8]
 80121ac:	e7da      	b.n	8012164 <_puts_r+0x24>
 80121ae:	4b1a      	ldr	r3, [pc, #104]	; (8012218 <_puts_r+0xd8>)
 80121b0:	429c      	cmp	r4, r3
 80121b2:	bf08      	it	eq
 80121b4:	68ec      	ldreq	r4, [r5, #12]
 80121b6:	e7d5      	b.n	8012164 <_puts_r+0x24>
 80121b8:	4621      	mov	r1, r4
 80121ba:	4628      	mov	r0, r5
 80121bc:	f001 fb7c 	bl	80138b8 <__swsetup_r>
 80121c0:	2800      	cmp	r0, #0
 80121c2:	d0dd      	beq.n	8012180 <_puts_r+0x40>
 80121c4:	f04f 35ff 	mov.w	r5, #4294967295
 80121c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80121ca:	07da      	lsls	r2, r3, #31
 80121cc:	d405      	bmi.n	80121da <_puts_r+0x9a>
 80121ce:	89a3      	ldrh	r3, [r4, #12]
 80121d0:	059b      	lsls	r3, r3, #22
 80121d2:	d402      	bmi.n	80121da <_puts_r+0x9a>
 80121d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121d6:	f7fe fdb7 	bl	8010d48 <__retarget_lock_release_recursive>
 80121da:	4628      	mov	r0, r5
 80121dc:	bd70      	pop	{r4, r5, r6, pc}
 80121de:	2b00      	cmp	r3, #0
 80121e0:	da04      	bge.n	80121ec <_puts_r+0xac>
 80121e2:	69a2      	ldr	r2, [r4, #24]
 80121e4:	429a      	cmp	r2, r3
 80121e6:	dc06      	bgt.n	80121f6 <_puts_r+0xb6>
 80121e8:	290a      	cmp	r1, #10
 80121ea:	d004      	beq.n	80121f6 <_puts_r+0xb6>
 80121ec:	6823      	ldr	r3, [r4, #0]
 80121ee:	1c5a      	adds	r2, r3, #1
 80121f0:	6022      	str	r2, [r4, #0]
 80121f2:	7019      	strb	r1, [r3, #0]
 80121f4:	e7c5      	b.n	8012182 <_puts_r+0x42>
 80121f6:	4622      	mov	r2, r4
 80121f8:	4628      	mov	r0, r5
 80121fa:	f001 faf9 	bl	80137f0 <__swbuf_r>
 80121fe:	3001      	adds	r0, #1
 8012200:	d1bf      	bne.n	8012182 <_puts_r+0x42>
 8012202:	e7df      	b.n	80121c4 <_puts_r+0x84>
 8012204:	6823      	ldr	r3, [r4, #0]
 8012206:	250a      	movs	r5, #10
 8012208:	1c5a      	adds	r2, r3, #1
 801220a:	6022      	str	r2, [r4, #0]
 801220c:	701d      	strb	r5, [r3, #0]
 801220e:	e7db      	b.n	80121c8 <_puts_r+0x88>
 8012210:	080186b0 	.word	0x080186b0
 8012214:	080186d0 	.word	0x080186d0
 8012218:	08018690 	.word	0x08018690

0801221c <puts>:
 801221c:	4b02      	ldr	r3, [pc, #8]	; (8012228 <puts+0xc>)
 801221e:	4601      	mov	r1, r0
 8012220:	6818      	ldr	r0, [r3, #0]
 8012222:	f7ff bf8d 	b.w	8012140 <_puts_r>
 8012226:	bf00      	nop
 8012228:	20000040 	.word	0x20000040

0801222c <cleanup_glue>:
 801222c:	b538      	push	{r3, r4, r5, lr}
 801222e:	460c      	mov	r4, r1
 8012230:	6809      	ldr	r1, [r1, #0]
 8012232:	4605      	mov	r5, r0
 8012234:	b109      	cbz	r1, 801223a <cleanup_glue+0xe>
 8012236:	f7ff fff9 	bl	801222c <cleanup_glue>
 801223a:	4621      	mov	r1, r4
 801223c:	4628      	mov	r0, r5
 801223e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012242:	f7ff b841 	b.w	80112c8 <_free_r>
	...

08012248 <_reclaim_reent>:
 8012248:	4b2c      	ldr	r3, [pc, #176]	; (80122fc <_reclaim_reent+0xb4>)
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	4283      	cmp	r3, r0
 801224e:	b570      	push	{r4, r5, r6, lr}
 8012250:	4604      	mov	r4, r0
 8012252:	d051      	beq.n	80122f8 <_reclaim_reent+0xb0>
 8012254:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012256:	b143      	cbz	r3, 801226a <_reclaim_reent+0x22>
 8012258:	68db      	ldr	r3, [r3, #12]
 801225a:	2b00      	cmp	r3, #0
 801225c:	d14a      	bne.n	80122f4 <_reclaim_reent+0xac>
 801225e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012260:	6819      	ldr	r1, [r3, #0]
 8012262:	b111      	cbz	r1, 801226a <_reclaim_reent+0x22>
 8012264:	4620      	mov	r0, r4
 8012266:	f7ff f82f 	bl	80112c8 <_free_r>
 801226a:	6961      	ldr	r1, [r4, #20]
 801226c:	b111      	cbz	r1, 8012274 <_reclaim_reent+0x2c>
 801226e:	4620      	mov	r0, r4
 8012270:	f7ff f82a 	bl	80112c8 <_free_r>
 8012274:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8012276:	b111      	cbz	r1, 801227e <_reclaim_reent+0x36>
 8012278:	4620      	mov	r0, r4
 801227a:	f7ff f825 	bl	80112c8 <_free_r>
 801227e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012280:	b111      	cbz	r1, 8012288 <_reclaim_reent+0x40>
 8012282:	4620      	mov	r0, r4
 8012284:	f7ff f820 	bl	80112c8 <_free_r>
 8012288:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801228a:	b111      	cbz	r1, 8012292 <_reclaim_reent+0x4a>
 801228c:	4620      	mov	r0, r4
 801228e:	f7ff f81b 	bl	80112c8 <_free_r>
 8012292:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8012294:	b111      	cbz	r1, 801229c <_reclaim_reent+0x54>
 8012296:	4620      	mov	r0, r4
 8012298:	f7ff f816 	bl	80112c8 <_free_r>
 801229c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801229e:	b111      	cbz	r1, 80122a6 <_reclaim_reent+0x5e>
 80122a0:	4620      	mov	r0, r4
 80122a2:	f7ff f811 	bl	80112c8 <_free_r>
 80122a6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80122a8:	b111      	cbz	r1, 80122b0 <_reclaim_reent+0x68>
 80122aa:	4620      	mov	r0, r4
 80122ac:	f7ff f80c 	bl	80112c8 <_free_r>
 80122b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80122b2:	b111      	cbz	r1, 80122ba <_reclaim_reent+0x72>
 80122b4:	4620      	mov	r0, r4
 80122b6:	f7ff f807 	bl	80112c8 <_free_r>
 80122ba:	69a3      	ldr	r3, [r4, #24]
 80122bc:	b1e3      	cbz	r3, 80122f8 <_reclaim_reent+0xb0>
 80122be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80122c0:	4620      	mov	r0, r4
 80122c2:	4798      	blx	r3
 80122c4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80122c6:	b1b9      	cbz	r1, 80122f8 <_reclaim_reent+0xb0>
 80122c8:	4620      	mov	r0, r4
 80122ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80122ce:	f7ff bfad 	b.w	801222c <cleanup_glue>
 80122d2:	5949      	ldr	r1, [r1, r5]
 80122d4:	b941      	cbnz	r1, 80122e8 <_reclaim_reent+0xa0>
 80122d6:	3504      	adds	r5, #4
 80122d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80122da:	2d80      	cmp	r5, #128	; 0x80
 80122dc:	68d9      	ldr	r1, [r3, #12]
 80122de:	d1f8      	bne.n	80122d2 <_reclaim_reent+0x8a>
 80122e0:	4620      	mov	r0, r4
 80122e2:	f7fe fff1 	bl	80112c8 <_free_r>
 80122e6:	e7ba      	b.n	801225e <_reclaim_reent+0x16>
 80122e8:	680e      	ldr	r6, [r1, #0]
 80122ea:	4620      	mov	r0, r4
 80122ec:	f7fe ffec 	bl	80112c8 <_free_r>
 80122f0:	4631      	mov	r1, r6
 80122f2:	e7ef      	b.n	80122d4 <_reclaim_reent+0x8c>
 80122f4:	2500      	movs	r5, #0
 80122f6:	e7ef      	b.n	80122d8 <_reclaim_reent+0x90>
 80122f8:	bd70      	pop	{r4, r5, r6, pc}
 80122fa:	bf00      	nop
 80122fc:	20000040 	.word	0x20000040

08012300 <_sbrk_r>:
 8012300:	b538      	push	{r3, r4, r5, lr}
 8012302:	4d06      	ldr	r5, [pc, #24]	; (801231c <_sbrk_r+0x1c>)
 8012304:	2300      	movs	r3, #0
 8012306:	4604      	mov	r4, r0
 8012308:	4608      	mov	r0, r1
 801230a:	602b      	str	r3, [r5, #0]
 801230c:	f7f0 ff3c 	bl	8003188 <_sbrk>
 8012310:	1c43      	adds	r3, r0, #1
 8012312:	d102      	bne.n	801231a <_sbrk_r+0x1a>
 8012314:	682b      	ldr	r3, [r5, #0]
 8012316:	b103      	cbz	r3, 801231a <_sbrk_r+0x1a>
 8012318:	6023      	str	r3, [r4, #0]
 801231a:	bd38      	pop	{r3, r4, r5, pc}
 801231c:	2000573c 	.word	0x2000573c

08012320 <nanf>:
 8012320:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012328 <nanf+0x8>
 8012324:	4770      	bx	lr
 8012326:	bf00      	nop
 8012328:	7fc00000 	.word	0x7fc00000

0801232c <_raise_r>:
 801232c:	291f      	cmp	r1, #31
 801232e:	b538      	push	{r3, r4, r5, lr}
 8012330:	4604      	mov	r4, r0
 8012332:	460d      	mov	r5, r1
 8012334:	d904      	bls.n	8012340 <_raise_r+0x14>
 8012336:	2316      	movs	r3, #22
 8012338:	6003      	str	r3, [r0, #0]
 801233a:	f04f 30ff 	mov.w	r0, #4294967295
 801233e:	bd38      	pop	{r3, r4, r5, pc}
 8012340:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012342:	b112      	cbz	r2, 801234a <_raise_r+0x1e>
 8012344:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012348:	b94b      	cbnz	r3, 801235e <_raise_r+0x32>
 801234a:	4620      	mov	r0, r4
 801234c:	f000 f830 	bl	80123b0 <_getpid_r>
 8012350:	462a      	mov	r2, r5
 8012352:	4601      	mov	r1, r0
 8012354:	4620      	mov	r0, r4
 8012356:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801235a:	f000 b817 	b.w	801238c <_kill_r>
 801235e:	2b01      	cmp	r3, #1
 8012360:	d00a      	beq.n	8012378 <_raise_r+0x4c>
 8012362:	1c59      	adds	r1, r3, #1
 8012364:	d103      	bne.n	801236e <_raise_r+0x42>
 8012366:	2316      	movs	r3, #22
 8012368:	6003      	str	r3, [r0, #0]
 801236a:	2001      	movs	r0, #1
 801236c:	e7e7      	b.n	801233e <_raise_r+0x12>
 801236e:	2400      	movs	r4, #0
 8012370:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012374:	4628      	mov	r0, r5
 8012376:	4798      	blx	r3
 8012378:	2000      	movs	r0, #0
 801237a:	e7e0      	b.n	801233e <_raise_r+0x12>

0801237c <raise>:
 801237c:	4b02      	ldr	r3, [pc, #8]	; (8012388 <raise+0xc>)
 801237e:	4601      	mov	r1, r0
 8012380:	6818      	ldr	r0, [r3, #0]
 8012382:	f7ff bfd3 	b.w	801232c <_raise_r>
 8012386:	bf00      	nop
 8012388:	20000040 	.word	0x20000040

0801238c <_kill_r>:
 801238c:	b538      	push	{r3, r4, r5, lr}
 801238e:	4d07      	ldr	r5, [pc, #28]	; (80123ac <_kill_r+0x20>)
 8012390:	2300      	movs	r3, #0
 8012392:	4604      	mov	r4, r0
 8012394:	4608      	mov	r0, r1
 8012396:	4611      	mov	r1, r2
 8012398:	602b      	str	r3, [r5, #0]
 801239a:	f7f0 fe6d 	bl	8003078 <_kill>
 801239e:	1c43      	adds	r3, r0, #1
 80123a0:	d102      	bne.n	80123a8 <_kill_r+0x1c>
 80123a2:	682b      	ldr	r3, [r5, #0]
 80123a4:	b103      	cbz	r3, 80123a8 <_kill_r+0x1c>
 80123a6:	6023      	str	r3, [r4, #0]
 80123a8:	bd38      	pop	{r3, r4, r5, pc}
 80123aa:	bf00      	nop
 80123ac:	2000573c 	.word	0x2000573c

080123b0 <_getpid_r>:
 80123b0:	f7f0 be5a 	b.w	8003068 <_getpid>

080123b4 <siprintf>:
 80123b4:	b40e      	push	{r1, r2, r3}
 80123b6:	b500      	push	{lr}
 80123b8:	b09c      	sub	sp, #112	; 0x70
 80123ba:	ab1d      	add	r3, sp, #116	; 0x74
 80123bc:	9002      	str	r0, [sp, #8]
 80123be:	9006      	str	r0, [sp, #24]
 80123c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80123c4:	4809      	ldr	r0, [pc, #36]	; (80123ec <siprintf+0x38>)
 80123c6:	9107      	str	r1, [sp, #28]
 80123c8:	9104      	str	r1, [sp, #16]
 80123ca:	4909      	ldr	r1, [pc, #36]	; (80123f0 <siprintf+0x3c>)
 80123cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80123d0:	9105      	str	r1, [sp, #20]
 80123d2:	6800      	ldr	r0, [r0, #0]
 80123d4:	9301      	str	r3, [sp, #4]
 80123d6:	a902      	add	r1, sp, #8
 80123d8:	f003 fcb4 	bl	8015d44 <_svfiprintf_r>
 80123dc:	9b02      	ldr	r3, [sp, #8]
 80123de:	2200      	movs	r2, #0
 80123e0:	701a      	strb	r2, [r3, #0]
 80123e2:	b01c      	add	sp, #112	; 0x70
 80123e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80123e8:	b003      	add	sp, #12
 80123ea:	4770      	bx	lr
 80123ec:	20000040 	.word	0x20000040
 80123f0:	ffff0208 	.word	0xffff0208

080123f4 <siscanf>:
 80123f4:	b40e      	push	{r1, r2, r3}
 80123f6:	b510      	push	{r4, lr}
 80123f8:	b09f      	sub	sp, #124	; 0x7c
 80123fa:	ac21      	add	r4, sp, #132	; 0x84
 80123fc:	f44f 7101 	mov.w	r1, #516	; 0x204
 8012400:	f854 2b04 	ldr.w	r2, [r4], #4
 8012404:	9201      	str	r2, [sp, #4]
 8012406:	f8ad 101c 	strh.w	r1, [sp, #28]
 801240a:	9004      	str	r0, [sp, #16]
 801240c:	9008      	str	r0, [sp, #32]
 801240e:	f7ed fef9 	bl	8000204 <strlen>
 8012412:	4b0c      	ldr	r3, [pc, #48]	; (8012444 <siscanf+0x50>)
 8012414:	9005      	str	r0, [sp, #20]
 8012416:	9009      	str	r0, [sp, #36]	; 0x24
 8012418:	930d      	str	r3, [sp, #52]	; 0x34
 801241a:	480b      	ldr	r0, [pc, #44]	; (8012448 <siscanf+0x54>)
 801241c:	9a01      	ldr	r2, [sp, #4]
 801241e:	6800      	ldr	r0, [r0, #0]
 8012420:	9403      	str	r4, [sp, #12]
 8012422:	2300      	movs	r3, #0
 8012424:	9311      	str	r3, [sp, #68]	; 0x44
 8012426:	9316      	str	r3, [sp, #88]	; 0x58
 8012428:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801242c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8012430:	a904      	add	r1, sp, #16
 8012432:	4623      	mov	r3, r4
 8012434:	f003 fde0 	bl	8015ff8 <__ssvfiscanf_r>
 8012438:	b01f      	add	sp, #124	; 0x7c
 801243a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801243e:	b003      	add	sp, #12
 8012440:	4770      	bx	lr
 8012442:	bf00      	nop
 8012444:	0801246f 	.word	0x0801246f
 8012448:	20000040 	.word	0x20000040

0801244c <__sread>:
 801244c:	b510      	push	{r4, lr}
 801244e:	460c      	mov	r4, r1
 8012450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012454:	f004 f9ee 	bl	8016834 <_read_r>
 8012458:	2800      	cmp	r0, #0
 801245a:	bfab      	itete	ge
 801245c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801245e:	89a3      	ldrhlt	r3, [r4, #12]
 8012460:	181b      	addge	r3, r3, r0
 8012462:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012466:	bfac      	ite	ge
 8012468:	6563      	strge	r3, [r4, #84]	; 0x54
 801246a:	81a3      	strhlt	r3, [r4, #12]
 801246c:	bd10      	pop	{r4, pc}

0801246e <__seofread>:
 801246e:	2000      	movs	r0, #0
 8012470:	4770      	bx	lr

08012472 <__swrite>:
 8012472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012476:	461f      	mov	r7, r3
 8012478:	898b      	ldrh	r3, [r1, #12]
 801247a:	05db      	lsls	r3, r3, #23
 801247c:	4605      	mov	r5, r0
 801247e:	460c      	mov	r4, r1
 8012480:	4616      	mov	r6, r2
 8012482:	d505      	bpl.n	8012490 <__swrite+0x1e>
 8012484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012488:	2302      	movs	r3, #2
 801248a:	2200      	movs	r2, #0
 801248c:	f002 fe7a 	bl	8015184 <_lseek_r>
 8012490:	89a3      	ldrh	r3, [r4, #12]
 8012492:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012496:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801249a:	81a3      	strh	r3, [r4, #12]
 801249c:	4632      	mov	r2, r6
 801249e:	463b      	mov	r3, r7
 80124a0:	4628      	mov	r0, r5
 80124a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80124a6:	f001 b9f5 	b.w	8013894 <_write_r>

080124aa <__sseek>:
 80124aa:	b510      	push	{r4, lr}
 80124ac:	460c      	mov	r4, r1
 80124ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124b2:	f002 fe67 	bl	8015184 <_lseek_r>
 80124b6:	1c43      	adds	r3, r0, #1
 80124b8:	89a3      	ldrh	r3, [r4, #12]
 80124ba:	bf15      	itete	ne
 80124bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80124be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80124c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80124c6:	81a3      	strheq	r3, [r4, #12]
 80124c8:	bf18      	it	ne
 80124ca:	81a3      	strhne	r3, [r4, #12]
 80124cc:	bd10      	pop	{r4, pc}

080124ce <__sclose>:
 80124ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80124d2:	f001 ba7d 	b.w	80139d0 <_close_r>

080124d6 <strcpy>:
 80124d6:	4603      	mov	r3, r0
 80124d8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80124dc:	f803 2b01 	strb.w	r2, [r3], #1
 80124e0:	2a00      	cmp	r2, #0
 80124e2:	d1f9      	bne.n	80124d8 <strcpy+0x2>
 80124e4:	4770      	bx	lr

080124e6 <strncmp>:
 80124e6:	b510      	push	{r4, lr}
 80124e8:	b16a      	cbz	r2, 8012506 <strncmp+0x20>
 80124ea:	3901      	subs	r1, #1
 80124ec:	1884      	adds	r4, r0, r2
 80124ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80124f2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80124f6:	4293      	cmp	r3, r2
 80124f8:	d103      	bne.n	8012502 <strncmp+0x1c>
 80124fa:	42a0      	cmp	r0, r4
 80124fc:	d001      	beq.n	8012502 <strncmp+0x1c>
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d1f5      	bne.n	80124ee <strncmp+0x8>
 8012502:	1a98      	subs	r0, r3, r2
 8012504:	bd10      	pop	{r4, pc}
 8012506:	4610      	mov	r0, r2
 8012508:	e7fc      	b.n	8012504 <strncmp+0x1e>

0801250a <sulp>:
 801250a:	b570      	push	{r4, r5, r6, lr}
 801250c:	4604      	mov	r4, r0
 801250e:	460d      	mov	r5, r1
 8012510:	ec45 4b10 	vmov	d0, r4, r5
 8012514:	4616      	mov	r6, r2
 8012516:	f003 fa35 	bl	8015984 <__ulp>
 801251a:	ec51 0b10 	vmov	r0, r1, d0
 801251e:	b17e      	cbz	r6, 8012540 <sulp+0x36>
 8012520:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012524:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012528:	2b00      	cmp	r3, #0
 801252a:	dd09      	ble.n	8012540 <sulp+0x36>
 801252c:	051b      	lsls	r3, r3, #20
 801252e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012532:	2400      	movs	r4, #0
 8012534:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012538:	4622      	mov	r2, r4
 801253a:	462b      	mov	r3, r5
 801253c:	f7ee f87c 	bl	8000638 <__aeabi_dmul>
 8012540:	bd70      	pop	{r4, r5, r6, pc}
 8012542:	0000      	movs	r0, r0
 8012544:	0000      	movs	r0, r0
	...

08012548 <_strtod_l>:
 8012548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801254c:	b0a3      	sub	sp, #140	; 0x8c
 801254e:	461f      	mov	r7, r3
 8012550:	2300      	movs	r3, #0
 8012552:	931e      	str	r3, [sp, #120]	; 0x78
 8012554:	4ba4      	ldr	r3, [pc, #656]	; (80127e8 <_strtod_l+0x2a0>)
 8012556:	9219      	str	r2, [sp, #100]	; 0x64
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	9307      	str	r3, [sp, #28]
 801255c:	4604      	mov	r4, r0
 801255e:	4618      	mov	r0, r3
 8012560:	4688      	mov	r8, r1
 8012562:	f7ed fe4f 	bl	8000204 <strlen>
 8012566:	f04f 0a00 	mov.w	sl, #0
 801256a:	4605      	mov	r5, r0
 801256c:	f04f 0b00 	mov.w	fp, #0
 8012570:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8012574:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012576:	781a      	ldrb	r2, [r3, #0]
 8012578:	2a2b      	cmp	r2, #43	; 0x2b
 801257a:	d04c      	beq.n	8012616 <_strtod_l+0xce>
 801257c:	d839      	bhi.n	80125f2 <_strtod_l+0xaa>
 801257e:	2a0d      	cmp	r2, #13
 8012580:	d832      	bhi.n	80125e8 <_strtod_l+0xa0>
 8012582:	2a08      	cmp	r2, #8
 8012584:	d832      	bhi.n	80125ec <_strtod_l+0xa4>
 8012586:	2a00      	cmp	r2, #0
 8012588:	d03c      	beq.n	8012604 <_strtod_l+0xbc>
 801258a:	2300      	movs	r3, #0
 801258c:	930e      	str	r3, [sp, #56]	; 0x38
 801258e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8012590:	7833      	ldrb	r3, [r6, #0]
 8012592:	2b30      	cmp	r3, #48	; 0x30
 8012594:	f040 80b4 	bne.w	8012700 <_strtod_l+0x1b8>
 8012598:	7873      	ldrb	r3, [r6, #1]
 801259a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801259e:	2b58      	cmp	r3, #88	; 0x58
 80125a0:	d16c      	bne.n	801267c <_strtod_l+0x134>
 80125a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80125a4:	9301      	str	r3, [sp, #4]
 80125a6:	ab1e      	add	r3, sp, #120	; 0x78
 80125a8:	9702      	str	r7, [sp, #8]
 80125aa:	9300      	str	r3, [sp, #0]
 80125ac:	4a8f      	ldr	r2, [pc, #572]	; (80127ec <_strtod_l+0x2a4>)
 80125ae:	ab1f      	add	r3, sp, #124	; 0x7c
 80125b0:	a91d      	add	r1, sp, #116	; 0x74
 80125b2:	4620      	mov	r0, r4
 80125b4:	f002 f9e4 	bl	8014980 <__gethex>
 80125b8:	f010 0707 	ands.w	r7, r0, #7
 80125bc:	4605      	mov	r5, r0
 80125be:	d005      	beq.n	80125cc <_strtod_l+0x84>
 80125c0:	2f06      	cmp	r7, #6
 80125c2:	d12a      	bne.n	801261a <_strtod_l+0xd2>
 80125c4:	3601      	adds	r6, #1
 80125c6:	2300      	movs	r3, #0
 80125c8:	961d      	str	r6, [sp, #116]	; 0x74
 80125ca:	930e      	str	r3, [sp, #56]	; 0x38
 80125cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	f040 8596 	bne.w	8013100 <_strtod_l+0xbb8>
 80125d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80125d6:	b1db      	cbz	r3, 8012610 <_strtod_l+0xc8>
 80125d8:	4652      	mov	r2, sl
 80125da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80125de:	ec43 2b10 	vmov	d0, r2, r3
 80125e2:	b023      	add	sp, #140	; 0x8c
 80125e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125e8:	2a20      	cmp	r2, #32
 80125ea:	d1ce      	bne.n	801258a <_strtod_l+0x42>
 80125ec:	3301      	adds	r3, #1
 80125ee:	931d      	str	r3, [sp, #116]	; 0x74
 80125f0:	e7c0      	b.n	8012574 <_strtod_l+0x2c>
 80125f2:	2a2d      	cmp	r2, #45	; 0x2d
 80125f4:	d1c9      	bne.n	801258a <_strtod_l+0x42>
 80125f6:	2201      	movs	r2, #1
 80125f8:	920e      	str	r2, [sp, #56]	; 0x38
 80125fa:	1c5a      	adds	r2, r3, #1
 80125fc:	921d      	str	r2, [sp, #116]	; 0x74
 80125fe:	785b      	ldrb	r3, [r3, #1]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d1c4      	bne.n	801258e <_strtod_l+0x46>
 8012604:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012606:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801260a:	2b00      	cmp	r3, #0
 801260c:	f040 8576 	bne.w	80130fc <_strtod_l+0xbb4>
 8012610:	4652      	mov	r2, sl
 8012612:	465b      	mov	r3, fp
 8012614:	e7e3      	b.n	80125de <_strtod_l+0x96>
 8012616:	2200      	movs	r2, #0
 8012618:	e7ee      	b.n	80125f8 <_strtod_l+0xb0>
 801261a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801261c:	b13a      	cbz	r2, 801262e <_strtod_l+0xe6>
 801261e:	2135      	movs	r1, #53	; 0x35
 8012620:	a820      	add	r0, sp, #128	; 0x80
 8012622:	f003 faba 	bl	8015b9a <__copybits>
 8012626:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012628:	4620      	mov	r0, r4
 801262a:	f002 fe7f 	bl	801532c <_Bfree>
 801262e:	3f01      	subs	r7, #1
 8012630:	2f05      	cmp	r7, #5
 8012632:	d807      	bhi.n	8012644 <_strtod_l+0xfc>
 8012634:	e8df f007 	tbb	[pc, r7]
 8012638:	1d180b0e 	.word	0x1d180b0e
 801263c:	030e      	.short	0x030e
 801263e:	f04f 0b00 	mov.w	fp, #0
 8012642:	46da      	mov	sl, fp
 8012644:	0728      	lsls	r0, r5, #28
 8012646:	d5c1      	bpl.n	80125cc <_strtod_l+0x84>
 8012648:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801264c:	e7be      	b.n	80125cc <_strtod_l+0x84>
 801264e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8012652:	e7f7      	b.n	8012644 <_strtod_l+0xfc>
 8012654:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8012658:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801265a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801265e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012662:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012666:	e7ed      	b.n	8012644 <_strtod_l+0xfc>
 8012668:	f8df b184 	ldr.w	fp, [pc, #388]	; 80127f0 <_strtod_l+0x2a8>
 801266c:	f04f 0a00 	mov.w	sl, #0
 8012670:	e7e8      	b.n	8012644 <_strtod_l+0xfc>
 8012672:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8012676:	f04f 3aff 	mov.w	sl, #4294967295
 801267a:	e7e3      	b.n	8012644 <_strtod_l+0xfc>
 801267c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801267e:	1c5a      	adds	r2, r3, #1
 8012680:	921d      	str	r2, [sp, #116]	; 0x74
 8012682:	785b      	ldrb	r3, [r3, #1]
 8012684:	2b30      	cmp	r3, #48	; 0x30
 8012686:	d0f9      	beq.n	801267c <_strtod_l+0x134>
 8012688:	2b00      	cmp	r3, #0
 801268a:	d09f      	beq.n	80125cc <_strtod_l+0x84>
 801268c:	2301      	movs	r3, #1
 801268e:	f04f 0900 	mov.w	r9, #0
 8012692:	9304      	str	r3, [sp, #16]
 8012694:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012696:	930a      	str	r3, [sp, #40]	; 0x28
 8012698:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801269c:	464f      	mov	r7, r9
 801269e:	220a      	movs	r2, #10
 80126a0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80126a2:	7806      	ldrb	r6, [r0, #0]
 80126a4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80126a8:	b2d9      	uxtb	r1, r3
 80126aa:	2909      	cmp	r1, #9
 80126ac:	d92a      	bls.n	8012704 <_strtod_l+0x1bc>
 80126ae:	9907      	ldr	r1, [sp, #28]
 80126b0:	462a      	mov	r2, r5
 80126b2:	f7ff ff18 	bl	80124e6 <strncmp>
 80126b6:	b398      	cbz	r0, 8012720 <_strtod_l+0x1d8>
 80126b8:	2000      	movs	r0, #0
 80126ba:	4633      	mov	r3, r6
 80126bc:	463d      	mov	r5, r7
 80126be:	9007      	str	r0, [sp, #28]
 80126c0:	4602      	mov	r2, r0
 80126c2:	2b65      	cmp	r3, #101	; 0x65
 80126c4:	d001      	beq.n	80126ca <_strtod_l+0x182>
 80126c6:	2b45      	cmp	r3, #69	; 0x45
 80126c8:	d118      	bne.n	80126fc <_strtod_l+0x1b4>
 80126ca:	b91d      	cbnz	r5, 80126d4 <_strtod_l+0x18c>
 80126cc:	9b04      	ldr	r3, [sp, #16]
 80126ce:	4303      	orrs	r3, r0
 80126d0:	d098      	beq.n	8012604 <_strtod_l+0xbc>
 80126d2:	2500      	movs	r5, #0
 80126d4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80126d8:	f108 0301 	add.w	r3, r8, #1
 80126dc:	931d      	str	r3, [sp, #116]	; 0x74
 80126de:	f898 3001 	ldrb.w	r3, [r8, #1]
 80126e2:	2b2b      	cmp	r3, #43	; 0x2b
 80126e4:	d075      	beq.n	80127d2 <_strtod_l+0x28a>
 80126e6:	2b2d      	cmp	r3, #45	; 0x2d
 80126e8:	d07b      	beq.n	80127e2 <_strtod_l+0x29a>
 80126ea:	f04f 0c00 	mov.w	ip, #0
 80126ee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80126f2:	2909      	cmp	r1, #9
 80126f4:	f240 8082 	bls.w	80127fc <_strtod_l+0x2b4>
 80126f8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80126fc:	2600      	movs	r6, #0
 80126fe:	e09d      	b.n	801283c <_strtod_l+0x2f4>
 8012700:	2300      	movs	r3, #0
 8012702:	e7c4      	b.n	801268e <_strtod_l+0x146>
 8012704:	2f08      	cmp	r7, #8
 8012706:	bfd8      	it	le
 8012708:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801270a:	f100 0001 	add.w	r0, r0, #1
 801270e:	bfda      	itte	le
 8012710:	fb02 3301 	mlale	r3, r2, r1, r3
 8012714:	9309      	strle	r3, [sp, #36]	; 0x24
 8012716:	fb02 3909 	mlagt	r9, r2, r9, r3
 801271a:	3701      	adds	r7, #1
 801271c:	901d      	str	r0, [sp, #116]	; 0x74
 801271e:	e7bf      	b.n	80126a0 <_strtod_l+0x158>
 8012720:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012722:	195a      	adds	r2, r3, r5
 8012724:	921d      	str	r2, [sp, #116]	; 0x74
 8012726:	5d5b      	ldrb	r3, [r3, r5]
 8012728:	2f00      	cmp	r7, #0
 801272a:	d037      	beq.n	801279c <_strtod_l+0x254>
 801272c:	9007      	str	r0, [sp, #28]
 801272e:	463d      	mov	r5, r7
 8012730:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8012734:	2a09      	cmp	r2, #9
 8012736:	d912      	bls.n	801275e <_strtod_l+0x216>
 8012738:	2201      	movs	r2, #1
 801273a:	e7c2      	b.n	80126c2 <_strtod_l+0x17a>
 801273c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801273e:	1c5a      	adds	r2, r3, #1
 8012740:	921d      	str	r2, [sp, #116]	; 0x74
 8012742:	785b      	ldrb	r3, [r3, #1]
 8012744:	3001      	adds	r0, #1
 8012746:	2b30      	cmp	r3, #48	; 0x30
 8012748:	d0f8      	beq.n	801273c <_strtod_l+0x1f4>
 801274a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801274e:	2a08      	cmp	r2, #8
 8012750:	f200 84db 	bhi.w	801310a <_strtod_l+0xbc2>
 8012754:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012756:	9007      	str	r0, [sp, #28]
 8012758:	2000      	movs	r0, #0
 801275a:	920a      	str	r2, [sp, #40]	; 0x28
 801275c:	4605      	mov	r5, r0
 801275e:	3b30      	subs	r3, #48	; 0x30
 8012760:	f100 0201 	add.w	r2, r0, #1
 8012764:	d014      	beq.n	8012790 <_strtod_l+0x248>
 8012766:	9907      	ldr	r1, [sp, #28]
 8012768:	4411      	add	r1, r2
 801276a:	9107      	str	r1, [sp, #28]
 801276c:	462a      	mov	r2, r5
 801276e:	eb00 0e05 	add.w	lr, r0, r5
 8012772:	210a      	movs	r1, #10
 8012774:	4572      	cmp	r2, lr
 8012776:	d113      	bne.n	80127a0 <_strtod_l+0x258>
 8012778:	182a      	adds	r2, r5, r0
 801277a:	2a08      	cmp	r2, #8
 801277c:	f105 0501 	add.w	r5, r5, #1
 8012780:	4405      	add	r5, r0
 8012782:	dc1c      	bgt.n	80127be <_strtod_l+0x276>
 8012784:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012786:	220a      	movs	r2, #10
 8012788:	fb02 3301 	mla	r3, r2, r1, r3
 801278c:	9309      	str	r3, [sp, #36]	; 0x24
 801278e:	2200      	movs	r2, #0
 8012790:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012792:	1c59      	adds	r1, r3, #1
 8012794:	911d      	str	r1, [sp, #116]	; 0x74
 8012796:	785b      	ldrb	r3, [r3, #1]
 8012798:	4610      	mov	r0, r2
 801279a:	e7c9      	b.n	8012730 <_strtod_l+0x1e8>
 801279c:	4638      	mov	r0, r7
 801279e:	e7d2      	b.n	8012746 <_strtod_l+0x1fe>
 80127a0:	2a08      	cmp	r2, #8
 80127a2:	dc04      	bgt.n	80127ae <_strtod_l+0x266>
 80127a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80127a6:	434e      	muls	r6, r1
 80127a8:	9609      	str	r6, [sp, #36]	; 0x24
 80127aa:	3201      	adds	r2, #1
 80127ac:	e7e2      	b.n	8012774 <_strtod_l+0x22c>
 80127ae:	f102 0c01 	add.w	ip, r2, #1
 80127b2:	f1bc 0f10 	cmp.w	ip, #16
 80127b6:	bfd8      	it	le
 80127b8:	fb01 f909 	mulle.w	r9, r1, r9
 80127bc:	e7f5      	b.n	80127aa <_strtod_l+0x262>
 80127be:	2d10      	cmp	r5, #16
 80127c0:	bfdc      	itt	le
 80127c2:	220a      	movle	r2, #10
 80127c4:	fb02 3909 	mlale	r9, r2, r9, r3
 80127c8:	e7e1      	b.n	801278e <_strtod_l+0x246>
 80127ca:	2300      	movs	r3, #0
 80127cc:	9307      	str	r3, [sp, #28]
 80127ce:	2201      	movs	r2, #1
 80127d0:	e77c      	b.n	80126cc <_strtod_l+0x184>
 80127d2:	f04f 0c00 	mov.w	ip, #0
 80127d6:	f108 0302 	add.w	r3, r8, #2
 80127da:	931d      	str	r3, [sp, #116]	; 0x74
 80127dc:	f898 3002 	ldrb.w	r3, [r8, #2]
 80127e0:	e785      	b.n	80126ee <_strtod_l+0x1a6>
 80127e2:	f04f 0c01 	mov.w	ip, #1
 80127e6:	e7f6      	b.n	80127d6 <_strtod_l+0x28e>
 80127e8:	08018b18 	.word	0x08018b18
 80127ec:	08018864 	.word	0x08018864
 80127f0:	7ff00000 	.word	0x7ff00000
 80127f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80127f6:	1c59      	adds	r1, r3, #1
 80127f8:	911d      	str	r1, [sp, #116]	; 0x74
 80127fa:	785b      	ldrb	r3, [r3, #1]
 80127fc:	2b30      	cmp	r3, #48	; 0x30
 80127fe:	d0f9      	beq.n	80127f4 <_strtod_l+0x2ac>
 8012800:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8012804:	2908      	cmp	r1, #8
 8012806:	f63f af79 	bhi.w	80126fc <_strtod_l+0x1b4>
 801280a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801280e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012810:	9308      	str	r3, [sp, #32]
 8012812:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012814:	1c59      	adds	r1, r3, #1
 8012816:	911d      	str	r1, [sp, #116]	; 0x74
 8012818:	785b      	ldrb	r3, [r3, #1]
 801281a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801281e:	2e09      	cmp	r6, #9
 8012820:	d937      	bls.n	8012892 <_strtod_l+0x34a>
 8012822:	9e08      	ldr	r6, [sp, #32]
 8012824:	1b89      	subs	r1, r1, r6
 8012826:	2908      	cmp	r1, #8
 8012828:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801282c:	dc02      	bgt.n	8012834 <_strtod_l+0x2ec>
 801282e:	4576      	cmp	r6, lr
 8012830:	bfa8      	it	ge
 8012832:	4676      	movge	r6, lr
 8012834:	f1bc 0f00 	cmp.w	ip, #0
 8012838:	d000      	beq.n	801283c <_strtod_l+0x2f4>
 801283a:	4276      	negs	r6, r6
 801283c:	2d00      	cmp	r5, #0
 801283e:	d14f      	bne.n	80128e0 <_strtod_l+0x398>
 8012840:	9904      	ldr	r1, [sp, #16]
 8012842:	4301      	orrs	r1, r0
 8012844:	f47f aec2 	bne.w	80125cc <_strtod_l+0x84>
 8012848:	2a00      	cmp	r2, #0
 801284a:	f47f aedb 	bne.w	8012604 <_strtod_l+0xbc>
 801284e:	2b69      	cmp	r3, #105	; 0x69
 8012850:	d027      	beq.n	80128a2 <_strtod_l+0x35a>
 8012852:	dc24      	bgt.n	801289e <_strtod_l+0x356>
 8012854:	2b49      	cmp	r3, #73	; 0x49
 8012856:	d024      	beq.n	80128a2 <_strtod_l+0x35a>
 8012858:	2b4e      	cmp	r3, #78	; 0x4e
 801285a:	f47f aed3 	bne.w	8012604 <_strtod_l+0xbc>
 801285e:	499e      	ldr	r1, [pc, #632]	; (8012ad8 <_strtod_l+0x590>)
 8012860:	a81d      	add	r0, sp, #116	; 0x74
 8012862:	f002 fae5 	bl	8014e30 <__match>
 8012866:	2800      	cmp	r0, #0
 8012868:	f43f aecc 	beq.w	8012604 <_strtod_l+0xbc>
 801286c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801286e:	781b      	ldrb	r3, [r3, #0]
 8012870:	2b28      	cmp	r3, #40	; 0x28
 8012872:	d12d      	bne.n	80128d0 <_strtod_l+0x388>
 8012874:	4999      	ldr	r1, [pc, #612]	; (8012adc <_strtod_l+0x594>)
 8012876:	aa20      	add	r2, sp, #128	; 0x80
 8012878:	a81d      	add	r0, sp, #116	; 0x74
 801287a:	f002 faed 	bl	8014e58 <__hexnan>
 801287e:	2805      	cmp	r0, #5
 8012880:	d126      	bne.n	80128d0 <_strtod_l+0x388>
 8012882:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012884:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8012888:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801288c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8012890:	e69c      	b.n	80125cc <_strtod_l+0x84>
 8012892:	210a      	movs	r1, #10
 8012894:	fb01 3e0e 	mla	lr, r1, lr, r3
 8012898:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801289c:	e7b9      	b.n	8012812 <_strtod_l+0x2ca>
 801289e:	2b6e      	cmp	r3, #110	; 0x6e
 80128a0:	e7db      	b.n	801285a <_strtod_l+0x312>
 80128a2:	498f      	ldr	r1, [pc, #572]	; (8012ae0 <_strtod_l+0x598>)
 80128a4:	a81d      	add	r0, sp, #116	; 0x74
 80128a6:	f002 fac3 	bl	8014e30 <__match>
 80128aa:	2800      	cmp	r0, #0
 80128ac:	f43f aeaa 	beq.w	8012604 <_strtod_l+0xbc>
 80128b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80128b2:	498c      	ldr	r1, [pc, #560]	; (8012ae4 <_strtod_l+0x59c>)
 80128b4:	3b01      	subs	r3, #1
 80128b6:	a81d      	add	r0, sp, #116	; 0x74
 80128b8:	931d      	str	r3, [sp, #116]	; 0x74
 80128ba:	f002 fab9 	bl	8014e30 <__match>
 80128be:	b910      	cbnz	r0, 80128c6 <_strtod_l+0x37e>
 80128c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80128c2:	3301      	adds	r3, #1
 80128c4:	931d      	str	r3, [sp, #116]	; 0x74
 80128c6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8012af4 <_strtod_l+0x5ac>
 80128ca:	f04f 0a00 	mov.w	sl, #0
 80128ce:	e67d      	b.n	80125cc <_strtod_l+0x84>
 80128d0:	4885      	ldr	r0, [pc, #532]	; (8012ae8 <_strtod_l+0x5a0>)
 80128d2:	f003 ffc1 	bl	8016858 <nan>
 80128d6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80128da:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80128de:	e675      	b.n	80125cc <_strtod_l+0x84>
 80128e0:	9b07      	ldr	r3, [sp, #28]
 80128e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80128e4:	1af3      	subs	r3, r6, r3
 80128e6:	2f00      	cmp	r7, #0
 80128e8:	bf08      	it	eq
 80128ea:	462f      	moveq	r7, r5
 80128ec:	2d10      	cmp	r5, #16
 80128ee:	9308      	str	r3, [sp, #32]
 80128f0:	46a8      	mov	r8, r5
 80128f2:	bfa8      	it	ge
 80128f4:	f04f 0810 	movge.w	r8, #16
 80128f8:	f7ed fe24 	bl	8000544 <__aeabi_ui2d>
 80128fc:	2d09      	cmp	r5, #9
 80128fe:	4682      	mov	sl, r0
 8012900:	468b      	mov	fp, r1
 8012902:	dd13      	ble.n	801292c <_strtod_l+0x3e4>
 8012904:	4b79      	ldr	r3, [pc, #484]	; (8012aec <_strtod_l+0x5a4>)
 8012906:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801290a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801290e:	f7ed fe93 	bl	8000638 <__aeabi_dmul>
 8012912:	4682      	mov	sl, r0
 8012914:	4648      	mov	r0, r9
 8012916:	468b      	mov	fp, r1
 8012918:	f7ed fe14 	bl	8000544 <__aeabi_ui2d>
 801291c:	4602      	mov	r2, r0
 801291e:	460b      	mov	r3, r1
 8012920:	4650      	mov	r0, sl
 8012922:	4659      	mov	r1, fp
 8012924:	f7ed fcd2 	bl	80002cc <__adddf3>
 8012928:	4682      	mov	sl, r0
 801292a:	468b      	mov	fp, r1
 801292c:	2d0f      	cmp	r5, #15
 801292e:	dc38      	bgt.n	80129a2 <_strtod_l+0x45a>
 8012930:	9b08      	ldr	r3, [sp, #32]
 8012932:	2b00      	cmp	r3, #0
 8012934:	f43f ae4a 	beq.w	80125cc <_strtod_l+0x84>
 8012938:	dd24      	ble.n	8012984 <_strtod_l+0x43c>
 801293a:	2b16      	cmp	r3, #22
 801293c:	dc0b      	bgt.n	8012956 <_strtod_l+0x40e>
 801293e:	4d6b      	ldr	r5, [pc, #428]	; (8012aec <_strtod_l+0x5a4>)
 8012940:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8012944:	e9d5 0100 	ldrd	r0, r1, [r5]
 8012948:	4652      	mov	r2, sl
 801294a:	465b      	mov	r3, fp
 801294c:	f7ed fe74 	bl	8000638 <__aeabi_dmul>
 8012950:	4682      	mov	sl, r0
 8012952:	468b      	mov	fp, r1
 8012954:	e63a      	b.n	80125cc <_strtod_l+0x84>
 8012956:	9a08      	ldr	r2, [sp, #32]
 8012958:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801295c:	4293      	cmp	r3, r2
 801295e:	db20      	blt.n	80129a2 <_strtod_l+0x45a>
 8012960:	4c62      	ldr	r4, [pc, #392]	; (8012aec <_strtod_l+0x5a4>)
 8012962:	f1c5 050f 	rsb	r5, r5, #15
 8012966:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801296a:	4652      	mov	r2, sl
 801296c:	465b      	mov	r3, fp
 801296e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012972:	f7ed fe61 	bl	8000638 <__aeabi_dmul>
 8012976:	9b08      	ldr	r3, [sp, #32]
 8012978:	1b5d      	subs	r5, r3, r5
 801297a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801297e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012982:	e7e3      	b.n	801294c <_strtod_l+0x404>
 8012984:	9b08      	ldr	r3, [sp, #32]
 8012986:	3316      	adds	r3, #22
 8012988:	db0b      	blt.n	80129a2 <_strtod_l+0x45a>
 801298a:	9b07      	ldr	r3, [sp, #28]
 801298c:	4a57      	ldr	r2, [pc, #348]	; (8012aec <_strtod_l+0x5a4>)
 801298e:	1b9e      	subs	r6, r3, r6
 8012990:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8012994:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012998:	4650      	mov	r0, sl
 801299a:	4659      	mov	r1, fp
 801299c:	f7ed ff76 	bl	800088c <__aeabi_ddiv>
 80129a0:	e7d6      	b.n	8012950 <_strtod_l+0x408>
 80129a2:	9b08      	ldr	r3, [sp, #32]
 80129a4:	eba5 0808 	sub.w	r8, r5, r8
 80129a8:	4498      	add	r8, r3
 80129aa:	f1b8 0f00 	cmp.w	r8, #0
 80129ae:	dd71      	ble.n	8012a94 <_strtod_l+0x54c>
 80129b0:	f018 030f 	ands.w	r3, r8, #15
 80129b4:	d00a      	beq.n	80129cc <_strtod_l+0x484>
 80129b6:	494d      	ldr	r1, [pc, #308]	; (8012aec <_strtod_l+0x5a4>)
 80129b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80129bc:	4652      	mov	r2, sl
 80129be:	465b      	mov	r3, fp
 80129c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80129c4:	f7ed fe38 	bl	8000638 <__aeabi_dmul>
 80129c8:	4682      	mov	sl, r0
 80129ca:	468b      	mov	fp, r1
 80129cc:	f038 080f 	bics.w	r8, r8, #15
 80129d0:	d04d      	beq.n	8012a6e <_strtod_l+0x526>
 80129d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80129d6:	dd22      	ble.n	8012a1e <_strtod_l+0x4d6>
 80129d8:	2500      	movs	r5, #0
 80129da:	462e      	mov	r6, r5
 80129dc:	9509      	str	r5, [sp, #36]	; 0x24
 80129de:	9507      	str	r5, [sp, #28]
 80129e0:	2322      	movs	r3, #34	; 0x22
 80129e2:	f8df b110 	ldr.w	fp, [pc, #272]	; 8012af4 <_strtod_l+0x5ac>
 80129e6:	6023      	str	r3, [r4, #0]
 80129e8:	f04f 0a00 	mov.w	sl, #0
 80129ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	f43f adec 	beq.w	80125cc <_strtod_l+0x84>
 80129f4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80129f6:	4620      	mov	r0, r4
 80129f8:	f002 fc98 	bl	801532c <_Bfree>
 80129fc:	9907      	ldr	r1, [sp, #28]
 80129fe:	4620      	mov	r0, r4
 8012a00:	f002 fc94 	bl	801532c <_Bfree>
 8012a04:	4631      	mov	r1, r6
 8012a06:	4620      	mov	r0, r4
 8012a08:	f002 fc90 	bl	801532c <_Bfree>
 8012a0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012a0e:	4620      	mov	r0, r4
 8012a10:	f002 fc8c 	bl	801532c <_Bfree>
 8012a14:	4629      	mov	r1, r5
 8012a16:	4620      	mov	r0, r4
 8012a18:	f002 fc88 	bl	801532c <_Bfree>
 8012a1c:	e5d6      	b.n	80125cc <_strtod_l+0x84>
 8012a1e:	2300      	movs	r3, #0
 8012a20:	ea4f 1828 	mov.w	r8, r8, asr #4
 8012a24:	4650      	mov	r0, sl
 8012a26:	4659      	mov	r1, fp
 8012a28:	4699      	mov	r9, r3
 8012a2a:	f1b8 0f01 	cmp.w	r8, #1
 8012a2e:	dc21      	bgt.n	8012a74 <_strtod_l+0x52c>
 8012a30:	b10b      	cbz	r3, 8012a36 <_strtod_l+0x4ee>
 8012a32:	4682      	mov	sl, r0
 8012a34:	468b      	mov	fp, r1
 8012a36:	4b2e      	ldr	r3, [pc, #184]	; (8012af0 <_strtod_l+0x5a8>)
 8012a38:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8012a3c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8012a40:	4652      	mov	r2, sl
 8012a42:	465b      	mov	r3, fp
 8012a44:	e9d9 0100 	ldrd	r0, r1, [r9]
 8012a48:	f7ed fdf6 	bl	8000638 <__aeabi_dmul>
 8012a4c:	4b29      	ldr	r3, [pc, #164]	; (8012af4 <_strtod_l+0x5ac>)
 8012a4e:	460a      	mov	r2, r1
 8012a50:	400b      	ands	r3, r1
 8012a52:	4929      	ldr	r1, [pc, #164]	; (8012af8 <_strtod_l+0x5b0>)
 8012a54:	428b      	cmp	r3, r1
 8012a56:	4682      	mov	sl, r0
 8012a58:	d8be      	bhi.n	80129d8 <_strtod_l+0x490>
 8012a5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8012a5e:	428b      	cmp	r3, r1
 8012a60:	bf86      	itte	hi
 8012a62:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8012afc <_strtod_l+0x5b4>
 8012a66:	f04f 3aff 	movhi.w	sl, #4294967295
 8012a6a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8012a6e:	2300      	movs	r3, #0
 8012a70:	9304      	str	r3, [sp, #16]
 8012a72:	e081      	b.n	8012b78 <_strtod_l+0x630>
 8012a74:	f018 0f01 	tst.w	r8, #1
 8012a78:	d007      	beq.n	8012a8a <_strtod_l+0x542>
 8012a7a:	4b1d      	ldr	r3, [pc, #116]	; (8012af0 <_strtod_l+0x5a8>)
 8012a7c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8012a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a84:	f7ed fdd8 	bl	8000638 <__aeabi_dmul>
 8012a88:	2301      	movs	r3, #1
 8012a8a:	f109 0901 	add.w	r9, r9, #1
 8012a8e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012a92:	e7ca      	b.n	8012a2a <_strtod_l+0x4e2>
 8012a94:	d0eb      	beq.n	8012a6e <_strtod_l+0x526>
 8012a96:	f1c8 0800 	rsb	r8, r8, #0
 8012a9a:	f018 020f 	ands.w	r2, r8, #15
 8012a9e:	d00a      	beq.n	8012ab6 <_strtod_l+0x56e>
 8012aa0:	4b12      	ldr	r3, [pc, #72]	; (8012aec <_strtod_l+0x5a4>)
 8012aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012aa6:	4650      	mov	r0, sl
 8012aa8:	4659      	mov	r1, fp
 8012aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aae:	f7ed feed 	bl	800088c <__aeabi_ddiv>
 8012ab2:	4682      	mov	sl, r0
 8012ab4:	468b      	mov	fp, r1
 8012ab6:	ea5f 1828 	movs.w	r8, r8, asr #4
 8012aba:	d0d8      	beq.n	8012a6e <_strtod_l+0x526>
 8012abc:	f1b8 0f1f 	cmp.w	r8, #31
 8012ac0:	dd1e      	ble.n	8012b00 <_strtod_l+0x5b8>
 8012ac2:	2500      	movs	r5, #0
 8012ac4:	462e      	mov	r6, r5
 8012ac6:	9509      	str	r5, [sp, #36]	; 0x24
 8012ac8:	9507      	str	r5, [sp, #28]
 8012aca:	2322      	movs	r3, #34	; 0x22
 8012acc:	f04f 0a00 	mov.w	sl, #0
 8012ad0:	f04f 0b00 	mov.w	fp, #0
 8012ad4:	6023      	str	r3, [r4, #0]
 8012ad6:	e789      	b.n	80129ec <_strtod_l+0x4a4>
 8012ad8:	08018839 	.word	0x08018839
 8012adc:	08018878 	.word	0x08018878
 8012ae0:	08018831 	.word	0x08018831
 8012ae4:	08018a34 	.word	0x08018a34
 8012ae8:	0801892f 	.word	0x0801892f
 8012aec:	08018bb8 	.word	0x08018bb8
 8012af0:	08018b90 	.word	0x08018b90
 8012af4:	7ff00000 	.word	0x7ff00000
 8012af8:	7ca00000 	.word	0x7ca00000
 8012afc:	7fefffff 	.word	0x7fefffff
 8012b00:	f018 0310 	ands.w	r3, r8, #16
 8012b04:	bf18      	it	ne
 8012b06:	236a      	movne	r3, #106	; 0x6a
 8012b08:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8012ec0 <_strtod_l+0x978>
 8012b0c:	9304      	str	r3, [sp, #16]
 8012b0e:	4650      	mov	r0, sl
 8012b10:	4659      	mov	r1, fp
 8012b12:	2300      	movs	r3, #0
 8012b14:	f018 0f01 	tst.w	r8, #1
 8012b18:	d004      	beq.n	8012b24 <_strtod_l+0x5dc>
 8012b1a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012b1e:	f7ed fd8b 	bl	8000638 <__aeabi_dmul>
 8012b22:	2301      	movs	r3, #1
 8012b24:	ea5f 0868 	movs.w	r8, r8, asr #1
 8012b28:	f109 0908 	add.w	r9, r9, #8
 8012b2c:	d1f2      	bne.n	8012b14 <_strtod_l+0x5cc>
 8012b2e:	b10b      	cbz	r3, 8012b34 <_strtod_l+0x5ec>
 8012b30:	4682      	mov	sl, r0
 8012b32:	468b      	mov	fp, r1
 8012b34:	9b04      	ldr	r3, [sp, #16]
 8012b36:	b1bb      	cbz	r3, 8012b68 <_strtod_l+0x620>
 8012b38:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8012b3c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	4659      	mov	r1, fp
 8012b44:	dd10      	ble.n	8012b68 <_strtod_l+0x620>
 8012b46:	2b1f      	cmp	r3, #31
 8012b48:	f340 8128 	ble.w	8012d9c <_strtod_l+0x854>
 8012b4c:	2b34      	cmp	r3, #52	; 0x34
 8012b4e:	bfde      	ittt	le
 8012b50:	3b20      	suble	r3, #32
 8012b52:	f04f 32ff 	movle.w	r2, #4294967295
 8012b56:	fa02 f303 	lslle.w	r3, r2, r3
 8012b5a:	f04f 0a00 	mov.w	sl, #0
 8012b5e:	bfcc      	ite	gt
 8012b60:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8012b64:	ea03 0b01 	andle.w	fp, r3, r1
 8012b68:	2200      	movs	r2, #0
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	4650      	mov	r0, sl
 8012b6e:	4659      	mov	r1, fp
 8012b70:	f7ed ffca 	bl	8000b08 <__aeabi_dcmpeq>
 8012b74:	2800      	cmp	r0, #0
 8012b76:	d1a4      	bne.n	8012ac2 <_strtod_l+0x57a>
 8012b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b7a:	9300      	str	r3, [sp, #0]
 8012b7c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012b7e:	462b      	mov	r3, r5
 8012b80:	463a      	mov	r2, r7
 8012b82:	4620      	mov	r0, r4
 8012b84:	f002 fc3e 	bl	8015404 <__s2b>
 8012b88:	9009      	str	r0, [sp, #36]	; 0x24
 8012b8a:	2800      	cmp	r0, #0
 8012b8c:	f43f af24 	beq.w	80129d8 <_strtod_l+0x490>
 8012b90:	9b07      	ldr	r3, [sp, #28]
 8012b92:	1b9e      	subs	r6, r3, r6
 8012b94:	9b08      	ldr	r3, [sp, #32]
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	bfb4      	ite	lt
 8012b9a:	4633      	movlt	r3, r6
 8012b9c:	2300      	movge	r3, #0
 8012b9e:	9310      	str	r3, [sp, #64]	; 0x40
 8012ba0:	9b08      	ldr	r3, [sp, #32]
 8012ba2:	2500      	movs	r5, #0
 8012ba4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012ba8:	9318      	str	r3, [sp, #96]	; 0x60
 8012baa:	462e      	mov	r6, r5
 8012bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bae:	4620      	mov	r0, r4
 8012bb0:	6859      	ldr	r1, [r3, #4]
 8012bb2:	f002 fb7b 	bl	80152ac <_Balloc>
 8012bb6:	9007      	str	r0, [sp, #28]
 8012bb8:	2800      	cmp	r0, #0
 8012bba:	f43f af11 	beq.w	80129e0 <_strtod_l+0x498>
 8012bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bc0:	691a      	ldr	r2, [r3, #16]
 8012bc2:	3202      	adds	r2, #2
 8012bc4:	f103 010c 	add.w	r1, r3, #12
 8012bc8:	0092      	lsls	r2, r2, #2
 8012bca:	300c      	adds	r0, #12
 8012bcc:	f7fe f8ce 	bl	8010d6c <memcpy>
 8012bd0:	ec4b ab10 	vmov	d0, sl, fp
 8012bd4:	aa20      	add	r2, sp, #128	; 0x80
 8012bd6:	a91f      	add	r1, sp, #124	; 0x7c
 8012bd8:	4620      	mov	r0, r4
 8012bda:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8012bde:	f002 ff4d 	bl	8015a7c <__d2b>
 8012be2:	901e      	str	r0, [sp, #120]	; 0x78
 8012be4:	2800      	cmp	r0, #0
 8012be6:	f43f aefb 	beq.w	80129e0 <_strtod_l+0x498>
 8012bea:	2101      	movs	r1, #1
 8012bec:	4620      	mov	r0, r4
 8012bee:	f002 fca3 	bl	8015538 <__i2b>
 8012bf2:	4606      	mov	r6, r0
 8012bf4:	2800      	cmp	r0, #0
 8012bf6:	f43f aef3 	beq.w	80129e0 <_strtod_l+0x498>
 8012bfa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012bfc:	9904      	ldr	r1, [sp, #16]
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	bfab      	itete	ge
 8012c02:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8012c04:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8012c06:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8012c08:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8012c0c:	bfac      	ite	ge
 8012c0e:	eb03 0902 	addge.w	r9, r3, r2
 8012c12:	1ad7      	sublt	r7, r2, r3
 8012c14:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012c16:	eba3 0801 	sub.w	r8, r3, r1
 8012c1a:	4490      	add	r8, r2
 8012c1c:	4ba3      	ldr	r3, [pc, #652]	; (8012eac <_strtod_l+0x964>)
 8012c1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8012c22:	4598      	cmp	r8, r3
 8012c24:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012c28:	f280 80cc 	bge.w	8012dc4 <_strtod_l+0x87c>
 8012c2c:	eba3 0308 	sub.w	r3, r3, r8
 8012c30:	2b1f      	cmp	r3, #31
 8012c32:	eba2 0203 	sub.w	r2, r2, r3
 8012c36:	f04f 0101 	mov.w	r1, #1
 8012c3a:	f300 80b6 	bgt.w	8012daa <_strtod_l+0x862>
 8012c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8012c42:	9311      	str	r3, [sp, #68]	; 0x44
 8012c44:	2300      	movs	r3, #0
 8012c46:	930c      	str	r3, [sp, #48]	; 0x30
 8012c48:	eb09 0802 	add.w	r8, r9, r2
 8012c4c:	9b04      	ldr	r3, [sp, #16]
 8012c4e:	45c1      	cmp	r9, r8
 8012c50:	4417      	add	r7, r2
 8012c52:	441f      	add	r7, r3
 8012c54:	464b      	mov	r3, r9
 8012c56:	bfa8      	it	ge
 8012c58:	4643      	movge	r3, r8
 8012c5a:	42bb      	cmp	r3, r7
 8012c5c:	bfa8      	it	ge
 8012c5e:	463b      	movge	r3, r7
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	bfc2      	ittt	gt
 8012c64:	eba8 0803 	subgt.w	r8, r8, r3
 8012c68:	1aff      	subgt	r7, r7, r3
 8012c6a:	eba9 0903 	subgt.w	r9, r9, r3
 8012c6e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	dd17      	ble.n	8012ca4 <_strtod_l+0x75c>
 8012c74:	4631      	mov	r1, r6
 8012c76:	461a      	mov	r2, r3
 8012c78:	4620      	mov	r0, r4
 8012c7a:	f002 fd19 	bl	80156b0 <__pow5mult>
 8012c7e:	4606      	mov	r6, r0
 8012c80:	2800      	cmp	r0, #0
 8012c82:	f43f aead 	beq.w	80129e0 <_strtod_l+0x498>
 8012c86:	4601      	mov	r1, r0
 8012c88:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012c8a:	4620      	mov	r0, r4
 8012c8c:	f002 fc6a 	bl	8015564 <__multiply>
 8012c90:	900f      	str	r0, [sp, #60]	; 0x3c
 8012c92:	2800      	cmp	r0, #0
 8012c94:	f43f aea4 	beq.w	80129e0 <_strtod_l+0x498>
 8012c98:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012c9a:	4620      	mov	r0, r4
 8012c9c:	f002 fb46 	bl	801532c <_Bfree>
 8012ca0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012ca2:	931e      	str	r3, [sp, #120]	; 0x78
 8012ca4:	f1b8 0f00 	cmp.w	r8, #0
 8012ca8:	f300 8091 	bgt.w	8012dce <_strtod_l+0x886>
 8012cac:	9b08      	ldr	r3, [sp, #32]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	dd08      	ble.n	8012cc4 <_strtod_l+0x77c>
 8012cb2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012cb4:	9907      	ldr	r1, [sp, #28]
 8012cb6:	4620      	mov	r0, r4
 8012cb8:	f002 fcfa 	bl	80156b0 <__pow5mult>
 8012cbc:	9007      	str	r0, [sp, #28]
 8012cbe:	2800      	cmp	r0, #0
 8012cc0:	f43f ae8e 	beq.w	80129e0 <_strtod_l+0x498>
 8012cc4:	2f00      	cmp	r7, #0
 8012cc6:	dd08      	ble.n	8012cda <_strtod_l+0x792>
 8012cc8:	9907      	ldr	r1, [sp, #28]
 8012cca:	463a      	mov	r2, r7
 8012ccc:	4620      	mov	r0, r4
 8012cce:	f002 fd49 	bl	8015764 <__lshift>
 8012cd2:	9007      	str	r0, [sp, #28]
 8012cd4:	2800      	cmp	r0, #0
 8012cd6:	f43f ae83 	beq.w	80129e0 <_strtod_l+0x498>
 8012cda:	f1b9 0f00 	cmp.w	r9, #0
 8012cde:	dd08      	ble.n	8012cf2 <_strtod_l+0x7aa>
 8012ce0:	4631      	mov	r1, r6
 8012ce2:	464a      	mov	r2, r9
 8012ce4:	4620      	mov	r0, r4
 8012ce6:	f002 fd3d 	bl	8015764 <__lshift>
 8012cea:	4606      	mov	r6, r0
 8012cec:	2800      	cmp	r0, #0
 8012cee:	f43f ae77 	beq.w	80129e0 <_strtod_l+0x498>
 8012cf2:	9a07      	ldr	r2, [sp, #28]
 8012cf4:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012cf6:	4620      	mov	r0, r4
 8012cf8:	f002 fdbc 	bl	8015874 <__mdiff>
 8012cfc:	4605      	mov	r5, r0
 8012cfe:	2800      	cmp	r0, #0
 8012d00:	f43f ae6e 	beq.w	80129e0 <_strtod_l+0x498>
 8012d04:	68c3      	ldr	r3, [r0, #12]
 8012d06:	930f      	str	r3, [sp, #60]	; 0x3c
 8012d08:	2300      	movs	r3, #0
 8012d0a:	60c3      	str	r3, [r0, #12]
 8012d0c:	4631      	mov	r1, r6
 8012d0e:	f002 fd95 	bl	801583c <__mcmp>
 8012d12:	2800      	cmp	r0, #0
 8012d14:	da65      	bge.n	8012de2 <_strtod_l+0x89a>
 8012d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012d18:	ea53 030a 	orrs.w	r3, r3, sl
 8012d1c:	f040 8087 	bne.w	8012e2e <_strtod_l+0x8e6>
 8012d20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	f040 8082 	bne.w	8012e2e <_strtod_l+0x8e6>
 8012d2a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012d2e:	0d1b      	lsrs	r3, r3, #20
 8012d30:	051b      	lsls	r3, r3, #20
 8012d32:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8012d36:	d97a      	bls.n	8012e2e <_strtod_l+0x8e6>
 8012d38:	696b      	ldr	r3, [r5, #20]
 8012d3a:	b913      	cbnz	r3, 8012d42 <_strtod_l+0x7fa>
 8012d3c:	692b      	ldr	r3, [r5, #16]
 8012d3e:	2b01      	cmp	r3, #1
 8012d40:	dd75      	ble.n	8012e2e <_strtod_l+0x8e6>
 8012d42:	4629      	mov	r1, r5
 8012d44:	2201      	movs	r2, #1
 8012d46:	4620      	mov	r0, r4
 8012d48:	f002 fd0c 	bl	8015764 <__lshift>
 8012d4c:	4631      	mov	r1, r6
 8012d4e:	4605      	mov	r5, r0
 8012d50:	f002 fd74 	bl	801583c <__mcmp>
 8012d54:	2800      	cmp	r0, #0
 8012d56:	dd6a      	ble.n	8012e2e <_strtod_l+0x8e6>
 8012d58:	9904      	ldr	r1, [sp, #16]
 8012d5a:	4a55      	ldr	r2, [pc, #340]	; (8012eb0 <_strtod_l+0x968>)
 8012d5c:	465b      	mov	r3, fp
 8012d5e:	2900      	cmp	r1, #0
 8012d60:	f000 8085 	beq.w	8012e6e <_strtod_l+0x926>
 8012d64:	ea02 010b 	and.w	r1, r2, fp
 8012d68:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012d6c:	dc7f      	bgt.n	8012e6e <_strtod_l+0x926>
 8012d6e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012d72:	f77f aeaa 	ble.w	8012aca <_strtod_l+0x582>
 8012d76:	4a4f      	ldr	r2, [pc, #316]	; (8012eb4 <_strtod_l+0x96c>)
 8012d78:	2300      	movs	r3, #0
 8012d7a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8012d7e:	4650      	mov	r0, sl
 8012d80:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8012d84:	4659      	mov	r1, fp
 8012d86:	f7ed fc57 	bl	8000638 <__aeabi_dmul>
 8012d8a:	460b      	mov	r3, r1
 8012d8c:	4303      	orrs	r3, r0
 8012d8e:	bf08      	it	eq
 8012d90:	2322      	moveq	r3, #34	; 0x22
 8012d92:	4682      	mov	sl, r0
 8012d94:	468b      	mov	fp, r1
 8012d96:	bf08      	it	eq
 8012d98:	6023      	streq	r3, [r4, #0]
 8012d9a:	e62b      	b.n	80129f4 <_strtod_l+0x4ac>
 8012d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8012da0:	fa02 f303 	lsl.w	r3, r2, r3
 8012da4:	ea03 0a0a 	and.w	sl, r3, sl
 8012da8:	e6de      	b.n	8012b68 <_strtod_l+0x620>
 8012daa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8012dae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8012db2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8012db6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8012dba:	fa01 f308 	lsl.w	r3, r1, r8
 8012dbe:	930c      	str	r3, [sp, #48]	; 0x30
 8012dc0:	9111      	str	r1, [sp, #68]	; 0x44
 8012dc2:	e741      	b.n	8012c48 <_strtod_l+0x700>
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	930c      	str	r3, [sp, #48]	; 0x30
 8012dc8:	2301      	movs	r3, #1
 8012dca:	9311      	str	r3, [sp, #68]	; 0x44
 8012dcc:	e73c      	b.n	8012c48 <_strtod_l+0x700>
 8012dce:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012dd0:	4642      	mov	r2, r8
 8012dd2:	4620      	mov	r0, r4
 8012dd4:	f002 fcc6 	bl	8015764 <__lshift>
 8012dd8:	901e      	str	r0, [sp, #120]	; 0x78
 8012dda:	2800      	cmp	r0, #0
 8012ddc:	f47f af66 	bne.w	8012cac <_strtod_l+0x764>
 8012de0:	e5fe      	b.n	80129e0 <_strtod_l+0x498>
 8012de2:	465f      	mov	r7, fp
 8012de4:	d16e      	bne.n	8012ec4 <_strtod_l+0x97c>
 8012de6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012de8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012dec:	b342      	cbz	r2, 8012e40 <_strtod_l+0x8f8>
 8012dee:	4a32      	ldr	r2, [pc, #200]	; (8012eb8 <_strtod_l+0x970>)
 8012df0:	4293      	cmp	r3, r2
 8012df2:	d128      	bne.n	8012e46 <_strtod_l+0x8fe>
 8012df4:	9b04      	ldr	r3, [sp, #16]
 8012df6:	4650      	mov	r0, sl
 8012df8:	b1eb      	cbz	r3, 8012e36 <_strtod_l+0x8ee>
 8012dfa:	4a2d      	ldr	r2, [pc, #180]	; (8012eb0 <_strtod_l+0x968>)
 8012dfc:	403a      	ands	r2, r7
 8012dfe:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8012e02:	f04f 31ff 	mov.w	r1, #4294967295
 8012e06:	d819      	bhi.n	8012e3c <_strtod_l+0x8f4>
 8012e08:	0d12      	lsrs	r2, r2, #20
 8012e0a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8012e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8012e12:	4298      	cmp	r0, r3
 8012e14:	d117      	bne.n	8012e46 <_strtod_l+0x8fe>
 8012e16:	4b29      	ldr	r3, [pc, #164]	; (8012ebc <_strtod_l+0x974>)
 8012e18:	429f      	cmp	r7, r3
 8012e1a:	d102      	bne.n	8012e22 <_strtod_l+0x8da>
 8012e1c:	3001      	adds	r0, #1
 8012e1e:	f43f addf 	beq.w	80129e0 <_strtod_l+0x498>
 8012e22:	4b23      	ldr	r3, [pc, #140]	; (8012eb0 <_strtod_l+0x968>)
 8012e24:	403b      	ands	r3, r7
 8012e26:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8012e2a:	f04f 0a00 	mov.w	sl, #0
 8012e2e:	9b04      	ldr	r3, [sp, #16]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d1a0      	bne.n	8012d76 <_strtod_l+0x82e>
 8012e34:	e5de      	b.n	80129f4 <_strtod_l+0x4ac>
 8012e36:	f04f 33ff 	mov.w	r3, #4294967295
 8012e3a:	e7ea      	b.n	8012e12 <_strtod_l+0x8ca>
 8012e3c:	460b      	mov	r3, r1
 8012e3e:	e7e8      	b.n	8012e12 <_strtod_l+0x8ca>
 8012e40:	ea53 030a 	orrs.w	r3, r3, sl
 8012e44:	d088      	beq.n	8012d58 <_strtod_l+0x810>
 8012e46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e48:	b1db      	cbz	r3, 8012e82 <_strtod_l+0x93a>
 8012e4a:	423b      	tst	r3, r7
 8012e4c:	d0ef      	beq.n	8012e2e <_strtod_l+0x8e6>
 8012e4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012e50:	9a04      	ldr	r2, [sp, #16]
 8012e52:	4650      	mov	r0, sl
 8012e54:	4659      	mov	r1, fp
 8012e56:	b1c3      	cbz	r3, 8012e8a <_strtod_l+0x942>
 8012e58:	f7ff fb57 	bl	801250a <sulp>
 8012e5c:	4602      	mov	r2, r0
 8012e5e:	460b      	mov	r3, r1
 8012e60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012e64:	f7ed fa32 	bl	80002cc <__adddf3>
 8012e68:	4682      	mov	sl, r0
 8012e6a:	468b      	mov	fp, r1
 8012e6c:	e7df      	b.n	8012e2e <_strtod_l+0x8e6>
 8012e6e:	4013      	ands	r3, r2
 8012e70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012e74:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012e78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012e7c:	f04f 3aff 	mov.w	sl, #4294967295
 8012e80:	e7d5      	b.n	8012e2e <_strtod_l+0x8e6>
 8012e82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012e84:	ea13 0f0a 	tst.w	r3, sl
 8012e88:	e7e0      	b.n	8012e4c <_strtod_l+0x904>
 8012e8a:	f7ff fb3e 	bl	801250a <sulp>
 8012e8e:	4602      	mov	r2, r0
 8012e90:	460b      	mov	r3, r1
 8012e92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012e96:	f7ed fa17 	bl	80002c8 <__aeabi_dsub>
 8012e9a:	2200      	movs	r2, #0
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	4682      	mov	sl, r0
 8012ea0:	468b      	mov	fp, r1
 8012ea2:	f7ed fe31 	bl	8000b08 <__aeabi_dcmpeq>
 8012ea6:	2800      	cmp	r0, #0
 8012ea8:	d0c1      	beq.n	8012e2e <_strtod_l+0x8e6>
 8012eaa:	e60e      	b.n	8012aca <_strtod_l+0x582>
 8012eac:	fffffc02 	.word	0xfffffc02
 8012eb0:	7ff00000 	.word	0x7ff00000
 8012eb4:	39500000 	.word	0x39500000
 8012eb8:	000fffff 	.word	0x000fffff
 8012ebc:	7fefffff 	.word	0x7fefffff
 8012ec0:	08018890 	.word	0x08018890
 8012ec4:	4631      	mov	r1, r6
 8012ec6:	4628      	mov	r0, r5
 8012ec8:	f002 fe34 	bl	8015b34 <__ratio>
 8012ecc:	ec59 8b10 	vmov	r8, r9, d0
 8012ed0:	ee10 0a10 	vmov	r0, s0
 8012ed4:	2200      	movs	r2, #0
 8012ed6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012eda:	4649      	mov	r1, r9
 8012edc:	f7ed fe28 	bl	8000b30 <__aeabi_dcmple>
 8012ee0:	2800      	cmp	r0, #0
 8012ee2:	d07c      	beq.n	8012fde <_strtod_l+0xa96>
 8012ee4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d04c      	beq.n	8012f84 <_strtod_l+0xa3c>
 8012eea:	4b95      	ldr	r3, [pc, #596]	; (8013140 <_strtod_l+0xbf8>)
 8012eec:	2200      	movs	r2, #0
 8012eee:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8012ef2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8013140 <_strtod_l+0xbf8>
 8012ef6:	f04f 0800 	mov.w	r8, #0
 8012efa:	4b92      	ldr	r3, [pc, #584]	; (8013144 <_strtod_l+0xbfc>)
 8012efc:	403b      	ands	r3, r7
 8012efe:	9311      	str	r3, [sp, #68]	; 0x44
 8012f00:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012f02:	4b91      	ldr	r3, [pc, #580]	; (8013148 <_strtod_l+0xc00>)
 8012f04:	429a      	cmp	r2, r3
 8012f06:	f040 80b2 	bne.w	801306e <_strtod_l+0xb26>
 8012f0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012f0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012f12:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8012f16:	ec4b ab10 	vmov	d0, sl, fp
 8012f1a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8012f1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012f22:	f002 fd2f 	bl	8015984 <__ulp>
 8012f26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012f2a:	ec53 2b10 	vmov	r2, r3, d0
 8012f2e:	f7ed fb83 	bl	8000638 <__aeabi_dmul>
 8012f32:	4652      	mov	r2, sl
 8012f34:	465b      	mov	r3, fp
 8012f36:	f7ed f9c9 	bl	80002cc <__adddf3>
 8012f3a:	460b      	mov	r3, r1
 8012f3c:	4981      	ldr	r1, [pc, #516]	; (8013144 <_strtod_l+0xbfc>)
 8012f3e:	4a83      	ldr	r2, [pc, #524]	; (801314c <_strtod_l+0xc04>)
 8012f40:	4019      	ands	r1, r3
 8012f42:	4291      	cmp	r1, r2
 8012f44:	4682      	mov	sl, r0
 8012f46:	d95e      	bls.n	8013006 <_strtod_l+0xabe>
 8012f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f4a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8012f4e:	4293      	cmp	r3, r2
 8012f50:	d103      	bne.n	8012f5a <_strtod_l+0xa12>
 8012f52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f54:	3301      	adds	r3, #1
 8012f56:	f43f ad43 	beq.w	80129e0 <_strtod_l+0x498>
 8012f5a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8013158 <_strtod_l+0xc10>
 8012f5e:	f04f 3aff 	mov.w	sl, #4294967295
 8012f62:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012f64:	4620      	mov	r0, r4
 8012f66:	f002 f9e1 	bl	801532c <_Bfree>
 8012f6a:	9907      	ldr	r1, [sp, #28]
 8012f6c:	4620      	mov	r0, r4
 8012f6e:	f002 f9dd 	bl	801532c <_Bfree>
 8012f72:	4631      	mov	r1, r6
 8012f74:	4620      	mov	r0, r4
 8012f76:	f002 f9d9 	bl	801532c <_Bfree>
 8012f7a:	4629      	mov	r1, r5
 8012f7c:	4620      	mov	r0, r4
 8012f7e:	f002 f9d5 	bl	801532c <_Bfree>
 8012f82:	e613      	b.n	8012bac <_strtod_l+0x664>
 8012f84:	f1ba 0f00 	cmp.w	sl, #0
 8012f88:	d11b      	bne.n	8012fc2 <_strtod_l+0xa7a>
 8012f8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012f8e:	b9f3      	cbnz	r3, 8012fce <_strtod_l+0xa86>
 8012f90:	4b6b      	ldr	r3, [pc, #428]	; (8013140 <_strtod_l+0xbf8>)
 8012f92:	2200      	movs	r2, #0
 8012f94:	4640      	mov	r0, r8
 8012f96:	4649      	mov	r1, r9
 8012f98:	f7ed fdc0 	bl	8000b1c <__aeabi_dcmplt>
 8012f9c:	b9d0      	cbnz	r0, 8012fd4 <_strtod_l+0xa8c>
 8012f9e:	4640      	mov	r0, r8
 8012fa0:	4649      	mov	r1, r9
 8012fa2:	4b6b      	ldr	r3, [pc, #428]	; (8013150 <_strtod_l+0xc08>)
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	f7ed fb47 	bl	8000638 <__aeabi_dmul>
 8012faa:	4680      	mov	r8, r0
 8012fac:	4689      	mov	r9, r1
 8012fae:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012fb2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8012fb6:	931b      	str	r3, [sp, #108]	; 0x6c
 8012fb8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8012fbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8012fc0:	e79b      	b.n	8012efa <_strtod_l+0x9b2>
 8012fc2:	f1ba 0f01 	cmp.w	sl, #1
 8012fc6:	d102      	bne.n	8012fce <_strtod_l+0xa86>
 8012fc8:	2f00      	cmp	r7, #0
 8012fca:	f43f ad7e 	beq.w	8012aca <_strtod_l+0x582>
 8012fce:	4b61      	ldr	r3, [pc, #388]	; (8013154 <_strtod_l+0xc0c>)
 8012fd0:	2200      	movs	r2, #0
 8012fd2:	e78c      	b.n	8012eee <_strtod_l+0x9a6>
 8012fd4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8013150 <_strtod_l+0xc08>
 8012fd8:	f04f 0800 	mov.w	r8, #0
 8012fdc:	e7e7      	b.n	8012fae <_strtod_l+0xa66>
 8012fde:	4b5c      	ldr	r3, [pc, #368]	; (8013150 <_strtod_l+0xc08>)
 8012fe0:	4640      	mov	r0, r8
 8012fe2:	4649      	mov	r1, r9
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	f7ed fb27 	bl	8000638 <__aeabi_dmul>
 8012fea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012fec:	4680      	mov	r8, r0
 8012fee:	4689      	mov	r9, r1
 8012ff0:	b933      	cbnz	r3, 8013000 <_strtod_l+0xab8>
 8012ff2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012ff6:	9012      	str	r0, [sp, #72]	; 0x48
 8012ff8:	9313      	str	r3, [sp, #76]	; 0x4c
 8012ffa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8012ffe:	e7dd      	b.n	8012fbc <_strtod_l+0xa74>
 8013000:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8013004:	e7f9      	b.n	8012ffa <_strtod_l+0xab2>
 8013006:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801300a:	9b04      	ldr	r3, [sp, #16]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d1a8      	bne.n	8012f62 <_strtod_l+0xa1a>
 8013010:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013014:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013016:	0d1b      	lsrs	r3, r3, #20
 8013018:	051b      	lsls	r3, r3, #20
 801301a:	429a      	cmp	r2, r3
 801301c:	d1a1      	bne.n	8012f62 <_strtod_l+0xa1a>
 801301e:	4640      	mov	r0, r8
 8013020:	4649      	mov	r1, r9
 8013022:	f7ed feb9 	bl	8000d98 <__aeabi_d2lz>
 8013026:	f7ed fad9 	bl	80005dc <__aeabi_l2d>
 801302a:	4602      	mov	r2, r0
 801302c:	460b      	mov	r3, r1
 801302e:	4640      	mov	r0, r8
 8013030:	4649      	mov	r1, r9
 8013032:	f7ed f949 	bl	80002c8 <__aeabi_dsub>
 8013036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013038:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801303c:	ea43 030a 	orr.w	r3, r3, sl
 8013040:	4313      	orrs	r3, r2
 8013042:	4680      	mov	r8, r0
 8013044:	4689      	mov	r9, r1
 8013046:	d053      	beq.n	80130f0 <_strtod_l+0xba8>
 8013048:	a335      	add	r3, pc, #212	; (adr r3, 8013120 <_strtod_l+0xbd8>)
 801304a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801304e:	f7ed fd65 	bl	8000b1c <__aeabi_dcmplt>
 8013052:	2800      	cmp	r0, #0
 8013054:	f47f acce 	bne.w	80129f4 <_strtod_l+0x4ac>
 8013058:	a333      	add	r3, pc, #204	; (adr r3, 8013128 <_strtod_l+0xbe0>)
 801305a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801305e:	4640      	mov	r0, r8
 8013060:	4649      	mov	r1, r9
 8013062:	f7ed fd79 	bl	8000b58 <__aeabi_dcmpgt>
 8013066:	2800      	cmp	r0, #0
 8013068:	f43f af7b 	beq.w	8012f62 <_strtod_l+0xa1a>
 801306c:	e4c2      	b.n	80129f4 <_strtod_l+0x4ac>
 801306e:	9b04      	ldr	r3, [sp, #16]
 8013070:	b333      	cbz	r3, 80130c0 <_strtod_l+0xb78>
 8013072:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013074:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013078:	d822      	bhi.n	80130c0 <_strtod_l+0xb78>
 801307a:	a32d      	add	r3, pc, #180	; (adr r3, 8013130 <_strtod_l+0xbe8>)
 801307c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013080:	4640      	mov	r0, r8
 8013082:	4649      	mov	r1, r9
 8013084:	f7ed fd54 	bl	8000b30 <__aeabi_dcmple>
 8013088:	b1a0      	cbz	r0, 80130b4 <_strtod_l+0xb6c>
 801308a:	4649      	mov	r1, r9
 801308c:	4640      	mov	r0, r8
 801308e:	f7ed fdab 	bl	8000be8 <__aeabi_d2uiz>
 8013092:	2801      	cmp	r0, #1
 8013094:	bf38      	it	cc
 8013096:	2001      	movcc	r0, #1
 8013098:	f7ed fa54 	bl	8000544 <__aeabi_ui2d>
 801309c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801309e:	4680      	mov	r8, r0
 80130a0:	4689      	mov	r9, r1
 80130a2:	bb13      	cbnz	r3, 80130ea <_strtod_l+0xba2>
 80130a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80130a8:	9014      	str	r0, [sp, #80]	; 0x50
 80130aa:	9315      	str	r3, [sp, #84]	; 0x54
 80130ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80130b0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80130b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80130b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80130b8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80130bc:	1a9b      	subs	r3, r3, r2
 80130be:	930d      	str	r3, [sp, #52]	; 0x34
 80130c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80130c4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80130c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80130cc:	f002 fc5a 	bl	8015984 <__ulp>
 80130d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80130d4:	ec53 2b10 	vmov	r2, r3, d0
 80130d8:	f7ed faae 	bl	8000638 <__aeabi_dmul>
 80130dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80130e0:	f7ed f8f4 	bl	80002cc <__adddf3>
 80130e4:	4682      	mov	sl, r0
 80130e6:	468b      	mov	fp, r1
 80130e8:	e78f      	b.n	801300a <_strtod_l+0xac2>
 80130ea:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80130ee:	e7dd      	b.n	80130ac <_strtod_l+0xb64>
 80130f0:	a311      	add	r3, pc, #68	; (adr r3, 8013138 <_strtod_l+0xbf0>)
 80130f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130f6:	f7ed fd11 	bl	8000b1c <__aeabi_dcmplt>
 80130fa:	e7b4      	b.n	8013066 <_strtod_l+0xb1e>
 80130fc:	2300      	movs	r3, #0
 80130fe:	930e      	str	r3, [sp, #56]	; 0x38
 8013100:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8013102:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013104:	6013      	str	r3, [r2, #0]
 8013106:	f7ff ba65 	b.w	80125d4 <_strtod_l+0x8c>
 801310a:	2b65      	cmp	r3, #101	; 0x65
 801310c:	f43f ab5d 	beq.w	80127ca <_strtod_l+0x282>
 8013110:	2b45      	cmp	r3, #69	; 0x45
 8013112:	f43f ab5a 	beq.w	80127ca <_strtod_l+0x282>
 8013116:	2201      	movs	r2, #1
 8013118:	f7ff bb92 	b.w	8012840 <_strtod_l+0x2f8>
 801311c:	f3af 8000 	nop.w
 8013120:	94a03595 	.word	0x94a03595
 8013124:	3fdfffff 	.word	0x3fdfffff
 8013128:	35afe535 	.word	0x35afe535
 801312c:	3fe00000 	.word	0x3fe00000
 8013130:	ffc00000 	.word	0xffc00000
 8013134:	41dfffff 	.word	0x41dfffff
 8013138:	94a03595 	.word	0x94a03595
 801313c:	3fcfffff 	.word	0x3fcfffff
 8013140:	3ff00000 	.word	0x3ff00000
 8013144:	7ff00000 	.word	0x7ff00000
 8013148:	7fe00000 	.word	0x7fe00000
 801314c:	7c9fffff 	.word	0x7c9fffff
 8013150:	3fe00000 	.word	0x3fe00000
 8013154:	bff00000 	.word	0xbff00000
 8013158:	7fefffff 	.word	0x7fefffff

0801315c <_strtod_r>:
 801315c:	4b01      	ldr	r3, [pc, #4]	; (8013164 <_strtod_r+0x8>)
 801315e:	f7ff b9f3 	b.w	8012548 <_strtod_l>
 8013162:	bf00      	nop
 8013164:	2000010c 	.word	0x2000010c

08013168 <_strtol_l.isra.0>:
 8013168:	2b01      	cmp	r3, #1
 801316a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801316e:	d001      	beq.n	8013174 <_strtol_l.isra.0+0xc>
 8013170:	2b24      	cmp	r3, #36	; 0x24
 8013172:	d906      	bls.n	8013182 <_strtol_l.isra.0+0x1a>
 8013174:	f7fd fba8 	bl	80108c8 <__errno>
 8013178:	2316      	movs	r3, #22
 801317a:	6003      	str	r3, [r0, #0]
 801317c:	2000      	movs	r0, #0
 801317e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013182:	4f3a      	ldr	r7, [pc, #232]	; (801326c <_strtol_l.isra.0+0x104>)
 8013184:	468e      	mov	lr, r1
 8013186:	4676      	mov	r6, lr
 8013188:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801318c:	5de5      	ldrb	r5, [r4, r7]
 801318e:	f015 0508 	ands.w	r5, r5, #8
 8013192:	d1f8      	bne.n	8013186 <_strtol_l.isra.0+0x1e>
 8013194:	2c2d      	cmp	r4, #45	; 0x2d
 8013196:	d134      	bne.n	8013202 <_strtol_l.isra.0+0x9a>
 8013198:	f89e 4000 	ldrb.w	r4, [lr]
 801319c:	f04f 0801 	mov.w	r8, #1
 80131a0:	f106 0e02 	add.w	lr, r6, #2
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d05c      	beq.n	8013262 <_strtol_l.isra.0+0xfa>
 80131a8:	2b10      	cmp	r3, #16
 80131aa:	d10c      	bne.n	80131c6 <_strtol_l.isra.0+0x5e>
 80131ac:	2c30      	cmp	r4, #48	; 0x30
 80131ae:	d10a      	bne.n	80131c6 <_strtol_l.isra.0+0x5e>
 80131b0:	f89e 4000 	ldrb.w	r4, [lr]
 80131b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80131b8:	2c58      	cmp	r4, #88	; 0x58
 80131ba:	d14d      	bne.n	8013258 <_strtol_l.isra.0+0xf0>
 80131bc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80131c0:	2310      	movs	r3, #16
 80131c2:	f10e 0e02 	add.w	lr, lr, #2
 80131c6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80131ca:	f10c 3cff 	add.w	ip, ip, #4294967295
 80131ce:	2600      	movs	r6, #0
 80131d0:	fbbc f9f3 	udiv	r9, ip, r3
 80131d4:	4635      	mov	r5, r6
 80131d6:	fb03 ca19 	mls	sl, r3, r9, ip
 80131da:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80131de:	2f09      	cmp	r7, #9
 80131e0:	d818      	bhi.n	8013214 <_strtol_l.isra.0+0xac>
 80131e2:	463c      	mov	r4, r7
 80131e4:	42a3      	cmp	r3, r4
 80131e6:	dd24      	ble.n	8013232 <_strtol_l.isra.0+0xca>
 80131e8:	2e00      	cmp	r6, #0
 80131ea:	db1f      	blt.n	801322c <_strtol_l.isra.0+0xc4>
 80131ec:	45a9      	cmp	r9, r5
 80131ee:	d31d      	bcc.n	801322c <_strtol_l.isra.0+0xc4>
 80131f0:	d101      	bne.n	80131f6 <_strtol_l.isra.0+0x8e>
 80131f2:	45a2      	cmp	sl, r4
 80131f4:	db1a      	blt.n	801322c <_strtol_l.isra.0+0xc4>
 80131f6:	fb05 4503 	mla	r5, r5, r3, r4
 80131fa:	2601      	movs	r6, #1
 80131fc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8013200:	e7eb      	b.n	80131da <_strtol_l.isra.0+0x72>
 8013202:	2c2b      	cmp	r4, #43	; 0x2b
 8013204:	bf08      	it	eq
 8013206:	f89e 4000 	ldrbeq.w	r4, [lr]
 801320a:	46a8      	mov	r8, r5
 801320c:	bf08      	it	eq
 801320e:	f106 0e02 	addeq.w	lr, r6, #2
 8013212:	e7c7      	b.n	80131a4 <_strtol_l.isra.0+0x3c>
 8013214:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013218:	2f19      	cmp	r7, #25
 801321a:	d801      	bhi.n	8013220 <_strtol_l.isra.0+0xb8>
 801321c:	3c37      	subs	r4, #55	; 0x37
 801321e:	e7e1      	b.n	80131e4 <_strtol_l.isra.0+0x7c>
 8013220:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013224:	2f19      	cmp	r7, #25
 8013226:	d804      	bhi.n	8013232 <_strtol_l.isra.0+0xca>
 8013228:	3c57      	subs	r4, #87	; 0x57
 801322a:	e7db      	b.n	80131e4 <_strtol_l.isra.0+0x7c>
 801322c:	f04f 36ff 	mov.w	r6, #4294967295
 8013230:	e7e4      	b.n	80131fc <_strtol_l.isra.0+0x94>
 8013232:	2e00      	cmp	r6, #0
 8013234:	da05      	bge.n	8013242 <_strtol_l.isra.0+0xda>
 8013236:	2322      	movs	r3, #34	; 0x22
 8013238:	6003      	str	r3, [r0, #0]
 801323a:	4665      	mov	r5, ip
 801323c:	b942      	cbnz	r2, 8013250 <_strtol_l.isra.0+0xe8>
 801323e:	4628      	mov	r0, r5
 8013240:	e79d      	b.n	801317e <_strtol_l.isra.0+0x16>
 8013242:	f1b8 0f00 	cmp.w	r8, #0
 8013246:	d000      	beq.n	801324a <_strtol_l.isra.0+0xe2>
 8013248:	426d      	negs	r5, r5
 801324a:	2a00      	cmp	r2, #0
 801324c:	d0f7      	beq.n	801323e <_strtol_l.isra.0+0xd6>
 801324e:	b10e      	cbz	r6, 8013254 <_strtol_l.isra.0+0xec>
 8013250:	f10e 31ff 	add.w	r1, lr, #4294967295
 8013254:	6011      	str	r1, [r2, #0]
 8013256:	e7f2      	b.n	801323e <_strtol_l.isra.0+0xd6>
 8013258:	2430      	movs	r4, #48	; 0x30
 801325a:	2b00      	cmp	r3, #0
 801325c:	d1b3      	bne.n	80131c6 <_strtol_l.isra.0+0x5e>
 801325e:	2308      	movs	r3, #8
 8013260:	e7b1      	b.n	80131c6 <_strtol_l.isra.0+0x5e>
 8013262:	2c30      	cmp	r4, #48	; 0x30
 8013264:	d0a4      	beq.n	80131b0 <_strtol_l.isra.0+0x48>
 8013266:	230a      	movs	r3, #10
 8013268:	e7ad      	b.n	80131c6 <_strtol_l.isra.0+0x5e>
 801326a:	bf00      	nop
 801326c:	08018931 	.word	0x08018931

08013270 <_strtol_r>:
 8013270:	f7ff bf7a 	b.w	8013168 <_strtol_l.isra.0>

08013274 <_strtoul_l.isra.0>:
 8013274:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013278:	4e3b      	ldr	r6, [pc, #236]	; (8013368 <_strtoul_l.isra.0+0xf4>)
 801327a:	4686      	mov	lr, r0
 801327c:	468c      	mov	ip, r1
 801327e:	4660      	mov	r0, ip
 8013280:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8013284:	5da5      	ldrb	r5, [r4, r6]
 8013286:	f015 0508 	ands.w	r5, r5, #8
 801328a:	d1f8      	bne.n	801327e <_strtoul_l.isra.0+0xa>
 801328c:	2c2d      	cmp	r4, #45	; 0x2d
 801328e:	d134      	bne.n	80132fa <_strtoul_l.isra.0+0x86>
 8013290:	f89c 4000 	ldrb.w	r4, [ip]
 8013294:	f04f 0801 	mov.w	r8, #1
 8013298:	f100 0c02 	add.w	ip, r0, #2
 801329c:	2b00      	cmp	r3, #0
 801329e:	d05e      	beq.n	801335e <_strtoul_l.isra.0+0xea>
 80132a0:	2b10      	cmp	r3, #16
 80132a2:	d10c      	bne.n	80132be <_strtoul_l.isra.0+0x4a>
 80132a4:	2c30      	cmp	r4, #48	; 0x30
 80132a6:	d10a      	bne.n	80132be <_strtoul_l.isra.0+0x4a>
 80132a8:	f89c 0000 	ldrb.w	r0, [ip]
 80132ac:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80132b0:	2858      	cmp	r0, #88	; 0x58
 80132b2:	d14f      	bne.n	8013354 <_strtoul_l.isra.0+0xe0>
 80132b4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80132b8:	2310      	movs	r3, #16
 80132ba:	f10c 0c02 	add.w	ip, ip, #2
 80132be:	f04f 37ff 	mov.w	r7, #4294967295
 80132c2:	2500      	movs	r5, #0
 80132c4:	fbb7 f7f3 	udiv	r7, r7, r3
 80132c8:	fb03 f907 	mul.w	r9, r3, r7
 80132cc:	ea6f 0909 	mvn.w	r9, r9
 80132d0:	4628      	mov	r0, r5
 80132d2:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80132d6:	2e09      	cmp	r6, #9
 80132d8:	d818      	bhi.n	801330c <_strtoul_l.isra.0+0x98>
 80132da:	4634      	mov	r4, r6
 80132dc:	42a3      	cmp	r3, r4
 80132de:	dd24      	ble.n	801332a <_strtoul_l.isra.0+0xb6>
 80132e0:	2d00      	cmp	r5, #0
 80132e2:	db1f      	blt.n	8013324 <_strtoul_l.isra.0+0xb0>
 80132e4:	4287      	cmp	r7, r0
 80132e6:	d31d      	bcc.n	8013324 <_strtoul_l.isra.0+0xb0>
 80132e8:	d101      	bne.n	80132ee <_strtoul_l.isra.0+0x7a>
 80132ea:	45a1      	cmp	r9, r4
 80132ec:	db1a      	blt.n	8013324 <_strtoul_l.isra.0+0xb0>
 80132ee:	fb00 4003 	mla	r0, r0, r3, r4
 80132f2:	2501      	movs	r5, #1
 80132f4:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80132f8:	e7eb      	b.n	80132d2 <_strtoul_l.isra.0+0x5e>
 80132fa:	2c2b      	cmp	r4, #43	; 0x2b
 80132fc:	bf08      	it	eq
 80132fe:	f89c 4000 	ldrbeq.w	r4, [ip]
 8013302:	46a8      	mov	r8, r5
 8013304:	bf08      	it	eq
 8013306:	f100 0c02 	addeq.w	ip, r0, #2
 801330a:	e7c7      	b.n	801329c <_strtoul_l.isra.0+0x28>
 801330c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8013310:	2e19      	cmp	r6, #25
 8013312:	d801      	bhi.n	8013318 <_strtoul_l.isra.0+0xa4>
 8013314:	3c37      	subs	r4, #55	; 0x37
 8013316:	e7e1      	b.n	80132dc <_strtoul_l.isra.0+0x68>
 8013318:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801331c:	2e19      	cmp	r6, #25
 801331e:	d804      	bhi.n	801332a <_strtoul_l.isra.0+0xb6>
 8013320:	3c57      	subs	r4, #87	; 0x57
 8013322:	e7db      	b.n	80132dc <_strtoul_l.isra.0+0x68>
 8013324:	f04f 35ff 	mov.w	r5, #4294967295
 8013328:	e7e4      	b.n	80132f4 <_strtoul_l.isra.0+0x80>
 801332a:	2d00      	cmp	r5, #0
 801332c:	da07      	bge.n	801333e <_strtoul_l.isra.0+0xca>
 801332e:	2322      	movs	r3, #34	; 0x22
 8013330:	f8ce 3000 	str.w	r3, [lr]
 8013334:	f04f 30ff 	mov.w	r0, #4294967295
 8013338:	b942      	cbnz	r2, 801334c <_strtoul_l.isra.0+0xd8>
 801333a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801333e:	f1b8 0f00 	cmp.w	r8, #0
 8013342:	d000      	beq.n	8013346 <_strtoul_l.isra.0+0xd2>
 8013344:	4240      	negs	r0, r0
 8013346:	2a00      	cmp	r2, #0
 8013348:	d0f7      	beq.n	801333a <_strtoul_l.isra.0+0xc6>
 801334a:	b10d      	cbz	r5, 8013350 <_strtoul_l.isra.0+0xdc>
 801334c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8013350:	6011      	str	r1, [r2, #0]
 8013352:	e7f2      	b.n	801333a <_strtoul_l.isra.0+0xc6>
 8013354:	2430      	movs	r4, #48	; 0x30
 8013356:	2b00      	cmp	r3, #0
 8013358:	d1b1      	bne.n	80132be <_strtoul_l.isra.0+0x4a>
 801335a:	2308      	movs	r3, #8
 801335c:	e7af      	b.n	80132be <_strtoul_l.isra.0+0x4a>
 801335e:	2c30      	cmp	r4, #48	; 0x30
 8013360:	d0a2      	beq.n	80132a8 <_strtoul_l.isra.0+0x34>
 8013362:	230a      	movs	r3, #10
 8013364:	e7ab      	b.n	80132be <_strtoul_l.isra.0+0x4a>
 8013366:	bf00      	nop
 8013368:	08018931 	.word	0x08018931

0801336c <_strtoul_r>:
 801336c:	f7ff bf82 	b.w	8013274 <_strtoul_l.isra.0>

08013370 <strtoul>:
 8013370:	4613      	mov	r3, r2
 8013372:	460a      	mov	r2, r1
 8013374:	4601      	mov	r1, r0
 8013376:	4802      	ldr	r0, [pc, #8]	; (8013380 <strtoul+0x10>)
 8013378:	6800      	ldr	r0, [r0, #0]
 801337a:	f7ff bf7b 	b.w	8013274 <_strtoul_l.isra.0>
 801337e:	bf00      	nop
 8013380:	20000040 	.word	0x20000040

08013384 <__tzcalc_limits>:
 8013384:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013388:	4680      	mov	r8, r0
 801338a:	f001 fe43 	bl	8015014 <__gettzinfo>
 801338e:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8013392:	4598      	cmp	r8, r3
 8013394:	f340 8098 	ble.w	80134c8 <__tzcalc_limits+0x144>
 8013398:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 801339c:	4443      	add	r3, r8
 801339e:	109b      	asrs	r3, r3, #2
 80133a0:	f240 126d 	movw	r2, #365	; 0x16d
 80133a4:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 80133a8:	fb02 3505 	mla	r5, r2, r5, r3
 80133ac:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80133b0:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 80133b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80133b8:	441d      	add	r5, r3
 80133ba:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80133be:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80133c2:	fb98 f7f3 	sdiv	r7, r8, r3
 80133c6:	fb03 8717 	mls	r7, r3, r7, r8
 80133ca:	4442      	add	r2, r8
 80133cc:	fab7 fc87 	clz	ip, r7
 80133d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80133d4:	f008 0303 	and.w	r3, r8, #3
 80133d8:	4415      	add	r5, r2
 80133da:	2264      	movs	r2, #100	; 0x64
 80133dc:	f8c0 8004 	str.w	r8, [r0, #4]
 80133e0:	fb98 f6f2 	sdiv	r6, r8, r2
 80133e4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80133e8:	fb02 8616 	mls	r6, r2, r6, r8
 80133ec:	4604      	mov	r4, r0
 80133ee:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 80133f2:	9300      	str	r3, [sp, #0]
 80133f4:	f04f 0e07 	mov.w	lr, #7
 80133f8:	7a22      	ldrb	r2, [r4, #8]
 80133fa:	6963      	ldr	r3, [r4, #20]
 80133fc:	2a4a      	cmp	r2, #74	; 0x4a
 80133fe:	d128      	bne.n	8013452 <__tzcalc_limits+0xce>
 8013400:	9900      	ldr	r1, [sp, #0]
 8013402:	18ea      	adds	r2, r5, r3
 8013404:	b901      	cbnz	r1, 8013408 <__tzcalc_limits+0x84>
 8013406:	b906      	cbnz	r6, 801340a <__tzcalc_limits+0x86>
 8013408:	bb0f      	cbnz	r7, 801344e <__tzcalc_limits+0xca>
 801340a:	2b3b      	cmp	r3, #59	; 0x3b
 801340c:	bfd4      	ite	le
 801340e:	2300      	movle	r3, #0
 8013410:	2301      	movgt	r3, #1
 8013412:	4413      	add	r3, r2
 8013414:	1e5a      	subs	r2, r3, #1
 8013416:	69a3      	ldr	r3, [r4, #24]
 8013418:	492c      	ldr	r1, [pc, #176]	; (80134cc <__tzcalc_limits+0x148>)
 801341a:	fb01 3202 	mla	r2, r1, r2, r3
 801341e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013420:	4413      	add	r3, r2
 8013422:	461a      	mov	r2, r3
 8013424:	17db      	asrs	r3, r3, #31
 8013426:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801342a:	3428      	adds	r4, #40	; 0x28
 801342c:	45a3      	cmp	fp, r4
 801342e:	d1e3      	bne.n	80133f8 <__tzcalc_limits+0x74>
 8013430:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8013434:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8013438:	4294      	cmp	r4, r2
 801343a:	eb75 0303 	sbcs.w	r3, r5, r3
 801343e:	bfb4      	ite	lt
 8013440:	2301      	movlt	r3, #1
 8013442:	2300      	movge	r3, #0
 8013444:	6003      	str	r3, [r0, #0]
 8013446:	2001      	movs	r0, #1
 8013448:	b003      	add	sp, #12
 801344a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801344e:	2300      	movs	r3, #0
 8013450:	e7df      	b.n	8013412 <__tzcalc_limits+0x8e>
 8013452:	2a44      	cmp	r2, #68	; 0x44
 8013454:	d101      	bne.n	801345a <__tzcalc_limits+0xd6>
 8013456:	18ea      	adds	r2, r5, r3
 8013458:	e7dd      	b.n	8013416 <__tzcalc_limits+0x92>
 801345a:	9a00      	ldr	r2, [sp, #0]
 801345c:	bb72      	cbnz	r2, 80134bc <__tzcalc_limits+0x138>
 801345e:	2e00      	cmp	r6, #0
 8013460:	bf0c      	ite	eq
 8013462:	46e0      	moveq	r8, ip
 8013464:	f04f 0801 	movne.w	r8, #1
 8013468:	4919      	ldr	r1, [pc, #100]	; (80134d0 <__tzcalc_limits+0x14c>)
 801346a:	68e2      	ldr	r2, [r4, #12]
 801346c:	9201      	str	r2, [sp, #4]
 801346e:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8013472:	fb0a 1808 	mla	r8, sl, r8, r1
 8013476:	462a      	mov	r2, r5
 8013478:	f04f 0900 	mov.w	r9, #0
 801347c:	f1a8 0804 	sub.w	r8, r8, #4
 8013480:	9901      	ldr	r1, [sp, #4]
 8013482:	f109 0901 	add.w	r9, r9, #1
 8013486:	4549      	cmp	r1, r9
 8013488:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 801348c:	dc18      	bgt.n	80134c0 <__tzcalc_limits+0x13c>
 801348e:	f102 0804 	add.w	r8, r2, #4
 8013492:	fb98 f9fe 	sdiv	r9, r8, lr
 8013496:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 801349a:	eba8 0909 	sub.w	r9, r8, r9
 801349e:	ebb3 0909 	subs.w	r9, r3, r9
 80134a2:	6923      	ldr	r3, [r4, #16]
 80134a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80134a8:	bf48      	it	mi
 80134aa:	f109 0907 	addmi.w	r9, r9, #7
 80134ae:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80134b2:	444b      	add	r3, r9
 80134b4:	4553      	cmp	r3, sl
 80134b6:	da05      	bge.n	80134c4 <__tzcalc_limits+0x140>
 80134b8:	441a      	add	r2, r3
 80134ba:	e7ac      	b.n	8013416 <__tzcalc_limits+0x92>
 80134bc:	46e0      	mov	r8, ip
 80134be:	e7d3      	b.n	8013468 <__tzcalc_limits+0xe4>
 80134c0:	4452      	add	r2, sl
 80134c2:	e7dd      	b.n	8013480 <__tzcalc_limits+0xfc>
 80134c4:	3b07      	subs	r3, #7
 80134c6:	e7f5      	b.n	80134b4 <__tzcalc_limits+0x130>
 80134c8:	2000      	movs	r0, #0
 80134ca:	e7bd      	b.n	8013448 <__tzcalc_limits+0xc4>
 80134cc:	00015180 	.word	0x00015180
 80134d0:	080187cc 	.word	0x080187cc

080134d4 <__tz_lock>:
 80134d4:	4801      	ldr	r0, [pc, #4]	; (80134dc <__tz_lock+0x8>)
 80134d6:	f7fd bc34 	b.w	8010d42 <__retarget_lock_acquire>
 80134da:	bf00      	nop
 80134dc:	20005737 	.word	0x20005737

080134e0 <__tz_unlock>:
 80134e0:	4801      	ldr	r0, [pc, #4]	; (80134e8 <__tz_unlock+0x8>)
 80134e2:	f7fd bc30 	b.w	8010d46 <__retarget_lock_release>
 80134e6:	bf00      	nop
 80134e8:	20005737 	.word	0x20005737

080134ec <_tzset_unlocked>:
 80134ec:	4b01      	ldr	r3, [pc, #4]	; (80134f4 <_tzset_unlocked+0x8>)
 80134ee:	6818      	ldr	r0, [r3, #0]
 80134f0:	f000 b802 	b.w	80134f8 <_tzset_unlocked_r>
 80134f4:	20000040 	.word	0x20000040

080134f8 <_tzset_unlocked_r>:
 80134f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134fc:	b08d      	sub	sp, #52	; 0x34
 80134fe:	4607      	mov	r7, r0
 8013500:	f001 fd88 	bl	8015014 <__gettzinfo>
 8013504:	49ae      	ldr	r1, [pc, #696]	; (80137c0 <_tzset_unlocked_r+0x2c8>)
 8013506:	4eaf      	ldr	r6, [pc, #700]	; (80137c4 <_tzset_unlocked_r+0x2cc>)
 8013508:	4605      	mov	r5, r0
 801350a:	4638      	mov	r0, r7
 801350c:	f001 fd7a 	bl	8015004 <_getenv_r>
 8013510:	4604      	mov	r4, r0
 8013512:	b970      	cbnz	r0, 8013532 <_tzset_unlocked_r+0x3a>
 8013514:	4bac      	ldr	r3, [pc, #688]	; (80137c8 <_tzset_unlocked_r+0x2d0>)
 8013516:	4aad      	ldr	r2, [pc, #692]	; (80137cc <_tzset_unlocked_r+0x2d4>)
 8013518:	6018      	str	r0, [r3, #0]
 801351a:	4bad      	ldr	r3, [pc, #692]	; (80137d0 <_tzset_unlocked_r+0x2d8>)
 801351c:	6018      	str	r0, [r3, #0]
 801351e:	4bad      	ldr	r3, [pc, #692]	; (80137d4 <_tzset_unlocked_r+0x2dc>)
 8013520:	6830      	ldr	r0, [r6, #0]
 8013522:	e9c3 2200 	strd	r2, r2, [r3]
 8013526:	f7fd fc19 	bl	8010d5c <free>
 801352a:	6034      	str	r4, [r6, #0]
 801352c:	b00d      	add	sp, #52	; 0x34
 801352e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013532:	6831      	ldr	r1, [r6, #0]
 8013534:	2900      	cmp	r1, #0
 8013536:	d15f      	bne.n	80135f8 <_tzset_unlocked_r+0x100>
 8013538:	6830      	ldr	r0, [r6, #0]
 801353a:	f7fd fc0f 	bl	8010d5c <free>
 801353e:	4620      	mov	r0, r4
 8013540:	f7ec fe60 	bl	8000204 <strlen>
 8013544:	1c41      	adds	r1, r0, #1
 8013546:	4638      	mov	r0, r7
 8013548:	f7fd ff0e 	bl	8011368 <_malloc_r>
 801354c:	6030      	str	r0, [r6, #0]
 801354e:	2800      	cmp	r0, #0
 8013550:	d157      	bne.n	8013602 <_tzset_unlocked_r+0x10a>
 8013552:	7823      	ldrb	r3, [r4, #0]
 8013554:	4aa0      	ldr	r2, [pc, #640]	; (80137d8 <_tzset_unlocked_r+0x2e0>)
 8013556:	49a1      	ldr	r1, [pc, #644]	; (80137dc <_tzset_unlocked_r+0x2e4>)
 8013558:	2b3a      	cmp	r3, #58	; 0x3a
 801355a:	bf08      	it	eq
 801355c:	3401      	addeq	r4, #1
 801355e:	ae0a      	add	r6, sp, #40	; 0x28
 8013560:	4633      	mov	r3, r6
 8013562:	4620      	mov	r0, r4
 8013564:	f7fe ff46 	bl	80123f4 <siscanf>
 8013568:	2800      	cmp	r0, #0
 801356a:	dddf      	ble.n	801352c <_tzset_unlocked_r+0x34>
 801356c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801356e:	18e7      	adds	r7, r4, r3
 8013570:	5ce3      	ldrb	r3, [r4, r3]
 8013572:	2b2d      	cmp	r3, #45	; 0x2d
 8013574:	d149      	bne.n	801360a <_tzset_unlocked_r+0x112>
 8013576:	3701      	adds	r7, #1
 8013578:	f04f 34ff 	mov.w	r4, #4294967295
 801357c:	f10d 0a20 	add.w	sl, sp, #32
 8013580:	f10d 0b1e 	add.w	fp, sp, #30
 8013584:	f04f 0800 	mov.w	r8, #0
 8013588:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 801358c:	4994      	ldr	r1, [pc, #592]	; (80137e0 <_tzset_unlocked_r+0x2e8>)
 801358e:	9603      	str	r6, [sp, #12]
 8013590:	f8cd b000 	str.w	fp, [sp]
 8013594:	4633      	mov	r3, r6
 8013596:	aa07      	add	r2, sp, #28
 8013598:	4638      	mov	r0, r7
 801359a:	f8ad 801e 	strh.w	r8, [sp, #30]
 801359e:	f8ad 8020 	strh.w	r8, [sp, #32]
 80135a2:	f7fe ff27 	bl	80123f4 <siscanf>
 80135a6:	4540      	cmp	r0, r8
 80135a8:	ddc0      	ble.n	801352c <_tzset_unlocked_r+0x34>
 80135aa:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80135ae:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80135b2:	f8df 9238 	ldr.w	r9, [pc, #568]	; 80137ec <_tzset_unlocked_r+0x2f4>
 80135b6:	213c      	movs	r1, #60	; 0x3c
 80135b8:	fb01 2203 	mla	r2, r1, r3, r2
 80135bc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80135c0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80135c4:	fb01 2303 	mla	r3, r1, r3, r2
 80135c8:	435c      	muls	r4, r3
 80135ca:	62ac      	str	r4, [r5, #40]	; 0x28
 80135cc:	4c81      	ldr	r4, [pc, #516]	; (80137d4 <_tzset_unlocked_r+0x2dc>)
 80135ce:	4b82      	ldr	r3, [pc, #520]	; (80137d8 <_tzset_unlocked_r+0x2e0>)
 80135d0:	6023      	str	r3, [r4, #0]
 80135d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80135d4:	4981      	ldr	r1, [pc, #516]	; (80137dc <_tzset_unlocked_r+0x2e4>)
 80135d6:	441f      	add	r7, r3
 80135d8:	464a      	mov	r2, r9
 80135da:	4633      	mov	r3, r6
 80135dc:	4638      	mov	r0, r7
 80135de:	f7fe ff09 	bl	80123f4 <siscanf>
 80135e2:	4540      	cmp	r0, r8
 80135e4:	dc16      	bgt.n	8013614 <_tzset_unlocked_r+0x11c>
 80135e6:	6823      	ldr	r3, [r4, #0]
 80135e8:	6063      	str	r3, [r4, #4]
 80135ea:	4b77      	ldr	r3, [pc, #476]	; (80137c8 <_tzset_unlocked_r+0x2d0>)
 80135ec:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80135ee:	601a      	str	r2, [r3, #0]
 80135f0:	4b77      	ldr	r3, [pc, #476]	; (80137d0 <_tzset_unlocked_r+0x2d8>)
 80135f2:	f8c3 8000 	str.w	r8, [r3]
 80135f6:	e799      	b.n	801352c <_tzset_unlocked_r+0x34>
 80135f8:	f7ec fdfa 	bl	80001f0 <strcmp>
 80135fc:	2800      	cmp	r0, #0
 80135fe:	d19b      	bne.n	8013538 <_tzset_unlocked_r+0x40>
 8013600:	e794      	b.n	801352c <_tzset_unlocked_r+0x34>
 8013602:	4621      	mov	r1, r4
 8013604:	f7fe ff67 	bl	80124d6 <strcpy>
 8013608:	e7a3      	b.n	8013552 <_tzset_unlocked_r+0x5a>
 801360a:	2b2b      	cmp	r3, #43	; 0x2b
 801360c:	bf08      	it	eq
 801360e:	3701      	addeq	r7, #1
 8013610:	2401      	movs	r4, #1
 8013612:	e7b3      	b.n	801357c <_tzset_unlocked_r+0x84>
 8013614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013616:	f8c4 9004 	str.w	r9, [r4, #4]
 801361a:	18fc      	adds	r4, r7, r3
 801361c:	5cfb      	ldrb	r3, [r7, r3]
 801361e:	2b2d      	cmp	r3, #45	; 0x2d
 8013620:	f040 808b 	bne.w	801373a <_tzset_unlocked_r+0x242>
 8013624:	3401      	adds	r4, #1
 8013626:	f04f 37ff 	mov.w	r7, #4294967295
 801362a:	2300      	movs	r3, #0
 801362c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8013630:	f8ad 301e 	strh.w	r3, [sp, #30]
 8013634:	f8ad 3020 	strh.w	r3, [sp, #32]
 8013638:	930a      	str	r3, [sp, #40]	; 0x28
 801363a:	e9cd a602 	strd	sl, r6, [sp, #8]
 801363e:	e9cd b600 	strd	fp, r6, [sp]
 8013642:	4967      	ldr	r1, [pc, #412]	; (80137e0 <_tzset_unlocked_r+0x2e8>)
 8013644:	4633      	mov	r3, r6
 8013646:	aa07      	add	r2, sp, #28
 8013648:	4620      	mov	r0, r4
 801364a:	f7fe fed3 	bl	80123f4 <siscanf>
 801364e:	2800      	cmp	r0, #0
 8013650:	dc78      	bgt.n	8013744 <_tzset_unlocked_r+0x24c>
 8013652:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8013654:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 8013658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801365a:	652f      	str	r7, [r5, #80]	; 0x50
 801365c:	441c      	add	r4, r3
 801365e:	462f      	mov	r7, r5
 8013660:	f04f 0900 	mov.w	r9, #0
 8013664:	7823      	ldrb	r3, [r4, #0]
 8013666:	2b2c      	cmp	r3, #44	; 0x2c
 8013668:	bf08      	it	eq
 801366a:	3401      	addeq	r4, #1
 801366c:	f894 8000 	ldrb.w	r8, [r4]
 8013670:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8013674:	d178      	bne.n	8013768 <_tzset_unlocked_r+0x270>
 8013676:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 801367a:	e9cd 6301 	strd	r6, r3, [sp, #4]
 801367e:	ab09      	add	r3, sp, #36	; 0x24
 8013680:	9300      	str	r3, [sp, #0]
 8013682:	4958      	ldr	r1, [pc, #352]	; (80137e4 <_tzset_unlocked_r+0x2ec>)
 8013684:	9603      	str	r6, [sp, #12]
 8013686:	4633      	mov	r3, r6
 8013688:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 801368c:	4620      	mov	r0, r4
 801368e:	f7fe feb1 	bl	80123f4 <siscanf>
 8013692:	2803      	cmp	r0, #3
 8013694:	f47f af4a 	bne.w	801352c <_tzset_unlocked_r+0x34>
 8013698:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 801369c:	1e4b      	subs	r3, r1, #1
 801369e:	2b0b      	cmp	r3, #11
 80136a0:	f63f af44 	bhi.w	801352c <_tzset_unlocked_r+0x34>
 80136a4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80136a8:	1e53      	subs	r3, r2, #1
 80136aa:	2b04      	cmp	r3, #4
 80136ac:	f63f af3e 	bhi.w	801352c <_tzset_unlocked_r+0x34>
 80136b0:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 80136b4:	2b06      	cmp	r3, #6
 80136b6:	f63f af39 	bhi.w	801352c <_tzset_unlocked_r+0x34>
 80136ba:	e9c7 1203 	strd	r1, r2, [r7, #12]
 80136be:	f887 8008 	strb.w	r8, [r7, #8]
 80136c2:	617b      	str	r3, [r7, #20]
 80136c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80136c6:	eb04 0803 	add.w	r8, r4, r3
 80136ca:	2302      	movs	r3, #2
 80136cc:	f8ad 301c 	strh.w	r3, [sp, #28]
 80136d0:	2300      	movs	r3, #0
 80136d2:	f8ad 301e 	strh.w	r3, [sp, #30]
 80136d6:	f8ad 3020 	strh.w	r3, [sp, #32]
 80136da:	930a      	str	r3, [sp, #40]	; 0x28
 80136dc:	f898 3000 	ldrb.w	r3, [r8]
 80136e0:	2b2f      	cmp	r3, #47	; 0x2f
 80136e2:	d109      	bne.n	80136f8 <_tzset_unlocked_r+0x200>
 80136e4:	e9cd a602 	strd	sl, r6, [sp, #8]
 80136e8:	e9cd b600 	strd	fp, r6, [sp]
 80136ec:	493e      	ldr	r1, [pc, #248]	; (80137e8 <_tzset_unlocked_r+0x2f0>)
 80136ee:	4633      	mov	r3, r6
 80136f0:	aa07      	add	r2, sp, #28
 80136f2:	4640      	mov	r0, r8
 80136f4:	f7fe fe7e 	bl	80123f4 <siscanf>
 80136f8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80136fc:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8013700:	213c      	movs	r1, #60	; 0x3c
 8013702:	fb01 2203 	mla	r2, r1, r3, r2
 8013706:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801370a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801370e:	fb01 2303 	mla	r3, r1, r3, r2
 8013712:	61bb      	str	r3, [r7, #24]
 8013714:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013716:	3728      	adds	r7, #40	; 0x28
 8013718:	4444      	add	r4, r8
 801371a:	f1b9 0f00 	cmp.w	r9, #0
 801371e:	d020      	beq.n	8013762 <_tzset_unlocked_r+0x26a>
 8013720:	6868      	ldr	r0, [r5, #4]
 8013722:	f7ff fe2f 	bl	8013384 <__tzcalc_limits>
 8013726:	4b28      	ldr	r3, [pc, #160]	; (80137c8 <_tzset_unlocked_r+0x2d0>)
 8013728:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801372a:	601a      	str	r2, [r3, #0]
 801372c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801372e:	1a9b      	subs	r3, r3, r2
 8013730:	4a27      	ldr	r2, [pc, #156]	; (80137d0 <_tzset_unlocked_r+0x2d8>)
 8013732:	bf18      	it	ne
 8013734:	2301      	movne	r3, #1
 8013736:	6013      	str	r3, [r2, #0]
 8013738:	e6f8      	b.n	801352c <_tzset_unlocked_r+0x34>
 801373a:	2b2b      	cmp	r3, #43	; 0x2b
 801373c:	bf08      	it	eq
 801373e:	3401      	addeq	r4, #1
 8013740:	2701      	movs	r7, #1
 8013742:	e772      	b.n	801362a <_tzset_unlocked_r+0x132>
 8013744:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8013748:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801374c:	213c      	movs	r1, #60	; 0x3c
 801374e:	fb01 2203 	mla	r2, r1, r3, r2
 8013752:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013756:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801375a:	fb01 2303 	mla	r3, r1, r3, r2
 801375e:	435f      	muls	r7, r3
 8013760:	e77a      	b.n	8013658 <_tzset_unlocked_r+0x160>
 8013762:	f04f 0901 	mov.w	r9, #1
 8013766:	e77d      	b.n	8013664 <_tzset_unlocked_r+0x16c>
 8013768:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 801376c:	bf06      	itte	eq
 801376e:	3401      	addeq	r4, #1
 8013770:	4643      	moveq	r3, r8
 8013772:	2344      	movne	r3, #68	; 0x44
 8013774:	220a      	movs	r2, #10
 8013776:	a90b      	add	r1, sp, #44	; 0x2c
 8013778:	4620      	mov	r0, r4
 801377a:	9305      	str	r3, [sp, #20]
 801377c:	f7ff fdf8 	bl	8013370 <strtoul>
 8013780:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8013784:	9b05      	ldr	r3, [sp, #20]
 8013786:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 801378a:	45a0      	cmp	r8, r4
 801378c:	d114      	bne.n	80137b8 <_tzset_unlocked_r+0x2c0>
 801378e:	234d      	movs	r3, #77	; 0x4d
 8013790:	f1b9 0f00 	cmp.w	r9, #0
 8013794:	d107      	bne.n	80137a6 <_tzset_unlocked_r+0x2ae>
 8013796:	722b      	strb	r3, [r5, #8]
 8013798:	2103      	movs	r1, #3
 801379a:	2302      	movs	r3, #2
 801379c:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80137a0:	f8c5 9014 	str.w	r9, [r5, #20]
 80137a4:	e791      	b.n	80136ca <_tzset_unlocked_r+0x1d2>
 80137a6:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80137aa:	220b      	movs	r2, #11
 80137ac:	2301      	movs	r3, #1
 80137ae:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80137b2:	2300      	movs	r3, #0
 80137b4:	63eb      	str	r3, [r5, #60]	; 0x3c
 80137b6:	e788      	b.n	80136ca <_tzset_unlocked_r+0x1d2>
 80137b8:	b280      	uxth	r0, r0
 80137ba:	723b      	strb	r3, [r7, #8]
 80137bc:	6178      	str	r0, [r7, #20]
 80137be:	e784      	b.n	80136ca <_tzset_unlocked_r+0x1d2>
 80137c0:	080188b8 	.word	0x080188b8
 80137c4:	20004fd0 	.word	0x20004fd0
 80137c8:	20004fd8 	.word	0x20004fd8
 80137cc:	080188bb 	.word	0x080188bb
 80137d0:	20004fd4 	.word	0x20004fd4
 80137d4:	200000a4 	.word	0x200000a4
 80137d8:	20004fc3 	.word	0x20004fc3
 80137dc:	080188bf 	.word	0x080188bf
 80137e0:	080188e2 	.word	0x080188e2
 80137e4:	080188ce 	.word	0x080188ce
 80137e8:	080188e1 	.word	0x080188e1
 80137ec:	20004fb8 	.word	0x20004fb8

080137f0 <__swbuf_r>:
 80137f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80137f2:	460e      	mov	r6, r1
 80137f4:	4614      	mov	r4, r2
 80137f6:	4605      	mov	r5, r0
 80137f8:	b118      	cbz	r0, 8013802 <__swbuf_r+0x12>
 80137fa:	6983      	ldr	r3, [r0, #24]
 80137fc:	b90b      	cbnz	r3, 8013802 <__swbuf_r+0x12>
 80137fe:	f7fd f8c1 	bl	8010984 <__sinit>
 8013802:	4b21      	ldr	r3, [pc, #132]	; (8013888 <__swbuf_r+0x98>)
 8013804:	429c      	cmp	r4, r3
 8013806:	d12b      	bne.n	8013860 <__swbuf_r+0x70>
 8013808:	686c      	ldr	r4, [r5, #4]
 801380a:	69a3      	ldr	r3, [r4, #24]
 801380c:	60a3      	str	r3, [r4, #8]
 801380e:	89a3      	ldrh	r3, [r4, #12]
 8013810:	071a      	lsls	r2, r3, #28
 8013812:	d52f      	bpl.n	8013874 <__swbuf_r+0x84>
 8013814:	6923      	ldr	r3, [r4, #16]
 8013816:	b36b      	cbz	r3, 8013874 <__swbuf_r+0x84>
 8013818:	6923      	ldr	r3, [r4, #16]
 801381a:	6820      	ldr	r0, [r4, #0]
 801381c:	1ac0      	subs	r0, r0, r3
 801381e:	6963      	ldr	r3, [r4, #20]
 8013820:	b2f6      	uxtb	r6, r6
 8013822:	4283      	cmp	r3, r0
 8013824:	4637      	mov	r7, r6
 8013826:	dc04      	bgt.n	8013832 <__swbuf_r+0x42>
 8013828:	4621      	mov	r1, r4
 801382a:	4628      	mov	r0, r5
 801382c:	f000 fff2 	bl	8014814 <_fflush_r>
 8013830:	bb30      	cbnz	r0, 8013880 <__swbuf_r+0x90>
 8013832:	68a3      	ldr	r3, [r4, #8]
 8013834:	3b01      	subs	r3, #1
 8013836:	60a3      	str	r3, [r4, #8]
 8013838:	6823      	ldr	r3, [r4, #0]
 801383a:	1c5a      	adds	r2, r3, #1
 801383c:	6022      	str	r2, [r4, #0]
 801383e:	701e      	strb	r6, [r3, #0]
 8013840:	6963      	ldr	r3, [r4, #20]
 8013842:	3001      	adds	r0, #1
 8013844:	4283      	cmp	r3, r0
 8013846:	d004      	beq.n	8013852 <__swbuf_r+0x62>
 8013848:	89a3      	ldrh	r3, [r4, #12]
 801384a:	07db      	lsls	r3, r3, #31
 801384c:	d506      	bpl.n	801385c <__swbuf_r+0x6c>
 801384e:	2e0a      	cmp	r6, #10
 8013850:	d104      	bne.n	801385c <__swbuf_r+0x6c>
 8013852:	4621      	mov	r1, r4
 8013854:	4628      	mov	r0, r5
 8013856:	f000 ffdd 	bl	8014814 <_fflush_r>
 801385a:	b988      	cbnz	r0, 8013880 <__swbuf_r+0x90>
 801385c:	4638      	mov	r0, r7
 801385e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013860:	4b0a      	ldr	r3, [pc, #40]	; (801388c <__swbuf_r+0x9c>)
 8013862:	429c      	cmp	r4, r3
 8013864:	d101      	bne.n	801386a <__swbuf_r+0x7a>
 8013866:	68ac      	ldr	r4, [r5, #8]
 8013868:	e7cf      	b.n	801380a <__swbuf_r+0x1a>
 801386a:	4b09      	ldr	r3, [pc, #36]	; (8013890 <__swbuf_r+0xa0>)
 801386c:	429c      	cmp	r4, r3
 801386e:	bf08      	it	eq
 8013870:	68ec      	ldreq	r4, [r5, #12]
 8013872:	e7ca      	b.n	801380a <__swbuf_r+0x1a>
 8013874:	4621      	mov	r1, r4
 8013876:	4628      	mov	r0, r5
 8013878:	f000 f81e 	bl	80138b8 <__swsetup_r>
 801387c:	2800      	cmp	r0, #0
 801387e:	d0cb      	beq.n	8013818 <__swbuf_r+0x28>
 8013880:	f04f 37ff 	mov.w	r7, #4294967295
 8013884:	e7ea      	b.n	801385c <__swbuf_r+0x6c>
 8013886:	bf00      	nop
 8013888:	080186b0 	.word	0x080186b0
 801388c:	080186d0 	.word	0x080186d0
 8013890:	08018690 	.word	0x08018690

08013894 <_write_r>:
 8013894:	b538      	push	{r3, r4, r5, lr}
 8013896:	4d07      	ldr	r5, [pc, #28]	; (80138b4 <_write_r+0x20>)
 8013898:	4604      	mov	r4, r0
 801389a:	4608      	mov	r0, r1
 801389c:	4611      	mov	r1, r2
 801389e:	2200      	movs	r2, #0
 80138a0:	602a      	str	r2, [r5, #0]
 80138a2:	461a      	mov	r2, r3
 80138a4:	f7ef fc1f 	bl	80030e6 <_write>
 80138a8:	1c43      	adds	r3, r0, #1
 80138aa:	d102      	bne.n	80138b2 <_write_r+0x1e>
 80138ac:	682b      	ldr	r3, [r5, #0]
 80138ae:	b103      	cbz	r3, 80138b2 <_write_r+0x1e>
 80138b0:	6023      	str	r3, [r4, #0]
 80138b2:	bd38      	pop	{r3, r4, r5, pc}
 80138b4:	2000573c 	.word	0x2000573c

080138b8 <__swsetup_r>:
 80138b8:	4b32      	ldr	r3, [pc, #200]	; (8013984 <__swsetup_r+0xcc>)
 80138ba:	b570      	push	{r4, r5, r6, lr}
 80138bc:	681d      	ldr	r5, [r3, #0]
 80138be:	4606      	mov	r6, r0
 80138c0:	460c      	mov	r4, r1
 80138c2:	b125      	cbz	r5, 80138ce <__swsetup_r+0x16>
 80138c4:	69ab      	ldr	r3, [r5, #24]
 80138c6:	b913      	cbnz	r3, 80138ce <__swsetup_r+0x16>
 80138c8:	4628      	mov	r0, r5
 80138ca:	f7fd f85b 	bl	8010984 <__sinit>
 80138ce:	4b2e      	ldr	r3, [pc, #184]	; (8013988 <__swsetup_r+0xd0>)
 80138d0:	429c      	cmp	r4, r3
 80138d2:	d10f      	bne.n	80138f4 <__swsetup_r+0x3c>
 80138d4:	686c      	ldr	r4, [r5, #4]
 80138d6:	89a3      	ldrh	r3, [r4, #12]
 80138d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80138dc:	0719      	lsls	r1, r3, #28
 80138de:	d42c      	bmi.n	801393a <__swsetup_r+0x82>
 80138e0:	06dd      	lsls	r5, r3, #27
 80138e2:	d411      	bmi.n	8013908 <__swsetup_r+0x50>
 80138e4:	2309      	movs	r3, #9
 80138e6:	6033      	str	r3, [r6, #0]
 80138e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80138ec:	81a3      	strh	r3, [r4, #12]
 80138ee:	f04f 30ff 	mov.w	r0, #4294967295
 80138f2:	e03e      	b.n	8013972 <__swsetup_r+0xba>
 80138f4:	4b25      	ldr	r3, [pc, #148]	; (801398c <__swsetup_r+0xd4>)
 80138f6:	429c      	cmp	r4, r3
 80138f8:	d101      	bne.n	80138fe <__swsetup_r+0x46>
 80138fa:	68ac      	ldr	r4, [r5, #8]
 80138fc:	e7eb      	b.n	80138d6 <__swsetup_r+0x1e>
 80138fe:	4b24      	ldr	r3, [pc, #144]	; (8013990 <__swsetup_r+0xd8>)
 8013900:	429c      	cmp	r4, r3
 8013902:	bf08      	it	eq
 8013904:	68ec      	ldreq	r4, [r5, #12]
 8013906:	e7e6      	b.n	80138d6 <__swsetup_r+0x1e>
 8013908:	0758      	lsls	r0, r3, #29
 801390a:	d512      	bpl.n	8013932 <__swsetup_r+0x7a>
 801390c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801390e:	b141      	cbz	r1, 8013922 <__swsetup_r+0x6a>
 8013910:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013914:	4299      	cmp	r1, r3
 8013916:	d002      	beq.n	801391e <__swsetup_r+0x66>
 8013918:	4630      	mov	r0, r6
 801391a:	f7fd fcd5 	bl	80112c8 <_free_r>
 801391e:	2300      	movs	r3, #0
 8013920:	6363      	str	r3, [r4, #52]	; 0x34
 8013922:	89a3      	ldrh	r3, [r4, #12]
 8013924:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013928:	81a3      	strh	r3, [r4, #12]
 801392a:	2300      	movs	r3, #0
 801392c:	6063      	str	r3, [r4, #4]
 801392e:	6923      	ldr	r3, [r4, #16]
 8013930:	6023      	str	r3, [r4, #0]
 8013932:	89a3      	ldrh	r3, [r4, #12]
 8013934:	f043 0308 	orr.w	r3, r3, #8
 8013938:	81a3      	strh	r3, [r4, #12]
 801393a:	6923      	ldr	r3, [r4, #16]
 801393c:	b94b      	cbnz	r3, 8013952 <__swsetup_r+0x9a>
 801393e:	89a3      	ldrh	r3, [r4, #12]
 8013940:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013944:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013948:	d003      	beq.n	8013952 <__swsetup_r+0x9a>
 801394a:	4621      	mov	r1, r4
 801394c:	4630      	mov	r0, r6
 801394e:	f001 fc4f 	bl	80151f0 <__smakebuf_r>
 8013952:	89a0      	ldrh	r0, [r4, #12]
 8013954:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013958:	f010 0301 	ands.w	r3, r0, #1
 801395c:	d00a      	beq.n	8013974 <__swsetup_r+0xbc>
 801395e:	2300      	movs	r3, #0
 8013960:	60a3      	str	r3, [r4, #8]
 8013962:	6963      	ldr	r3, [r4, #20]
 8013964:	425b      	negs	r3, r3
 8013966:	61a3      	str	r3, [r4, #24]
 8013968:	6923      	ldr	r3, [r4, #16]
 801396a:	b943      	cbnz	r3, 801397e <__swsetup_r+0xc6>
 801396c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013970:	d1ba      	bne.n	80138e8 <__swsetup_r+0x30>
 8013972:	bd70      	pop	{r4, r5, r6, pc}
 8013974:	0781      	lsls	r1, r0, #30
 8013976:	bf58      	it	pl
 8013978:	6963      	ldrpl	r3, [r4, #20]
 801397a:	60a3      	str	r3, [r4, #8]
 801397c:	e7f4      	b.n	8013968 <__swsetup_r+0xb0>
 801397e:	2000      	movs	r0, #0
 8013980:	e7f7      	b.n	8013972 <__swsetup_r+0xba>
 8013982:	bf00      	nop
 8013984:	20000040 	.word	0x20000040
 8013988:	080186b0 	.word	0x080186b0
 801398c:	080186d0 	.word	0x080186d0
 8013990:	08018690 	.word	0x08018690

08013994 <__assert_func>:
 8013994:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013996:	4614      	mov	r4, r2
 8013998:	461a      	mov	r2, r3
 801399a:	4b09      	ldr	r3, [pc, #36]	; (80139c0 <__assert_func+0x2c>)
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	4605      	mov	r5, r0
 80139a0:	68d8      	ldr	r0, [r3, #12]
 80139a2:	b14c      	cbz	r4, 80139b8 <__assert_func+0x24>
 80139a4:	4b07      	ldr	r3, [pc, #28]	; (80139c4 <__assert_func+0x30>)
 80139a6:	9100      	str	r1, [sp, #0]
 80139a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80139ac:	4906      	ldr	r1, [pc, #24]	; (80139c8 <__assert_func+0x34>)
 80139ae:	462b      	mov	r3, r5
 80139b0:	f000 ff6c 	bl	801488c <fiprintf>
 80139b4:	f7fc ff80 	bl	80108b8 <abort>
 80139b8:	4b04      	ldr	r3, [pc, #16]	; (80139cc <__assert_func+0x38>)
 80139ba:	461c      	mov	r4, r3
 80139bc:	e7f3      	b.n	80139a6 <__assert_func+0x12>
 80139be:	bf00      	nop
 80139c0:	20000040 	.word	0x20000040
 80139c4:	080188f4 	.word	0x080188f4
 80139c8:	08018901 	.word	0x08018901
 80139cc:	0801892f 	.word	0x0801892f

080139d0 <_close_r>:
 80139d0:	b538      	push	{r3, r4, r5, lr}
 80139d2:	4d06      	ldr	r5, [pc, #24]	; (80139ec <_close_r+0x1c>)
 80139d4:	2300      	movs	r3, #0
 80139d6:	4604      	mov	r4, r0
 80139d8:	4608      	mov	r0, r1
 80139da:	602b      	str	r3, [r5, #0]
 80139dc:	f7ef fb9f 	bl	800311e <_close>
 80139e0:	1c43      	adds	r3, r0, #1
 80139e2:	d102      	bne.n	80139ea <_close_r+0x1a>
 80139e4:	682b      	ldr	r3, [r5, #0]
 80139e6:	b103      	cbz	r3, 80139ea <_close_r+0x1a>
 80139e8:	6023      	str	r3, [r4, #0]
 80139ea:	bd38      	pop	{r3, r4, r5, pc}
 80139ec:	2000573c 	.word	0x2000573c

080139f0 <div>:
 80139f0:	2900      	cmp	r1, #0
 80139f2:	b510      	push	{r4, lr}
 80139f4:	fb91 f4f2 	sdiv	r4, r1, r2
 80139f8:	fb02 1314 	mls	r3, r2, r4, r1
 80139fc:	db06      	blt.n	8013a0c <div+0x1c>
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	da01      	bge.n	8013a06 <div+0x16>
 8013a02:	3401      	adds	r4, #1
 8013a04:	1a9b      	subs	r3, r3, r2
 8013a06:	e9c0 4300 	strd	r4, r3, [r0]
 8013a0a:	bd10      	pop	{r4, pc}
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	bfc4      	itt	gt
 8013a10:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8013a14:	189b      	addgt	r3, r3, r2
 8013a16:	e7f6      	b.n	8013a06 <div+0x16>

08013a18 <quorem>:
 8013a18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a1c:	6903      	ldr	r3, [r0, #16]
 8013a1e:	690c      	ldr	r4, [r1, #16]
 8013a20:	42a3      	cmp	r3, r4
 8013a22:	4607      	mov	r7, r0
 8013a24:	f2c0 8081 	blt.w	8013b2a <quorem+0x112>
 8013a28:	3c01      	subs	r4, #1
 8013a2a:	f101 0814 	add.w	r8, r1, #20
 8013a2e:	f100 0514 	add.w	r5, r0, #20
 8013a32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013a36:	9301      	str	r3, [sp, #4]
 8013a38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013a3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013a40:	3301      	adds	r3, #1
 8013a42:	429a      	cmp	r2, r3
 8013a44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8013a48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013a4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8013a50:	d331      	bcc.n	8013ab6 <quorem+0x9e>
 8013a52:	f04f 0e00 	mov.w	lr, #0
 8013a56:	4640      	mov	r0, r8
 8013a58:	46ac      	mov	ip, r5
 8013a5a:	46f2      	mov	sl, lr
 8013a5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8013a60:	b293      	uxth	r3, r2
 8013a62:	fb06 e303 	mla	r3, r6, r3, lr
 8013a66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8013a6a:	b29b      	uxth	r3, r3
 8013a6c:	ebaa 0303 	sub.w	r3, sl, r3
 8013a70:	0c12      	lsrs	r2, r2, #16
 8013a72:	f8dc a000 	ldr.w	sl, [ip]
 8013a76:	fb06 e202 	mla	r2, r6, r2, lr
 8013a7a:	fa13 f38a 	uxtah	r3, r3, sl
 8013a7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8013a82:	fa1f fa82 	uxth.w	sl, r2
 8013a86:	f8dc 2000 	ldr.w	r2, [ip]
 8013a8a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8013a8e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013a92:	b29b      	uxth	r3, r3
 8013a94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a98:	4581      	cmp	r9, r0
 8013a9a:	f84c 3b04 	str.w	r3, [ip], #4
 8013a9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013aa2:	d2db      	bcs.n	8013a5c <quorem+0x44>
 8013aa4:	f855 300b 	ldr.w	r3, [r5, fp]
 8013aa8:	b92b      	cbnz	r3, 8013ab6 <quorem+0x9e>
 8013aaa:	9b01      	ldr	r3, [sp, #4]
 8013aac:	3b04      	subs	r3, #4
 8013aae:	429d      	cmp	r5, r3
 8013ab0:	461a      	mov	r2, r3
 8013ab2:	d32e      	bcc.n	8013b12 <quorem+0xfa>
 8013ab4:	613c      	str	r4, [r7, #16]
 8013ab6:	4638      	mov	r0, r7
 8013ab8:	f001 fec0 	bl	801583c <__mcmp>
 8013abc:	2800      	cmp	r0, #0
 8013abe:	db24      	blt.n	8013b0a <quorem+0xf2>
 8013ac0:	3601      	adds	r6, #1
 8013ac2:	4628      	mov	r0, r5
 8013ac4:	f04f 0c00 	mov.w	ip, #0
 8013ac8:	f858 2b04 	ldr.w	r2, [r8], #4
 8013acc:	f8d0 e000 	ldr.w	lr, [r0]
 8013ad0:	b293      	uxth	r3, r2
 8013ad2:	ebac 0303 	sub.w	r3, ip, r3
 8013ad6:	0c12      	lsrs	r2, r2, #16
 8013ad8:	fa13 f38e 	uxtah	r3, r3, lr
 8013adc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013ae0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013ae4:	b29b      	uxth	r3, r3
 8013ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013aea:	45c1      	cmp	r9, r8
 8013aec:	f840 3b04 	str.w	r3, [r0], #4
 8013af0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013af4:	d2e8      	bcs.n	8013ac8 <quorem+0xb0>
 8013af6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013afa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013afe:	b922      	cbnz	r2, 8013b0a <quorem+0xf2>
 8013b00:	3b04      	subs	r3, #4
 8013b02:	429d      	cmp	r5, r3
 8013b04:	461a      	mov	r2, r3
 8013b06:	d30a      	bcc.n	8013b1e <quorem+0x106>
 8013b08:	613c      	str	r4, [r7, #16]
 8013b0a:	4630      	mov	r0, r6
 8013b0c:	b003      	add	sp, #12
 8013b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b12:	6812      	ldr	r2, [r2, #0]
 8013b14:	3b04      	subs	r3, #4
 8013b16:	2a00      	cmp	r2, #0
 8013b18:	d1cc      	bne.n	8013ab4 <quorem+0x9c>
 8013b1a:	3c01      	subs	r4, #1
 8013b1c:	e7c7      	b.n	8013aae <quorem+0x96>
 8013b1e:	6812      	ldr	r2, [r2, #0]
 8013b20:	3b04      	subs	r3, #4
 8013b22:	2a00      	cmp	r2, #0
 8013b24:	d1f0      	bne.n	8013b08 <quorem+0xf0>
 8013b26:	3c01      	subs	r4, #1
 8013b28:	e7eb      	b.n	8013b02 <quorem+0xea>
 8013b2a:	2000      	movs	r0, #0
 8013b2c:	e7ee      	b.n	8013b0c <quorem+0xf4>
	...

08013b30 <_dtoa_r>:
 8013b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b34:	ed2d 8b02 	vpush	{d8}
 8013b38:	ec57 6b10 	vmov	r6, r7, d0
 8013b3c:	b095      	sub	sp, #84	; 0x54
 8013b3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013b40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013b44:	9105      	str	r1, [sp, #20]
 8013b46:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013b4a:	4604      	mov	r4, r0
 8013b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8013b4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013b50:	b975      	cbnz	r5, 8013b70 <_dtoa_r+0x40>
 8013b52:	2010      	movs	r0, #16
 8013b54:	f7fd f8fa 	bl	8010d4c <malloc>
 8013b58:	4602      	mov	r2, r0
 8013b5a:	6260      	str	r0, [r4, #36]	; 0x24
 8013b5c:	b920      	cbnz	r0, 8013b68 <_dtoa_r+0x38>
 8013b5e:	4bb2      	ldr	r3, [pc, #712]	; (8013e28 <_dtoa_r+0x2f8>)
 8013b60:	21ea      	movs	r1, #234	; 0xea
 8013b62:	48b2      	ldr	r0, [pc, #712]	; (8013e2c <_dtoa_r+0x2fc>)
 8013b64:	f7ff ff16 	bl	8013994 <__assert_func>
 8013b68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013b6c:	6005      	str	r5, [r0, #0]
 8013b6e:	60c5      	str	r5, [r0, #12]
 8013b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013b72:	6819      	ldr	r1, [r3, #0]
 8013b74:	b151      	cbz	r1, 8013b8c <_dtoa_r+0x5c>
 8013b76:	685a      	ldr	r2, [r3, #4]
 8013b78:	604a      	str	r2, [r1, #4]
 8013b7a:	2301      	movs	r3, #1
 8013b7c:	4093      	lsls	r3, r2
 8013b7e:	608b      	str	r3, [r1, #8]
 8013b80:	4620      	mov	r0, r4
 8013b82:	f001 fbd3 	bl	801532c <_Bfree>
 8013b86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013b88:	2200      	movs	r2, #0
 8013b8a:	601a      	str	r2, [r3, #0]
 8013b8c:	1e3b      	subs	r3, r7, #0
 8013b8e:	bfb9      	ittee	lt
 8013b90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013b94:	9303      	strlt	r3, [sp, #12]
 8013b96:	2300      	movge	r3, #0
 8013b98:	f8c8 3000 	strge.w	r3, [r8]
 8013b9c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8013ba0:	4ba3      	ldr	r3, [pc, #652]	; (8013e30 <_dtoa_r+0x300>)
 8013ba2:	bfbc      	itt	lt
 8013ba4:	2201      	movlt	r2, #1
 8013ba6:	f8c8 2000 	strlt.w	r2, [r8]
 8013baa:	ea33 0309 	bics.w	r3, r3, r9
 8013bae:	d11b      	bne.n	8013be8 <_dtoa_r+0xb8>
 8013bb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013bb2:	f242 730f 	movw	r3, #9999	; 0x270f
 8013bb6:	6013      	str	r3, [r2, #0]
 8013bb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013bbc:	4333      	orrs	r3, r6
 8013bbe:	f000 857a 	beq.w	80146b6 <_dtoa_r+0xb86>
 8013bc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013bc4:	b963      	cbnz	r3, 8013be0 <_dtoa_r+0xb0>
 8013bc6:	4b9b      	ldr	r3, [pc, #620]	; (8013e34 <_dtoa_r+0x304>)
 8013bc8:	e024      	b.n	8013c14 <_dtoa_r+0xe4>
 8013bca:	4b9b      	ldr	r3, [pc, #620]	; (8013e38 <_dtoa_r+0x308>)
 8013bcc:	9300      	str	r3, [sp, #0]
 8013bce:	3308      	adds	r3, #8
 8013bd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013bd2:	6013      	str	r3, [r2, #0]
 8013bd4:	9800      	ldr	r0, [sp, #0]
 8013bd6:	b015      	add	sp, #84	; 0x54
 8013bd8:	ecbd 8b02 	vpop	{d8}
 8013bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013be0:	4b94      	ldr	r3, [pc, #592]	; (8013e34 <_dtoa_r+0x304>)
 8013be2:	9300      	str	r3, [sp, #0]
 8013be4:	3303      	adds	r3, #3
 8013be6:	e7f3      	b.n	8013bd0 <_dtoa_r+0xa0>
 8013be8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013bec:	2200      	movs	r2, #0
 8013bee:	ec51 0b17 	vmov	r0, r1, d7
 8013bf2:	2300      	movs	r3, #0
 8013bf4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013bf8:	f7ec ff86 	bl	8000b08 <__aeabi_dcmpeq>
 8013bfc:	4680      	mov	r8, r0
 8013bfe:	b158      	cbz	r0, 8013c18 <_dtoa_r+0xe8>
 8013c00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013c02:	2301      	movs	r3, #1
 8013c04:	6013      	str	r3, [r2, #0]
 8013c06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	f000 8551 	beq.w	80146b0 <_dtoa_r+0xb80>
 8013c0e:	488b      	ldr	r0, [pc, #556]	; (8013e3c <_dtoa_r+0x30c>)
 8013c10:	6018      	str	r0, [r3, #0]
 8013c12:	1e43      	subs	r3, r0, #1
 8013c14:	9300      	str	r3, [sp, #0]
 8013c16:	e7dd      	b.n	8013bd4 <_dtoa_r+0xa4>
 8013c18:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013c1c:	aa12      	add	r2, sp, #72	; 0x48
 8013c1e:	a913      	add	r1, sp, #76	; 0x4c
 8013c20:	4620      	mov	r0, r4
 8013c22:	f001 ff2b 	bl	8015a7c <__d2b>
 8013c26:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013c2a:	4683      	mov	fp, r0
 8013c2c:	2d00      	cmp	r5, #0
 8013c2e:	d07c      	beq.n	8013d2a <_dtoa_r+0x1fa>
 8013c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013c32:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8013c36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013c3a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8013c3e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013c42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8013c46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013c4a:	4b7d      	ldr	r3, [pc, #500]	; (8013e40 <_dtoa_r+0x310>)
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	4630      	mov	r0, r6
 8013c50:	4639      	mov	r1, r7
 8013c52:	f7ec fb39 	bl	80002c8 <__aeabi_dsub>
 8013c56:	a36e      	add	r3, pc, #440	; (adr r3, 8013e10 <_dtoa_r+0x2e0>)
 8013c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c5c:	f7ec fcec 	bl	8000638 <__aeabi_dmul>
 8013c60:	a36d      	add	r3, pc, #436	; (adr r3, 8013e18 <_dtoa_r+0x2e8>)
 8013c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c66:	f7ec fb31 	bl	80002cc <__adddf3>
 8013c6a:	4606      	mov	r6, r0
 8013c6c:	4628      	mov	r0, r5
 8013c6e:	460f      	mov	r7, r1
 8013c70:	f7ec fc78 	bl	8000564 <__aeabi_i2d>
 8013c74:	a36a      	add	r3, pc, #424	; (adr r3, 8013e20 <_dtoa_r+0x2f0>)
 8013c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c7a:	f7ec fcdd 	bl	8000638 <__aeabi_dmul>
 8013c7e:	4602      	mov	r2, r0
 8013c80:	460b      	mov	r3, r1
 8013c82:	4630      	mov	r0, r6
 8013c84:	4639      	mov	r1, r7
 8013c86:	f7ec fb21 	bl	80002cc <__adddf3>
 8013c8a:	4606      	mov	r6, r0
 8013c8c:	460f      	mov	r7, r1
 8013c8e:	f7ec ff83 	bl	8000b98 <__aeabi_d2iz>
 8013c92:	2200      	movs	r2, #0
 8013c94:	4682      	mov	sl, r0
 8013c96:	2300      	movs	r3, #0
 8013c98:	4630      	mov	r0, r6
 8013c9a:	4639      	mov	r1, r7
 8013c9c:	f7ec ff3e 	bl	8000b1c <__aeabi_dcmplt>
 8013ca0:	b148      	cbz	r0, 8013cb6 <_dtoa_r+0x186>
 8013ca2:	4650      	mov	r0, sl
 8013ca4:	f7ec fc5e 	bl	8000564 <__aeabi_i2d>
 8013ca8:	4632      	mov	r2, r6
 8013caa:	463b      	mov	r3, r7
 8013cac:	f7ec ff2c 	bl	8000b08 <__aeabi_dcmpeq>
 8013cb0:	b908      	cbnz	r0, 8013cb6 <_dtoa_r+0x186>
 8013cb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013cb6:	f1ba 0f16 	cmp.w	sl, #22
 8013cba:	d854      	bhi.n	8013d66 <_dtoa_r+0x236>
 8013cbc:	4b61      	ldr	r3, [pc, #388]	; (8013e44 <_dtoa_r+0x314>)
 8013cbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013cca:	f7ec ff27 	bl	8000b1c <__aeabi_dcmplt>
 8013cce:	2800      	cmp	r0, #0
 8013cd0:	d04b      	beq.n	8013d6a <_dtoa_r+0x23a>
 8013cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	930e      	str	r3, [sp, #56]	; 0x38
 8013cda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013cdc:	1b5d      	subs	r5, r3, r5
 8013cde:	1e6b      	subs	r3, r5, #1
 8013ce0:	9304      	str	r3, [sp, #16]
 8013ce2:	bf43      	ittte	mi
 8013ce4:	2300      	movmi	r3, #0
 8013ce6:	f1c5 0801 	rsbmi	r8, r5, #1
 8013cea:	9304      	strmi	r3, [sp, #16]
 8013cec:	f04f 0800 	movpl.w	r8, #0
 8013cf0:	f1ba 0f00 	cmp.w	sl, #0
 8013cf4:	db3b      	blt.n	8013d6e <_dtoa_r+0x23e>
 8013cf6:	9b04      	ldr	r3, [sp, #16]
 8013cf8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013cfc:	4453      	add	r3, sl
 8013cfe:	9304      	str	r3, [sp, #16]
 8013d00:	2300      	movs	r3, #0
 8013d02:	9306      	str	r3, [sp, #24]
 8013d04:	9b05      	ldr	r3, [sp, #20]
 8013d06:	2b09      	cmp	r3, #9
 8013d08:	d869      	bhi.n	8013dde <_dtoa_r+0x2ae>
 8013d0a:	2b05      	cmp	r3, #5
 8013d0c:	bfc4      	itt	gt
 8013d0e:	3b04      	subgt	r3, #4
 8013d10:	9305      	strgt	r3, [sp, #20]
 8013d12:	9b05      	ldr	r3, [sp, #20]
 8013d14:	f1a3 0302 	sub.w	r3, r3, #2
 8013d18:	bfcc      	ite	gt
 8013d1a:	2500      	movgt	r5, #0
 8013d1c:	2501      	movle	r5, #1
 8013d1e:	2b03      	cmp	r3, #3
 8013d20:	d869      	bhi.n	8013df6 <_dtoa_r+0x2c6>
 8013d22:	e8df f003 	tbb	[pc, r3]
 8013d26:	4e2c      	.short	0x4e2c
 8013d28:	5a4c      	.short	0x5a4c
 8013d2a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013d2e:	441d      	add	r5, r3
 8013d30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013d34:	2b20      	cmp	r3, #32
 8013d36:	bfc1      	itttt	gt
 8013d38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013d3c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013d40:	fa09 f303 	lslgt.w	r3, r9, r3
 8013d44:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013d48:	bfda      	itte	le
 8013d4a:	f1c3 0320 	rsble	r3, r3, #32
 8013d4e:	fa06 f003 	lslle.w	r0, r6, r3
 8013d52:	4318      	orrgt	r0, r3
 8013d54:	f7ec fbf6 	bl	8000544 <__aeabi_ui2d>
 8013d58:	2301      	movs	r3, #1
 8013d5a:	4606      	mov	r6, r0
 8013d5c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013d60:	3d01      	subs	r5, #1
 8013d62:	9310      	str	r3, [sp, #64]	; 0x40
 8013d64:	e771      	b.n	8013c4a <_dtoa_r+0x11a>
 8013d66:	2301      	movs	r3, #1
 8013d68:	e7b6      	b.n	8013cd8 <_dtoa_r+0x1a8>
 8013d6a:	900e      	str	r0, [sp, #56]	; 0x38
 8013d6c:	e7b5      	b.n	8013cda <_dtoa_r+0x1aa>
 8013d6e:	f1ca 0300 	rsb	r3, sl, #0
 8013d72:	9306      	str	r3, [sp, #24]
 8013d74:	2300      	movs	r3, #0
 8013d76:	eba8 080a 	sub.w	r8, r8, sl
 8013d7a:	930d      	str	r3, [sp, #52]	; 0x34
 8013d7c:	e7c2      	b.n	8013d04 <_dtoa_r+0x1d4>
 8013d7e:	2300      	movs	r3, #0
 8013d80:	9308      	str	r3, [sp, #32]
 8013d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	dc39      	bgt.n	8013dfc <_dtoa_r+0x2cc>
 8013d88:	f04f 0901 	mov.w	r9, #1
 8013d8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8013d90:	464b      	mov	r3, r9
 8013d92:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013d96:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013d98:	2200      	movs	r2, #0
 8013d9a:	6042      	str	r2, [r0, #4]
 8013d9c:	2204      	movs	r2, #4
 8013d9e:	f102 0614 	add.w	r6, r2, #20
 8013da2:	429e      	cmp	r6, r3
 8013da4:	6841      	ldr	r1, [r0, #4]
 8013da6:	d92f      	bls.n	8013e08 <_dtoa_r+0x2d8>
 8013da8:	4620      	mov	r0, r4
 8013daa:	f001 fa7f 	bl	80152ac <_Balloc>
 8013dae:	9000      	str	r0, [sp, #0]
 8013db0:	2800      	cmp	r0, #0
 8013db2:	d14b      	bne.n	8013e4c <_dtoa_r+0x31c>
 8013db4:	4b24      	ldr	r3, [pc, #144]	; (8013e48 <_dtoa_r+0x318>)
 8013db6:	4602      	mov	r2, r0
 8013db8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8013dbc:	e6d1      	b.n	8013b62 <_dtoa_r+0x32>
 8013dbe:	2301      	movs	r3, #1
 8013dc0:	e7de      	b.n	8013d80 <_dtoa_r+0x250>
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	9308      	str	r3, [sp, #32]
 8013dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013dc8:	eb0a 0903 	add.w	r9, sl, r3
 8013dcc:	f109 0301 	add.w	r3, r9, #1
 8013dd0:	2b01      	cmp	r3, #1
 8013dd2:	9301      	str	r3, [sp, #4]
 8013dd4:	bfb8      	it	lt
 8013dd6:	2301      	movlt	r3, #1
 8013dd8:	e7dd      	b.n	8013d96 <_dtoa_r+0x266>
 8013dda:	2301      	movs	r3, #1
 8013ddc:	e7f2      	b.n	8013dc4 <_dtoa_r+0x294>
 8013dde:	2501      	movs	r5, #1
 8013de0:	2300      	movs	r3, #0
 8013de2:	9305      	str	r3, [sp, #20]
 8013de4:	9508      	str	r5, [sp, #32]
 8013de6:	f04f 39ff 	mov.w	r9, #4294967295
 8013dea:	2200      	movs	r2, #0
 8013dec:	f8cd 9004 	str.w	r9, [sp, #4]
 8013df0:	2312      	movs	r3, #18
 8013df2:	9209      	str	r2, [sp, #36]	; 0x24
 8013df4:	e7cf      	b.n	8013d96 <_dtoa_r+0x266>
 8013df6:	2301      	movs	r3, #1
 8013df8:	9308      	str	r3, [sp, #32]
 8013dfa:	e7f4      	b.n	8013de6 <_dtoa_r+0x2b6>
 8013dfc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013e00:	f8cd 9004 	str.w	r9, [sp, #4]
 8013e04:	464b      	mov	r3, r9
 8013e06:	e7c6      	b.n	8013d96 <_dtoa_r+0x266>
 8013e08:	3101      	adds	r1, #1
 8013e0a:	6041      	str	r1, [r0, #4]
 8013e0c:	0052      	lsls	r2, r2, #1
 8013e0e:	e7c6      	b.n	8013d9e <_dtoa_r+0x26e>
 8013e10:	636f4361 	.word	0x636f4361
 8013e14:	3fd287a7 	.word	0x3fd287a7
 8013e18:	8b60c8b3 	.word	0x8b60c8b3
 8013e1c:	3fc68a28 	.word	0x3fc68a28
 8013e20:	509f79fb 	.word	0x509f79fb
 8013e24:	3fd34413 	.word	0x3fd34413
 8013e28:	080186f4 	.word	0x080186f4
 8013e2c:	08018a3e 	.word	0x08018a3e
 8013e30:	7ff00000 	.word	0x7ff00000
 8013e34:	08018a3a 	.word	0x08018a3a
 8013e38:	08018a31 	.word	0x08018a31
 8013e3c:	08018ca2 	.word	0x08018ca2
 8013e40:	3ff80000 	.word	0x3ff80000
 8013e44:	08018bb8 	.word	0x08018bb8
 8013e48:	08018a9d 	.word	0x08018a9d
 8013e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e4e:	9a00      	ldr	r2, [sp, #0]
 8013e50:	601a      	str	r2, [r3, #0]
 8013e52:	9b01      	ldr	r3, [sp, #4]
 8013e54:	2b0e      	cmp	r3, #14
 8013e56:	f200 80ad 	bhi.w	8013fb4 <_dtoa_r+0x484>
 8013e5a:	2d00      	cmp	r5, #0
 8013e5c:	f000 80aa 	beq.w	8013fb4 <_dtoa_r+0x484>
 8013e60:	f1ba 0f00 	cmp.w	sl, #0
 8013e64:	dd36      	ble.n	8013ed4 <_dtoa_r+0x3a4>
 8013e66:	4ac3      	ldr	r2, [pc, #780]	; (8014174 <_dtoa_r+0x644>)
 8013e68:	f00a 030f 	and.w	r3, sl, #15
 8013e6c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013e70:	ed93 7b00 	vldr	d7, [r3]
 8013e74:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8013e78:	ea4f 172a 	mov.w	r7, sl, asr #4
 8013e7c:	eeb0 8a47 	vmov.f32	s16, s14
 8013e80:	eef0 8a67 	vmov.f32	s17, s15
 8013e84:	d016      	beq.n	8013eb4 <_dtoa_r+0x384>
 8013e86:	4bbc      	ldr	r3, [pc, #752]	; (8014178 <_dtoa_r+0x648>)
 8013e88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013e8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013e90:	f7ec fcfc 	bl	800088c <__aeabi_ddiv>
 8013e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013e98:	f007 070f 	and.w	r7, r7, #15
 8013e9c:	2503      	movs	r5, #3
 8013e9e:	4eb6      	ldr	r6, [pc, #728]	; (8014178 <_dtoa_r+0x648>)
 8013ea0:	b957      	cbnz	r7, 8013eb8 <_dtoa_r+0x388>
 8013ea2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013ea6:	ec53 2b18 	vmov	r2, r3, d8
 8013eaa:	f7ec fcef 	bl	800088c <__aeabi_ddiv>
 8013eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013eb2:	e029      	b.n	8013f08 <_dtoa_r+0x3d8>
 8013eb4:	2502      	movs	r5, #2
 8013eb6:	e7f2      	b.n	8013e9e <_dtoa_r+0x36e>
 8013eb8:	07f9      	lsls	r1, r7, #31
 8013eba:	d508      	bpl.n	8013ece <_dtoa_r+0x39e>
 8013ebc:	ec51 0b18 	vmov	r0, r1, d8
 8013ec0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013ec4:	f7ec fbb8 	bl	8000638 <__aeabi_dmul>
 8013ec8:	ec41 0b18 	vmov	d8, r0, r1
 8013ecc:	3501      	adds	r5, #1
 8013ece:	107f      	asrs	r7, r7, #1
 8013ed0:	3608      	adds	r6, #8
 8013ed2:	e7e5      	b.n	8013ea0 <_dtoa_r+0x370>
 8013ed4:	f000 80a6 	beq.w	8014024 <_dtoa_r+0x4f4>
 8013ed8:	f1ca 0600 	rsb	r6, sl, #0
 8013edc:	4ba5      	ldr	r3, [pc, #660]	; (8014174 <_dtoa_r+0x644>)
 8013ede:	4fa6      	ldr	r7, [pc, #664]	; (8014178 <_dtoa_r+0x648>)
 8013ee0:	f006 020f 	and.w	r2, r6, #15
 8013ee4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013ef0:	f7ec fba2 	bl	8000638 <__aeabi_dmul>
 8013ef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ef8:	1136      	asrs	r6, r6, #4
 8013efa:	2300      	movs	r3, #0
 8013efc:	2502      	movs	r5, #2
 8013efe:	2e00      	cmp	r6, #0
 8013f00:	f040 8085 	bne.w	801400e <_dtoa_r+0x4de>
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d1d2      	bne.n	8013eae <_dtoa_r+0x37e>
 8013f08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	f000 808c 	beq.w	8014028 <_dtoa_r+0x4f8>
 8013f10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013f14:	4b99      	ldr	r3, [pc, #612]	; (801417c <_dtoa_r+0x64c>)
 8013f16:	2200      	movs	r2, #0
 8013f18:	4630      	mov	r0, r6
 8013f1a:	4639      	mov	r1, r7
 8013f1c:	f7ec fdfe 	bl	8000b1c <__aeabi_dcmplt>
 8013f20:	2800      	cmp	r0, #0
 8013f22:	f000 8081 	beq.w	8014028 <_dtoa_r+0x4f8>
 8013f26:	9b01      	ldr	r3, [sp, #4]
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d07d      	beq.n	8014028 <_dtoa_r+0x4f8>
 8013f2c:	f1b9 0f00 	cmp.w	r9, #0
 8013f30:	dd3c      	ble.n	8013fac <_dtoa_r+0x47c>
 8013f32:	f10a 33ff 	add.w	r3, sl, #4294967295
 8013f36:	9307      	str	r3, [sp, #28]
 8013f38:	2200      	movs	r2, #0
 8013f3a:	4b91      	ldr	r3, [pc, #580]	; (8014180 <_dtoa_r+0x650>)
 8013f3c:	4630      	mov	r0, r6
 8013f3e:	4639      	mov	r1, r7
 8013f40:	f7ec fb7a 	bl	8000638 <__aeabi_dmul>
 8013f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013f48:	3501      	adds	r5, #1
 8013f4a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8013f4e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013f52:	4628      	mov	r0, r5
 8013f54:	f7ec fb06 	bl	8000564 <__aeabi_i2d>
 8013f58:	4632      	mov	r2, r6
 8013f5a:	463b      	mov	r3, r7
 8013f5c:	f7ec fb6c 	bl	8000638 <__aeabi_dmul>
 8013f60:	4b88      	ldr	r3, [pc, #544]	; (8014184 <_dtoa_r+0x654>)
 8013f62:	2200      	movs	r2, #0
 8013f64:	f7ec f9b2 	bl	80002cc <__adddf3>
 8013f68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8013f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013f70:	9303      	str	r3, [sp, #12]
 8013f72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d15c      	bne.n	8014032 <_dtoa_r+0x502>
 8013f78:	4b83      	ldr	r3, [pc, #524]	; (8014188 <_dtoa_r+0x658>)
 8013f7a:	2200      	movs	r2, #0
 8013f7c:	4630      	mov	r0, r6
 8013f7e:	4639      	mov	r1, r7
 8013f80:	f7ec f9a2 	bl	80002c8 <__aeabi_dsub>
 8013f84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013f88:	4606      	mov	r6, r0
 8013f8a:	460f      	mov	r7, r1
 8013f8c:	f7ec fde4 	bl	8000b58 <__aeabi_dcmpgt>
 8013f90:	2800      	cmp	r0, #0
 8013f92:	f040 8296 	bne.w	80144c2 <_dtoa_r+0x992>
 8013f96:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013f9a:	4630      	mov	r0, r6
 8013f9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013fa0:	4639      	mov	r1, r7
 8013fa2:	f7ec fdbb 	bl	8000b1c <__aeabi_dcmplt>
 8013fa6:	2800      	cmp	r0, #0
 8013fa8:	f040 8288 	bne.w	80144bc <_dtoa_r+0x98c>
 8013fac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013fb0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013fb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	f2c0 8158 	blt.w	801426c <_dtoa_r+0x73c>
 8013fbc:	f1ba 0f0e 	cmp.w	sl, #14
 8013fc0:	f300 8154 	bgt.w	801426c <_dtoa_r+0x73c>
 8013fc4:	4b6b      	ldr	r3, [pc, #428]	; (8014174 <_dtoa_r+0x644>)
 8013fc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013fca:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	f280 80e3 	bge.w	801419c <_dtoa_r+0x66c>
 8013fd6:	9b01      	ldr	r3, [sp, #4]
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	f300 80df 	bgt.w	801419c <_dtoa_r+0x66c>
 8013fde:	f040 826d 	bne.w	80144bc <_dtoa_r+0x98c>
 8013fe2:	4b69      	ldr	r3, [pc, #420]	; (8014188 <_dtoa_r+0x658>)
 8013fe4:	2200      	movs	r2, #0
 8013fe6:	4640      	mov	r0, r8
 8013fe8:	4649      	mov	r1, r9
 8013fea:	f7ec fb25 	bl	8000638 <__aeabi_dmul>
 8013fee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013ff2:	f7ec fda7 	bl	8000b44 <__aeabi_dcmpge>
 8013ff6:	9e01      	ldr	r6, [sp, #4]
 8013ff8:	4637      	mov	r7, r6
 8013ffa:	2800      	cmp	r0, #0
 8013ffc:	f040 8243 	bne.w	8014486 <_dtoa_r+0x956>
 8014000:	9d00      	ldr	r5, [sp, #0]
 8014002:	2331      	movs	r3, #49	; 0x31
 8014004:	f805 3b01 	strb.w	r3, [r5], #1
 8014008:	f10a 0a01 	add.w	sl, sl, #1
 801400c:	e23f      	b.n	801448e <_dtoa_r+0x95e>
 801400e:	07f2      	lsls	r2, r6, #31
 8014010:	d505      	bpl.n	801401e <_dtoa_r+0x4ee>
 8014012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014016:	f7ec fb0f 	bl	8000638 <__aeabi_dmul>
 801401a:	3501      	adds	r5, #1
 801401c:	2301      	movs	r3, #1
 801401e:	1076      	asrs	r6, r6, #1
 8014020:	3708      	adds	r7, #8
 8014022:	e76c      	b.n	8013efe <_dtoa_r+0x3ce>
 8014024:	2502      	movs	r5, #2
 8014026:	e76f      	b.n	8013f08 <_dtoa_r+0x3d8>
 8014028:	9b01      	ldr	r3, [sp, #4]
 801402a:	f8cd a01c 	str.w	sl, [sp, #28]
 801402e:	930c      	str	r3, [sp, #48]	; 0x30
 8014030:	e78d      	b.n	8013f4e <_dtoa_r+0x41e>
 8014032:	9900      	ldr	r1, [sp, #0]
 8014034:	980c      	ldr	r0, [sp, #48]	; 0x30
 8014036:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014038:	4b4e      	ldr	r3, [pc, #312]	; (8014174 <_dtoa_r+0x644>)
 801403a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801403e:	4401      	add	r1, r0
 8014040:	9102      	str	r1, [sp, #8]
 8014042:	9908      	ldr	r1, [sp, #32]
 8014044:	eeb0 8a47 	vmov.f32	s16, s14
 8014048:	eef0 8a67 	vmov.f32	s17, s15
 801404c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014050:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014054:	2900      	cmp	r1, #0
 8014056:	d045      	beq.n	80140e4 <_dtoa_r+0x5b4>
 8014058:	494c      	ldr	r1, [pc, #304]	; (801418c <_dtoa_r+0x65c>)
 801405a:	2000      	movs	r0, #0
 801405c:	f7ec fc16 	bl	800088c <__aeabi_ddiv>
 8014060:	ec53 2b18 	vmov	r2, r3, d8
 8014064:	f7ec f930 	bl	80002c8 <__aeabi_dsub>
 8014068:	9d00      	ldr	r5, [sp, #0]
 801406a:	ec41 0b18 	vmov	d8, r0, r1
 801406e:	4639      	mov	r1, r7
 8014070:	4630      	mov	r0, r6
 8014072:	f7ec fd91 	bl	8000b98 <__aeabi_d2iz>
 8014076:	900c      	str	r0, [sp, #48]	; 0x30
 8014078:	f7ec fa74 	bl	8000564 <__aeabi_i2d>
 801407c:	4602      	mov	r2, r0
 801407e:	460b      	mov	r3, r1
 8014080:	4630      	mov	r0, r6
 8014082:	4639      	mov	r1, r7
 8014084:	f7ec f920 	bl	80002c8 <__aeabi_dsub>
 8014088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801408a:	3330      	adds	r3, #48	; 0x30
 801408c:	f805 3b01 	strb.w	r3, [r5], #1
 8014090:	ec53 2b18 	vmov	r2, r3, d8
 8014094:	4606      	mov	r6, r0
 8014096:	460f      	mov	r7, r1
 8014098:	f7ec fd40 	bl	8000b1c <__aeabi_dcmplt>
 801409c:	2800      	cmp	r0, #0
 801409e:	d165      	bne.n	801416c <_dtoa_r+0x63c>
 80140a0:	4632      	mov	r2, r6
 80140a2:	463b      	mov	r3, r7
 80140a4:	4935      	ldr	r1, [pc, #212]	; (801417c <_dtoa_r+0x64c>)
 80140a6:	2000      	movs	r0, #0
 80140a8:	f7ec f90e 	bl	80002c8 <__aeabi_dsub>
 80140ac:	ec53 2b18 	vmov	r2, r3, d8
 80140b0:	f7ec fd34 	bl	8000b1c <__aeabi_dcmplt>
 80140b4:	2800      	cmp	r0, #0
 80140b6:	f040 80b9 	bne.w	801422c <_dtoa_r+0x6fc>
 80140ba:	9b02      	ldr	r3, [sp, #8]
 80140bc:	429d      	cmp	r5, r3
 80140be:	f43f af75 	beq.w	8013fac <_dtoa_r+0x47c>
 80140c2:	4b2f      	ldr	r3, [pc, #188]	; (8014180 <_dtoa_r+0x650>)
 80140c4:	ec51 0b18 	vmov	r0, r1, d8
 80140c8:	2200      	movs	r2, #0
 80140ca:	f7ec fab5 	bl	8000638 <__aeabi_dmul>
 80140ce:	4b2c      	ldr	r3, [pc, #176]	; (8014180 <_dtoa_r+0x650>)
 80140d0:	ec41 0b18 	vmov	d8, r0, r1
 80140d4:	2200      	movs	r2, #0
 80140d6:	4630      	mov	r0, r6
 80140d8:	4639      	mov	r1, r7
 80140da:	f7ec faad 	bl	8000638 <__aeabi_dmul>
 80140de:	4606      	mov	r6, r0
 80140e0:	460f      	mov	r7, r1
 80140e2:	e7c4      	b.n	801406e <_dtoa_r+0x53e>
 80140e4:	ec51 0b17 	vmov	r0, r1, d7
 80140e8:	f7ec faa6 	bl	8000638 <__aeabi_dmul>
 80140ec:	9b02      	ldr	r3, [sp, #8]
 80140ee:	9d00      	ldr	r5, [sp, #0]
 80140f0:	930c      	str	r3, [sp, #48]	; 0x30
 80140f2:	ec41 0b18 	vmov	d8, r0, r1
 80140f6:	4639      	mov	r1, r7
 80140f8:	4630      	mov	r0, r6
 80140fa:	f7ec fd4d 	bl	8000b98 <__aeabi_d2iz>
 80140fe:	9011      	str	r0, [sp, #68]	; 0x44
 8014100:	f7ec fa30 	bl	8000564 <__aeabi_i2d>
 8014104:	4602      	mov	r2, r0
 8014106:	460b      	mov	r3, r1
 8014108:	4630      	mov	r0, r6
 801410a:	4639      	mov	r1, r7
 801410c:	f7ec f8dc 	bl	80002c8 <__aeabi_dsub>
 8014110:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014112:	3330      	adds	r3, #48	; 0x30
 8014114:	f805 3b01 	strb.w	r3, [r5], #1
 8014118:	9b02      	ldr	r3, [sp, #8]
 801411a:	429d      	cmp	r5, r3
 801411c:	4606      	mov	r6, r0
 801411e:	460f      	mov	r7, r1
 8014120:	f04f 0200 	mov.w	r2, #0
 8014124:	d134      	bne.n	8014190 <_dtoa_r+0x660>
 8014126:	4b19      	ldr	r3, [pc, #100]	; (801418c <_dtoa_r+0x65c>)
 8014128:	ec51 0b18 	vmov	r0, r1, d8
 801412c:	f7ec f8ce 	bl	80002cc <__adddf3>
 8014130:	4602      	mov	r2, r0
 8014132:	460b      	mov	r3, r1
 8014134:	4630      	mov	r0, r6
 8014136:	4639      	mov	r1, r7
 8014138:	f7ec fd0e 	bl	8000b58 <__aeabi_dcmpgt>
 801413c:	2800      	cmp	r0, #0
 801413e:	d175      	bne.n	801422c <_dtoa_r+0x6fc>
 8014140:	ec53 2b18 	vmov	r2, r3, d8
 8014144:	4911      	ldr	r1, [pc, #68]	; (801418c <_dtoa_r+0x65c>)
 8014146:	2000      	movs	r0, #0
 8014148:	f7ec f8be 	bl	80002c8 <__aeabi_dsub>
 801414c:	4602      	mov	r2, r0
 801414e:	460b      	mov	r3, r1
 8014150:	4630      	mov	r0, r6
 8014152:	4639      	mov	r1, r7
 8014154:	f7ec fce2 	bl	8000b1c <__aeabi_dcmplt>
 8014158:	2800      	cmp	r0, #0
 801415a:	f43f af27 	beq.w	8013fac <_dtoa_r+0x47c>
 801415e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014160:	1e6b      	subs	r3, r5, #1
 8014162:	930c      	str	r3, [sp, #48]	; 0x30
 8014164:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014168:	2b30      	cmp	r3, #48	; 0x30
 801416a:	d0f8      	beq.n	801415e <_dtoa_r+0x62e>
 801416c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8014170:	e04a      	b.n	8014208 <_dtoa_r+0x6d8>
 8014172:	bf00      	nop
 8014174:	08018bb8 	.word	0x08018bb8
 8014178:	08018b90 	.word	0x08018b90
 801417c:	3ff00000 	.word	0x3ff00000
 8014180:	40240000 	.word	0x40240000
 8014184:	401c0000 	.word	0x401c0000
 8014188:	40140000 	.word	0x40140000
 801418c:	3fe00000 	.word	0x3fe00000
 8014190:	4baf      	ldr	r3, [pc, #700]	; (8014450 <_dtoa_r+0x920>)
 8014192:	f7ec fa51 	bl	8000638 <__aeabi_dmul>
 8014196:	4606      	mov	r6, r0
 8014198:	460f      	mov	r7, r1
 801419a:	e7ac      	b.n	80140f6 <_dtoa_r+0x5c6>
 801419c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80141a0:	9d00      	ldr	r5, [sp, #0]
 80141a2:	4642      	mov	r2, r8
 80141a4:	464b      	mov	r3, r9
 80141a6:	4630      	mov	r0, r6
 80141a8:	4639      	mov	r1, r7
 80141aa:	f7ec fb6f 	bl	800088c <__aeabi_ddiv>
 80141ae:	f7ec fcf3 	bl	8000b98 <__aeabi_d2iz>
 80141b2:	9002      	str	r0, [sp, #8]
 80141b4:	f7ec f9d6 	bl	8000564 <__aeabi_i2d>
 80141b8:	4642      	mov	r2, r8
 80141ba:	464b      	mov	r3, r9
 80141bc:	f7ec fa3c 	bl	8000638 <__aeabi_dmul>
 80141c0:	4602      	mov	r2, r0
 80141c2:	460b      	mov	r3, r1
 80141c4:	4630      	mov	r0, r6
 80141c6:	4639      	mov	r1, r7
 80141c8:	f7ec f87e 	bl	80002c8 <__aeabi_dsub>
 80141cc:	9e02      	ldr	r6, [sp, #8]
 80141ce:	9f01      	ldr	r7, [sp, #4]
 80141d0:	3630      	adds	r6, #48	; 0x30
 80141d2:	f805 6b01 	strb.w	r6, [r5], #1
 80141d6:	9e00      	ldr	r6, [sp, #0]
 80141d8:	1bae      	subs	r6, r5, r6
 80141da:	42b7      	cmp	r7, r6
 80141dc:	4602      	mov	r2, r0
 80141de:	460b      	mov	r3, r1
 80141e0:	d137      	bne.n	8014252 <_dtoa_r+0x722>
 80141e2:	f7ec f873 	bl	80002cc <__adddf3>
 80141e6:	4642      	mov	r2, r8
 80141e8:	464b      	mov	r3, r9
 80141ea:	4606      	mov	r6, r0
 80141ec:	460f      	mov	r7, r1
 80141ee:	f7ec fcb3 	bl	8000b58 <__aeabi_dcmpgt>
 80141f2:	b9c8      	cbnz	r0, 8014228 <_dtoa_r+0x6f8>
 80141f4:	4642      	mov	r2, r8
 80141f6:	464b      	mov	r3, r9
 80141f8:	4630      	mov	r0, r6
 80141fa:	4639      	mov	r1, r7
 80141fc:	f7ec fc84 	bl	8000b08 <__aeabi_dcmpeq>
 8014200:	b110      	cbz	r0, 8014208 <_dtoa_r+0x6d8>
 8014202:	9b02      	ldr	r3, [sp, #8]
 8014204:	07d9      	lsls	r1, r3, #31
 8014206:	d40f      	bmi.n	8014228 <_dtoa_r+0x6f8>
 8014208:	4620      	mov	r0, r4
 801420a:	4659      	mov	r1, fp
 801420c:	f001 f88e 	bl	801532c <_Bfree>
 8014210:	2300      	movs	r3, #0
 8014212:	702b      	strb	r3, [r5, #0]
 8014214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014216:	f10a 0001 	add.w	r0, sl, #1
 801421a:	6018      	str	r0, [r3, #0]
 801421c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801421e:	2b00      	cmp	r3, #0
 8014220:	f43f acd8 	beq.w	8013bd4 <_dtoa_r+0xa4>
 8014224:	601d      	str	r5, [r3, #0]
 8014226:	e4d5      	b.n	8013bd4 <_dtoa_r+0xa4>
 8014228:	f8cd a01c 	str.w	sl, [sp, #28]
 801422c:	462b      	mov	r3, r5
 801422e:	461d      	mov	r5, r3
 8014230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014234:	2a39      	cmp	r2, #57	; 0x39
 8014236:	d108      	bne.n	801424a <_dtoa_r+0x71a>
 8014238:	9a00      	ldr	r2, [sp, #0]
 801423a:	429a      	cmp	r2, r3
 801423c:	d1f7      	bne.n	801422e <_dtoa_r+0x6fe>
 801423e:	9a07      	ldr	r2, [sp, #28]
 8014240:	9900      	ldr	r1, [sp, #0]
 8014242:	3201      	adds	r2, #1
 8014244:	9207      	str	r2, [sp, #28]
 8014246:	2230      	movs	r2, #48	; 0x30
 8014248:	700a      	strb	r2, [r1, #0]
 801424a:	781a      	ldrb	r2, [r3, #0]
 801424c:	3201      	adds	r2, #1
 801424e:	701a      	strb	r2, [r3, #0]
 8014250:	e78c      	b.n	801416c <_dtoa_r+0x63c>
 8014252:	4b7f      	ldr	r3, [pc, #508]	; (8014450 <_dtoa_r+0x920>)
 8014254:	2200      	movs	r2, #0
 8014256:	f7ec f9ef 	bl	8000638 <__aeabi_dmul>
 801425a:	2200      	movs	r2, #0
 801425c:	2300      	movs	r3, #0
 801425e:	4606      	mov	r6, r0
 8014260:	460f      	mov	r7, r1
 8014262:	f7ec fc51 	bl	8000b08 <__aeabi_dcmpeq>
 8014266:	2800      	cmp	r0, #0
 8014268:	d09b      	beq.n	80141a2 <_dtoa_r+0x672>
 801426a:	e7cd      	b.n	8014208 <_dtoa_r+0x6d8>
 801426c:	9a08      	ldr	r2, [sp, #32]
 801426e:	2a00      	cmp	r2, #0
 8014270:	f000 80c4 	beq.w	80143fc <_dtoa_r+0x8cc>
 8014274:	9a05      	ldr	r2, [sp, #20]
 8014276:	2a01      	cmp	r2, #1
 8014278:	f300 80a8 	bgt.w	80143cc <_dtoa_r+0x89c>
 801427c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801427e:	2a00      	cmp	r2, #0
 8014280:	f000 80a0 	beq.w	80143c4 <_dtoa_r+0x894>
 8014284:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014288:	9e06      	ldr	r6, [sp, #24]
 801428a:	4645      	mov	r5, r8
 801428c:	9a04      	ldr	r2, [sp, #16]
 801428e:	2101      	movs	r1, #1
 8014290:	441a      	add	r2, r3
 8014292:	4620      	mov	r0, r4
 8014294:	4498      	add	r8, r3
 8014296:	9204      	str	r2, [sp, #16]
 8014298:	f001 f94e 	bl	8015538 <__i2b>
 801429c:	4607      	mov	r7, r0
 801429e:	2d00      	cmp	r5, #0
 80142a0:	dd0b      	ble.n	80142ba <_dtoa_r+0x78a>
 80142a2:	9b04      	ldr	r3, [sp, #16]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	dd08      	ble.n	80142ba <_dtoa_r+0x78a>
 80142a8:	42ab      	cmp	r3, r5
 80142aa:	9a04      	ldr	r2, [sp, #16]
 80142ac:	bfa8      	it	ge
 80142ae:	462b      	movge	r3, r5
 80142b0:	eba8 0803 	sub.w	r8, r8, r3
 80142b4:	1aed      	subs	r5, r5, r3
 80142b6:	1ad3      	subs	r3, r2, r3
 80142b8:	9304      	str	r3, [sp, #16]
 80142ba:	9b06      	ldr	r3, [sp, #24]
 80142bc:	b1fb      	cbz	r3, 80142fe <_dtoa_r+0x7ce>
 80142be:	9b08      	ldr	r3, [sp, #32]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	f000 809f 	beq.w	8014404 <_dtoa_r+0x8d4>
 80142c6:	2e00      	cmp	r6, #0
 80142c8:	dd11      	ble.n	80142ee <_dtoa_r+0x7be>
 80142ca:	4639      	mov	r1, r7
 80142cc:	4632      	mov	r2, r6
 80142ce:	4620      	mov	r0, r4
 80142d0:	f001 f9ee 	bl	80156b0 <__pow5mult>
 80142d4:	465a      	mov	r2, fp
 80142d6:	4601      	mov	r1, r0
 80142d8:	4607      	mov	r7, r0
 80142da:	4620      	mov	r0, r4
 80142dc:	f001 f942 	bl	8015564 <__multiply>
 80142e0:	4659      	mov	r1, fp
 80142e2:	9007      	str	r0, [sp, #28]
 80142e4:	4620      	mov	r0, r4
 80142e6:	f001 f821 	bl	801532c <_Bfree>
 80142ea:	9b07      	ldr	r3, [sp, #28]
 80142ec:	469b      	mov	fp, r3
 80142ee:	9b06      	ldr	r3, [sp, #24]
 80142f0:	1b9a      	subs	r2, r3, r6
 80142f2:	d004      	beq.n	80142fe <_dtoa_r+0x7ce>
 80142f4:	4659      	mov	r1, fp
 80142f6:	4620      	mov	r0, r4
 80142f8:	f001 f9da 	bl	80156b0 <__pow5mult>
 80142fc:	4683      	mov	fp, r0
 80142fe:	2101      	movs	r1, #1
 8014300:	4620      	mov	r0, r4
 8014302:	f001 f919 	bl	8015538 <__i2b>
 8014306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014308:	2b00      	cmp	r3, #0
 801430a:	4606      	mov	r6, r0
 801430c:	dd7c      	ble.n	8014408 <_dtoa_r+0x8d8>
 801430e:	461a      	mov	r2, r3
 8014310:	4601      	mov	r1, r0
 8014312:	4620      	mov	r0, r4
 8014314:	f001 f9cc 	bl	80156b0 <__pow5mult>
 8014318:	9b05      	ldr	r3, [sp, #20]
 801431a:	2b01      	cmp	r3, #1
 801431c:	4606      	mov	r6, r0
 801431e:	dd76      	ble.n	801440e <_dtoa_r+0x8de>
 8014320:	2300      	movs	r3, #0
 8014322:	9306      	str	r3, [sp, #24]
 8014324:	6933      	ldr	r3, [r6, #16]
 8014326:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801432a:	6918      	ldr	r0, [r3, #16]
 801432c:	f001 f8b4 	bl	8015498 <__hi0bits>
 8014330:	f1c0 0020 	rsb	r0, r0, #32
 8014334:	9b04      	ldr	r3, [sp, #16]
 8014336:	4418      	add	r0, r3
 8014338:	f010 001f 	ands.w	r0, r0, #31
 801433c:	f000 8086 	beq.w	801444c <_dtoa_r+0x91c>
 8014340:	f1c0 0320 	rsb	r3, r0, #32
 8014344:	2b04      	cmp	r3, #4
 8014346:	dd7f      	ble.n	8014448 <_dtoa_r+0x918>
 8014348:	f1c0 001c 	rsb	r0, r0, #28
 801434c:	9b04      	ldr	r3, [sp, #16]
 801434e:	4403      	add	r3, r0
 8014350:	4480      	add	r8, r0
 8014352:	4405      	add	r5, r0
 8014354:	9304      	str	r3, [sp, #16]
 8014356:	f1b8 0f00 	cmp.w	r8, #0
 801435a:	dd05      	ble.n	8014368 <_dtoa_r+0x838>
 801435c:	4659      	mov	r1, fp
 801435e:	4642      	mov	r2, r8
 8014360:	4620      	mov	r0, r4
 8014362:	f001 f9ff 	bl	8015764 <__lshift>
 8014366:	4683      	mov	fp, r0
 8014368:	9b04      	ldr	r3, [sp, #16]
 801436a:	2b00      	cmp	r3, #0
 801436c:	dd05      	ble.n	801437a <_dtoa_r+0x84a>
 801436e:	4631      	mov	r1, r6
 8014370:	461a      	mov	r2, r3
 8014372:	4620      	mov	r0, r4
 8014374:	f001 f9f6 	bl	8015764 <__lshift>
 8014378:	4606      	mov	r6, r0
 801437a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801437c:	2b00      	cmp	r3, #0
 801437e:	d069      	beq.n	8014454 <_dtoa_r+0x924>
 8014380:	4631      	mov	r1, r6
 8014382:	4658      	mov	r0, fp
 8014384:	f001 fa5a 	bl	801583c <__mcmp>
 8014388:	2800      	cmp	r0, #0
 801438a:	da63      	bge.n	8014454 <_dtoa_r+0x924>
 801438c:	2300      	movs	r3, #0
 801438e:	4659      	mov	r1, fp
 8014390:	220a      	movs	r2, #10
 8014392:	4620      	mov	r0, r4
 8014394:	f000 ffec 	bl	8015370 <__multadd>
 8014398:	9b08      	ldr	r3, [sp, #32]
 801439a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801439e:	4683      	mov	fp, r0
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	f000 818f 	beq.w	80146c4 <_dtoa_r+0xb94>
 80143a6:	4639      	mov	r1, r7
 80143a8:	2300      	movs	r3, #0
 80143aa:	220a      	movs	r2, #10
 80143ac:	4620      	mov	r0, r4
 80143ae:	f000 ffdf 	bl	8015370 <__multadd>
 80143b2:	f1b9 0f00 	cmp.w	r9, #0
 80143b6:	4607      	mov	r7, r0
 80143b8:	f300 808e 	bgt.w	80144d8 <_dtoa_r+0x9a8>
 80143bc:	9b05      	ldr	r3, [sp, #20]
 80143be:	2b02      	cmp	r3, #2
 80143c0:	dc50      	bgt.n	8014464 <_dtoa_r+0x934>
 80143c2:	e089      	b.n	80144d8 <_dtoa_r+0x9a8>
 80143c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80143c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80143ca:	e75d      	b.n	8014288 <_dtoa_r+0x758>
 80143cc:	9b01      	ldr	r3, [sp, #4]
 80143ce:	1e5e      	subs	r6, r3, #1
 80143d0:	9b06      	ldr	r3, [sp, #24]
 80143d2:	42b3      	cmp	r3, r6
 80143d4:	bfbf      	itttt	lt
 80143d6:	9b06      	ldrlt	r3, [sp, #24]
 80143d8:	9606      	strlt	r6, [sp, #24]
 80143da:	1af2      	sublt	r2, r6, r3
 80143dc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80143de:	bfb6      	itet	lt
 80143e0:	189b      	addlt	r3, r3, r2
 80143e2:	1b9e      	subge	r6, r3, r6
 80143e4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80143e6:	9b01      	ldr	r3, [sp, #4]
 80143e8:	bfb8      	it	lt
 80143ea:	2600      	movlt	r6, #0
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	bfb5      	itete	lt
 80143f0:	eba8 0503 	sublt.w	r5, r8, r3
 80143f4:	9b01      	ldrge	r3, [sp, #4]
 80143f6:	2300      	movlt	r3, #0
 80143f8:	4645      	movge	r5, r8
 80143fa:	e747      	b.n	801428c <_dtoa_r+0x75c>
 80143fc:	9e06      	ldr	r6, [sp, #24]
 80143fe:	9f08      	ldr	r7, [sp, #32]
 8014400:	4645      	mov	r5, r8
 8014402:	e74c      	b.n	801429e <_dtoa_r+0x76e>
 8014404:	9a06      	ldr	r2, [sp, #24]
 8014406:	e775      	b.n	80142f4 <_dtoa_r+0x7c4>
 8014408:	9b05      	ldr	r3, [sp, #20]
 801440a:	2b01      	cmp	r3, #1
 801440c:	dc18      	bgt.n	8014440 <_dtoa_r+0x910>
 801440e:	9b02      	ldr	r3, [sp, #8]
 8014410:	b9b3      	cbnz	r3, 8014440 <_dtoa_r+0x910>
 8014412:	9b03      	ldr	r3, [sp, #12]
 8014414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014418:	b9a3      	cbnz	r3, 8014444 <_dtoa_r+0x914>
 801441a:	9b03      	ldr	r3, [sp, #12]
 801441c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014420:	0d1b      	lsrs	r3, r3, #20
 8014422:	051b      	lsls	r3, r3, #20
 8014424:	b12b      	cbz	r3, 8014432 <_dtoa_r+0x902>
 8014426:	9b04      	ldr	r3, [sp, #16]
 8014428:	3301      	adds	r3, #1
 801442a:	9304      	str	r3, [sp, #16]
 801442c:	f108 0801 	add.w	r8, r8, #1
 8014430:	2301      	movs	r3, #1
 8014432:	9306      	str	r3, [sp, #24]
 8014434:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014436:	2b00      	cmp	r3, #0
 8014438:	f47f af74 	bne.w	8014324 <_dtoa_r+0x7f4>
 801443c:	2001      	movs	r0, #1
 801443e:	e779      	b.n	8014334 <_dtoa_r+0x804>
 8014440:	2300      	movs	r3, #0
 8014442:	e7f6      	b.n	8014432 <_dtoa_r+0x902>
 8014444:	9b02      	ldr	r3, [sp, #8]
 8014446:	e7f4      	b.n	8014432 <_dtoa_r+0x902>
 8014448:	d085      	beq.n	8014356 <_dtoa_r+0x826>
 801444a:	4618      	mov	r0, r3
 801444c:	301c      	adds	r0, #28
 801444e:	e77d      	b.n	801434c <_dtoa_r+0x81c>
 8014450:	40240000 	.word	0x40240000
 8014454:	9b01      	ldr	r3, [sp, #4]
 8014456:	2b00      	cmp	r3, #0
 8014458:	dc38      	bgt.n	80144cc <_dtoa_r+0x99c>
 801445a:	9b05      	ldr	r3, [sp, #20]
 801445c:	2b02      	cmp	r3, #2
 801445e:	dd35      	ble.n	80144cc <_dtoa_r+0x99c>
 8014460:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8014464:	f1b9 0f00 	cmp.w	r9, #0
 8014468:	d10d      	bne.n	8014486 <_dtoa_r+0x956>
 801446a:	4631      	mov	r1, r6
 801446c:	464b      	mov	r3, r9
 801446e:	2205      	movs	r2, #5
 8014470:	4620      	mov	r0, r4
 8014472:	f000 ff7d 	bl	8015370 <__multadd>
 8014476:	4601      	mov	r1, r0
 8014478:	4606      	mov	r6, r0
 801447a:	4658      	mov	r0, fp
 801447c:	f001 f9de 	bl	801583c <__mcmp>
 8014480:	2800      	cmp	r0, #0
 8014482:	f73f adbd 	bgt.w	8014000 <_dtoa_r+0x4d0>
 8014486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014488:	9d00      	ldr	r5, [sp, #0]
 801448a:	ea6f 0a03 	mvn.w	sl, r3
 801448e:	f04f 0800 	mov.w	r8, #0
 8014492:	4631      	mov	r1, r6
 8014494:	4620      	mov	r0, r4
 8014496:	f000 ff49 	bl	801532c <_Bfree>
 801449a:	2f00      	cmp	r7, #0
 801449c:	f43f aeb4 	beq.w	8014208 <_dtoa_r+0x6d8>
 80144a0:	f1b8 0f00 	cmp.w	r8, #0
 80144a4:	d005      	beq.n	80144b2 <_dtoa_r+0x982>
 80144a6:	45b8      	cmp	r8, r7
 80144a8:	d003      	beq.n	80144b2 <_dtoa_r+0x982>
 80144aa:	4641      	mov	r1, r8
 80144ac:	4620      	mov	r0, r4
 80144ae:	f000 ff3d 	bl	801532c <_Bfree>
 80144b2:	4639      	mov	r1, r7
 80144b4:	4620      	mov	r0, r4
 80144b6:	f000 ff39 	bl	801532c <_Bfree>
 80144ba:	e6a5      	b.n	8014208 <_dtoa_r+0x6d8>
 80144bc:	2600      	movs	r6, #0
 80144be:	4637      	mov	r7, r6
 80144c0:	e7e1      	b.n	8014486 <_dtoa_r+0x956>
 80144c2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80144c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80144c8:	4637      	mov	r7, r6
 80144ca:	e599      	b.n	8014000 <_dtoa_r+0x4d0>
 80144cc:	9b08      	ldr	r3, [sp, #32]
 80144ce:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	f000 80fd 	beq.w	80146d2 <_dtoa_r+0xba2>
 80144d8:	2d00      	cmp	r5, #0
 80144da:	dd05      	ble.n	80144e8 <_dtoa_r+0x9b8>
 80144dc:	4639      	mov	r1, r7
 80144de:	462a      	mov	r2, r5
 80144e0:	4620      	mov	r0, r4
 80144e2:	f001 f93f 	bl	8015764 <__lshift>
 80144e6:	4607      	mov	r7, r0
 80144e8:	9b06      	ldr	r3, [sp, #24]
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d05c      	beq.n	80145a8 <_dtoa_r+0xa78>
 80144ee:	6879      	ldr	r1, [r7, #4]
 80144f0:	4620      	mov	r0, r4
 80144f2:	f000 fedb 	bl	80152ac <_Balloc>
 80144f6:	4605      	mov	r5, r0
 80144f8:	b928      	cbnz	r0, 8014506 <_dtoa_r+0x9d6>
 80144fa:	4b80      	ldr	r3, [pc, #512]	; (80146fc <_dtoa_r+0xbcc>)
 80144fc:	4602      	mov	r2, r0
 80144fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8014502:	f7ff bb2e 	b.w	8013b62 <_dtoa_r+0x32>
 8014506:	693a      	ldr	r2, [r7, #16]
 8014508:	3202      	adds	r2, #2
 801450a:	0092      	lsls	r2, r2, #2
 801450c:	f107 010c 	add.w	r1, r7, #12
 8014510:	300c      	adds	r0, #12
 8014512:	f7fc fc2b 	bl	8010d6c <memcpy>
 8014516:	2201      	movs	r2, #1
 8014518:	4629      	mov	r1, r5
 801451a:	4620      	mov	r0, r4
 801451c:	f001 f922 	bl	8015764 <__lshift>
 8014520:	9b00      	ldr	r3, [sp, #0]
 8014522:	3301      	adds	r3, #1
 8014524:	9301      	str	r3, [sp, #4]
 8014526:	9b00      	ldr	r3, [sp, #0]
 8014528:	444b      	add	r3, r9
 801452a:	9307      	str	r3, [sp, #28]
 801452c:	9b02      	ldr	r3, [sp, #8]
 801452e:	f003 0301 	and.w	r3, r3, #1
 8014532:	46b8      	mov	r8, r7
 8014534:	9306      	str	r3, [sp, #24]
 8014536:	4607      	mov	r7, r0
 8014538:	9b01      	ldr	r3, [sp, #4]
 801453a:	4631      	mov	r1, r6
 801453c:	3b01      	subs	r3, #1
 801453e:	4658      	mov	r0, fp
 8014540:	9302      	str	r3, [sp, #8]
 8014542:	f7ff fa69 	bl	8013a18 <quorem>
 8014546:	4603      	mov	r3, r0
 8014548:	3330      	adds	r3, #48	; 0x30
 801454a:	9004      	str	r0, [sp, #16]
 801454c:	4641      	mov	r1, r8
 801454e:	4658      	mov	r0, fp
 8014550:	9308      	str	r3, [sp, #32]
 8014552:	f001 f973 	bl	801583c <__mcmp>
 8014556:	463a      	mov	r2, r7
 8014558:	4681      	mov	r9, r0
 801455a:	4631      	mov	r1, r6
 801455c:	4620      	mov	r0, r4
 801455e:	f001 f989 	bl	8015874 <__mdiff>
 8014562:	68c2      	ldr	r2, [r0, #12]
 8014564:	9b08      	ldr	r3, [sp, #32]
 8014566:	4605      	mov	r5, r0
 8014568:	bb02      	cbnz	r2, 80145ac <_dtoa_r+0xa7c>
 801456a:	4601      	mov	r1, r0
 801456c:	4658      	mov	r0, fp
 801456e:	f001 f965 	bl	801583c <__mcmp>
 8014572:	9b08      	ldr	r3, [sp, #32]
 8014574:	4602      	mov	r2, r0
 8014576:	4629      	mov	r1, r5
 8014578:	4620      	mov	r0, r4
 801457a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801457e:	f000 fed5 	bl	801532c <_Bfree>
 8014582:	9b05      	ldr	r3, [sp, #20]
 8014584:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014586:	9d01      	ldr	r5, [sp, #4]
 8014588:	ea43 0102 	orr.w	r1, r3, r2
 801458c:	9b06      	ldr	r3, [sp, #24]
 801458e:	430b      	orrs	r3, r1
 8014590:	9b08      	ldr	r3, [sp, #32]
 8014592:	d10d      	bne.n	80145b0 <_dtoa_r+0xa80>
 8014594:	2b39      	cmp	r3, #57	; 0x39
 8014596:	d029      	beq.n	80145ec <_dtoa_r+0xabc>
 8014598:	f1b9 0f00 	cmp.w	r9, #0
 801459c:	dd01      	ble.n	80145a2 <_dtoa_r+0xa72>
 801459e:	9b04      	ldr	r3, [sp, #16]
 80145a0:	3331      	adds	r3, #49	; 0x31
 80145a2:	9a02      	ldr	r2, [sp, #8]
 80145a4:	7013      	strb	r3, [r2, #0]
 80145a6:	e774      	b.n	8014492 <_dtoa_r+0x962>
 80145a8:	4638      	mov	r0, r7
 80145aa:	e7b9      	b.n	8014520 <_dtoa_r+0x9f0>
 80145ac:	2201      	movs	r2, #1
 80145ae:	e7e2      	b.n	8014576 <_dtoa_r+0xa46>
 80145b0:	f1b9 0f00 	cmp.w	r9, #0
 80145b4:	db06      	blt.n	80145c4 <_dtoa_r+0xa94>
 80145b6:	9905      	ldr	r1, [sp, #20]
 80145b8:	ea41 0909 	orr.w	r9, r1, r9
 80145bc:	9906      	ldr	r1, [sp, #24]
 80145be:	ea59 0101 	orrs.w	r1, r9, r1
 80145c2:	d120      	bne.n	8014606 <_dtoa_r+0xad6>
 80145c4:	2a00      	cmp	r2, #0
 80145c6:	ddec      	ble.n	80145a2 <_dtoa_r+0xa72>
 80145c8:	4659      	mov	r1, fp
 80145ca:	2201      	movs	r2, #1
 80145cc:	4620      	mov	r0, r4
 80145ce:	9301      	str	r3, [sp, #4]
 80145d0:	f001 f8c8 	bl	8015764 <__lshift>
 80145d4:	4631      	mov	r1, r6
 80145d6:	4683      	mov	fp, r0
 80145d8:	f001 f930 	bl	801583c <__mcmp>
 80145dc:	2800      	cmp	r0, #0
 80145de:	9b01      	ldr	r3, [sp, #4]
 80145e0:	dc02      	bgt.n	80145e8 <_dtoa_r+0xab8>
 80145e2:	d1de      	bne.n	80145a2 <_dtoa_r+0xa72>
 80145e4:	07da      	lsls	r2, r3, #31
 80145e6:	d5dc      	bpl.n	80145a2 <_dtoa_r+0xa72>
 80145e8:	2b39      	cmp	r3, #57	; 0x39
 80145ea:	d1d8      	bne.n	801459e <_dtoa_r+0xa6e>
 80145ec:	9a02      	ldr	r2, [sp, #8]
 80145ee:	2339      	movs	r3, #57	; 0x39
 80145f0:	7013      	strb	r3, [r2, #0]
 80145f2:	462b      	mov	r3, r5
 80145f4:	461d      	mov	r5, r3
 80145f6:	3b01      	subs	r3, #1
 80145f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80145fc:	2a39      	cmp	r2, #57	; 0x39
 80145fe:	d050      	beq.n	80146a2 <_dtoa_r+0xb72>
 8014600:	3201      	adds	r2, #1
 8014602:	701a      	strb	r2, [r3, #0]
 8014604:	e745      	b.n	8014492 <_dtoa_r+0x962>
 8014606:	2a00      	cmp	r2, #0
 8014608:	dd03      	ble.n	8014612 <_dtoa_r+0xae2>
 801460a:	2b39      	cmp	r3, #57	; 0x39
 801460c:	d0ee      	beq.n	80145ec <_dtoa_r+0xabc>
 801460e:	3301      	adds	r3, #1
 8014610:	e7c7      	b.n	80145a2 <_dtoa_r+0xa72>
 8014612:	9a01      	ldr	r2, [sp, #4]
 8014614:	9907      	ldr	r1, [sp, #28]
 8014616:	f802 3c01 	strb.w	r3, [r2, #-1]
 801461a:	428a      	cmp	r2, r1
 801461c:	d02a      	beq.n	8014674 <_dtoa_r+0xb44>
 801461e:	4659      	mov	r1, fp
 8014620:	2300      	movs	r3, #0
 8014622:	220a      	movs	r2, #10
 8014624:	4620      	mov	r0, r4
 8014626:	f000 fea3 	bl	8015370 <__multadd>
 801462a:	45b8      	cmp	r8, r7
 801462c:	4683      	mov	fp, r0
 801462e:	f04f 0300 	mov.w	r3, #0
 8014632:	f04f 020a 	mov.w	r2, #10
 8014636:	4641      	mov	r1, r8
 8014638:	4620      	mov	r0, r4
 801463a:	d107      	bne.n	801464c <_dtoa_r+0xb1c>
 801463c:	f000 fe98 	bl	8015370 <__multadd>
 8014640:	4680      	mov	r8, r0
 8014642:	4607      	mov	r7, r0
 8014644:	9b01      	ldr	r3, [sp, #4]
 8014646:	3301      	adds	r3, #1
 8014648:	9301      	str	r3, [sp, #4]
 801464a:	e775      	b.n	8014538 <_dtoa_r+0xa08>
 801464c:	f000 fe90 	bl	8015370 <__multadd>
 8014650:	4639      	mov	r1, r7
 8014652:	4680      	mov	r8, r0
 8014654:	2300      	movs	r3, #0
 8014656:	220a      	movs	r2, #10
 8014658:	4620      	mov	r0, r4
 801465a:	f000 fe89 	bl	8015370 <__multadd>
 801465e:	4607      	mov	r7, r0
 8014660:	e7f0      	b.n	8014644 <_dtoa_r+0xb14>
 8014662:	f1b9 0f00 	cmp.w	r9, #0
 8014666:	9a00      	ldr	r2, [sp, #0]
 8014668:	bfcc      	ite	gt
 801466a:	464d      	movgt	r5, r9
 801466c:	2501      	movle	r5, #1
 801466e:	4415      	add	r5, r2
 8014670:	f04f 0800 	mov.w	r8, #0
 8014674:	4659      	mov	r1, fp
 8014676:	2201      	movs	r2, #1
 8014678:	4620      	mov	r0, r4
 801467a:	9301      	str	r3, [sp, #4]
 801467c:	f001 f872 	bl	8015764 <__lshift>
 8014680:	4631      	mov	r1, r6
 8014682:	4683      	mov	fp, r0
 8014684:	f001 f8da 	bl	801583c <__mcmp>
 8014688:	2800      	cmp	r0, #0
 801468a:	dcb2      	bgt.n	80145f2 <_dtoa_r+0xac2>
 801468c:	d102      	bne.n	8014694 <_dtoa_r+0xb64>
 801468e:	9b01      	ldr	r3, [sp, #4]
 8014690:	07db      	lsls	r3, r3, #31
 8014692:	d4ae      	bmi.n	80145f2 <_dtoa_r+0xac2>
 8014694:	462b      	mov	r3, r5
 8014696:	461d      	mov	r5, r3
 8014698:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801469c:	2a30      	cmp	r2, #48	; 0x30
 801469e:	d0fa      	beq.n	8014696 <_dtoa_r+0xb66>
 80146a0:	e6f7      	b.n	8014492 <_dtoa_r+0x962>
 80146a2:	9a00      	ldr	r2, [sp, #0]
 80146a4:	429a      	cmp	r2, r3
 80146a6:	d1a5      	bne.n	80145f4 <_dtoa_r+0xac4>
 80146a8:	f10a 0a01 	add.w	sl, sl, #1
 80146ac:	2331      	movs	r3, #49	; 0x31
 80146ae:	e779      	b.n	80145a4 <_dtoa_r+0xa74>
 80146b0:	4b13      	ldr	r3, [pc, #76]	; (8014700 <_dtoa_r+0xbd0>)
 80146b2:	f7ff baaf 	b.w	8013c14 <_dtoa_r+0xe4>
 80146b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	f47f aa86 	bne.w	8013bca <_dtoa_r+0x9a>
 80146be:	4b11      	ldr	r3, [pc, #68]	; (8014704 <_dtoa_r+0xbd4>)
 80146c0:	f7ff baa8 	b.w	8013c14 <_dtoa_r+0xe4>
 80146c4:	f1b9 0f00 	cmp.w	r9, #0
 80146c8:	dc03      	bgt.n	80146d2 <_dtoa_r+0xba2>
 80146ca:	9b05      	ldr	r3, [sp, #20]
 80146cc:	2b02      	cmp	r3, #2
 80146ce:	f73f aec9 	bgt.w	8014464 <_dtoa_r+0x934>
 80146d2:	9d00      	ldr	r5, [sp, #0]
 80146d4:	4631      	mov	r1, r6
 80146d6:	4658      	mov	r0, fp
 80146d8:	f7ff f99e 	bl	8013a18 <quorem>
 80146dc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80146e0:	f805 3b01 	strb.w	r3, [r5], #1
 80146e4:	9a00      	ldr	r2, [sp, #0]
 80146e6:	1aaa      	subs	r2, r5, r2
 80146e8:	4591      	cmp	r9, r2
 80146ea:	ddba      	ble.n	8014662 <_dtoa_r+0xb32>
 80146ec:	4659      	mov	r1, fp
 80146ee:	2300      	movs	r3, #0
 80146f0:	220a      	movs	r2, #10
 80146f2:	4620      	mov	r0, r4
 80146f4:	f000 fe3c 	bl	8015370 <__multadd>
 80146f8:	4683      	mov	fp, r0
 80146fa:	e7eb      	b.n	80146d4 <_dtoa_r+0xba4>
 80146fc:	08018a9d 	.word	0x08018a9d
 8014700:	08018ca1 	.word	0x08018ca1
 8014704:	08018a31 	.word	0x08018a31

08014708 <__sflush_r>:
 8014708:	898a      	ldrh	r2, [r1, #12]
 801470a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801470e:	4605      	mov	r5, r0
 8014710:	0710      	lsls	r0, r2, #28
 8014712:	460c      	mov	r4, r1
 8014714:	d458      	bmi.n	80147c8 <__sflush_r+0xc0>
 8014716:	684b      	ldr	r3, [r1, #4]
 8014718:	2b00      	cmp	r3, #0
 801471a:	dc05      	bgt.n	8014728 <__sflush_r+0x20>
 801471c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801471e:	2b00      	cmp	r3, #0
 8014720:	dc02      	bgt.n	8014728 <__sflush_r+0x20>
 8014722:	2000      	movs	r0, #0
 8014724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801472a:	2e00      	cmp	r6, #0
 801472c:	d0f9      	beq.n	8014722 <__sflush_r+0x1a>
 801472e:	2300      	movs	r3, #0
 8014730:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014734:	682f      	ldr	r7, [r5, #0]
 8014736:	602b      	str	r3, [r5, #0]
 8014738:	d032      	beq.n	80147a0 <__sflush_r+0x98>
 801473a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801473c:	89a3      	ldrh	r3, [r4, #12]
 801473e:	075a      	lsls	r2, r3, #29
 8014740:	d505      	bpl.n	801474e <__sflush_r+0x46>
 8014742:	6863      	ldr	r3, [r4, #4]
 8014744:	1ac0      	subs	r0, r0, r3
 8014746:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014748:	b10b      	cbz	r3, 801474e <__sflush_r+0x46>
 801474a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801474c:	1ac0      	subs	r0, r0, r3
 801474e:	2300      	movs	r3, #0
 8014750:	4602      	mov	r2, r0
 8014752:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014754:	6a21      	ldr	r1, [r4, #32]
 8014756:	4628      	mov	r0, r5
 8014758:	47b0      	blx	r6
 801475a:	1c43      	adds	r3, r0, #1
 801475c:	89a3      	ldrh	r3, [r4, #12]
 801475e:	d106      	bne.n	801476e <__sflush_r+0x66>
 8014760:	6829      	ldr	r1, [r5, #0]
 8014762:	291d      	cmp	r1, #29
 8014764:	d82c      	bhi.n	80147c0 <__sflush_r+0xb8>
 8014766:	4a2a      	ldr	r2, [pc, #168]	; (8014810 <__sflush_r+0x108>)
 8014768:	40ca      	lsrs	r2, r1
 801476a:	07d6      	lsls	r6, r2, #31
 801476c:	d528      	bpl.n	80147c0 <__sflush_r+0xb8>
 801476e:	2200      	movs	r2, #0
 8014770:	6062      	str	r2, [r4, #4]
 8014772:	04d9      	lsls	r1, r3, #19
 8014774:	6922      	ldr	r2, [r4, #16]
 8014776:	6022      	str	r2, [r4, #0]
 8014778:	d504      	bpl.n	8014784 <__sflush_r+0x7c>
 801477a:	1c42      	adds	r2, r0, #1
 801477c:	d101      	bne.n	8014782 <__sflush_r+0x7a>
 801477e:	682b      	ldr	r3, [r5, #0]
 8014780:	b903      	cbnz	r3, 8014784 <__sflush_r+0x7c>
 8014782:	6560      	str	r0, [r4, #84]	; 0x54
 8014784:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014786:	602f      	str	r7, [r5, #0]
 8014788:	2900      	cmp	r1, #0
 801478a:	d0ca      	beq.n	8014722 <__sflush_r+0x1a>
 801478c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014790:	4299      	cmp	r1, r3
 8014792:	d002      	beq.n	801479a <__sflush_r+0x92>
 8014794:	4628      	mov	r0, r5
 8014796:	f7fc fd97 	bl	80112c8 <_free_r>
 801479a:	2000      	movs	r0, #0
 801479c:	6360      	str	r0, [r4, #52]	; 0x34
 801479e:	e7c1      	b.n	8014724 <__sflush_r+0x1c>
 80147a0:	6a21      	ldr	r1, [r4, #32]
 80147a2:	2301      	movs	r3, #1
 80147a4:	4628      	mov	r0, r5
 80147a6:	47b0      	blx	r6
 80147a8:	1c41      	adds	r1, r0, #1
 80147aa:	d1c7      	bne.n	801473c <__sflush_r+0x34>
 80147ac:	682b      	ldr	r3, [r5, #0]
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d0c4      	beq.n	801473c <__sflush_r+0x34>
 80147b2:	2b1d      	cmp	r3, #29
 80147b4:	d001      	beq.n	80147ba <__sflush_r+0xb2>
 80147b6:	2b16      	cmp	r3, #22
 80147b8:	d101      	bne.n	80147be <__sflush_r+0xb6>
 80147ba:	602f      	str	r7, [r5, #0]
 80147bc:	e7b1      	b.n	8014722 <__sflush_r+0x1a>
 80147be:	89a3      	ldrh	r3, [r4, #12]
 80147c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80147c4:	81a3      	strh	r3, [r4, #12]
 80147c6:	e7ad      	b.n	8014724 <__sflush_r+0x1c>
 80147c8:	690f      	ldr	r7, [r1, #16]
 80147ca:	2f00      	cmp	r7, #0
 80147cc:	d0a9      	beq.n	8014722 <__sflush_r+0x1a>
 80147ce:	0793      	lsls	r3, r2, #30
 80147d0:	680e      	ldr	r6, [r1, #0]
 80147d2:	bf08      	it	eq
 80147d4:	694b      	ldreq	r3, [r1, #20]
 80147d6:	600f      	str	r7, [r1, #0]
 80147d8:	bf18      	it	ne
 80147da:	2300      	movne	r3, #0
 80147dc:	eba6 0807 	sub.w	r8, r6, r7
 80147e0:	608b      	str	r3, [r1, #8]
 80147e2:	f1b8 0f00 	cmp.w	r8, #0
 80147e6:	dd9c      	ble.n	8014722 <__sflush_r+0x1a>
 80147e8:	6a21      	ldr	r1, [r4, #32]
 80147ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80147ec:	4643      	mov	r3, r8
 80147ee:	463a      	mov	r2, r7
 80147f0:	4628      	mov	r0, r5
 80147f2:	47b0      	blx	r6
 80147f4:	2800      	cmp	r0, #0
 80147f6:	dc06      	bgt.n	8014806 <__sflush_r+0xfe>
 80147f8:	89a3      	ldrh	r3, [r4, #12]
 80147fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80147fe:	81a3      	strh	r3, [r4, #12]
 8014800:	f04f 30ff 	mov.w	r0, #4294967295
 8014804:	e78e      	b.n	8014724 <__sflush_r+0x1c>
 8014806:	4407      	add	r7, r0
 8014808:	eba8 0800 	sub.w	r8, r8, r0
 801480c:	e7e9      	b.n	80147e2 <__sflush_r+0xda>
 801480e:	bf00      	nop
 8014810:	20400001 	.word	0x20400001

08014814 <_fflush_r>:
 8014814:	b538      	push	{r3, r4, r5, lr}
 8014816:	690b      	ldr	r3, [r1, #16]
 8014818:	4605      	mov	r5, r0
 801481a:	460c      	mov	r4, r1
 801481c:	b913      	cbnz	r3, 8014824 <_fflush_r+0x10>
 801481e:	2500      	movs	r5, #0
 8014820:	4628      	mov	r0, r5
 8014822:	bd38      	pop	{r3, r4, r5, pc}
 8014824:	b118      	cbz	r0, 801482e <_fflush_r+0x1a>
 8014826:	6983      	ldr	r3, [r0, #24]
 8014828:	b90b      	cbnz	r3, 801482e <_fflush_r+0x1a>
 801482a:	f7fc f8ab 	bl	8010984 <__sinit>
 801482e:	4b14      	ldr	r3, [pc, #80]	; (8014880 <_fflush_r+0x6c>)
 8014830:	429c      	cmp	r4, r3
 8014832:	d11b      	bne.n	801486c <_fflush_r+0x58>
 8014834:	686c      	ldr	r4, [r5, #4]
 8014836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801483a:	2b00      	cmp	r3, #0
 801483c:	d0ef      	beq.n	801481e <_fflush_r+0xa>
 801483e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014840:	07d0      	lsls	r0, r2, #31
 8014842:	d404      	bmi.n	801484e <_fflush_r+0x3a>
 8014844:	0599      	lsls	r1, r3, #22
 8014846:	d402      	bmi.n	801484e <_fflush_r+0x3a>
 8014848:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801484a:	f7fc fa7b 	bl	8010d44 <__retarget_lock_acquire_recursive>
 801484e:	4628      	mov	r0, r5
 8014850:	4621      	mov	r1, r4
 8014852:	f7ff ff59 	bl	8014708 <__sflush_r>
 8014856:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014858:	07da      	lsls	r2, r3, #31
 801485a:	4605      	mov	r5, r0
 801485c:	d4e0      	bmi.n	8014820 <_fflush_r+0xc>
 801485e:	89a3      	ldrh	r3, [r4, #12]
 8014860:	059b      	lsls	r3, r3, #22
 8014862:	d4dd      	bmi.n	8014820 <_fflush_r+0xc>
 8014864:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014866:	f7fc fa6f 	bl	8010d48 <__retarget_lock_release_recursive>
 801486a:	e7d9      	b.n	8014820 <_fflush_r+0xc>
 801486c:	4b05      	ldr	r3, [pc, #20]	; (8014884 <_fflush_r+0x70>)
 801486e:	429c      	cmp	r4, r3
 8014870:	d101      	bne.n	8014876 <_fflush_r+0x62>
 8014872:	68ac      	ldr	r4, [r5, #8]
 8014874:	e7df      	b.n	8014836 <_fflush_r+0x22>
 8014876:	4b04      	ldr	r3, [pc, #16]	; (8014888 <_fflush_r+0x74>)
 8014878:	429c      	cmp	r4, r3
 801487a:	bf08      	it	eq
 801487c:	68ec      	ldreq	r4, [r5, #12]
 801487e:	e7da      	b.n	8014836 <_fflush_r+0x22>
 8014880:	080186b0 	.word	0x080186b0
 8014884:	080186d0 	.word	0x080186d0
 8014888:	08018690 	.word	0x08018690

0801488c <fiprintf>:
 801488c:	b40e      	push	{r1, r2, r3}
 801488e:	b503      	push	{r0, r1, lr}
 8014890:	4601      	mov	r1, r0
 8014892:	ab03      	add	r3, sp, #12
 8014894:	4805      	ldr	r0, [pc, #20]	; (80148ac <fiprintf+0x20>)
 8014896:	f853 2b04 	ldr.w	r2, [r3], #4
 801489a:	6800      	ldr	r0, [r0, #0]
 801489c:	9301      	str	r3, [sp, #4]
 801489e:	f001 fd4d 	bl	801633c <_vfiprintf_r>
 80148a2:	b002      	add	sp, #8
 80148a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80148a8:	b003      	add	sp, #12
 80148aa:	4770      	bx	lr
 80148ac:	20000040 	.word	0x20000040

080148b0 <rshift>:
 80148b0:	6903      	ldr	r3, [r0, #16]
 80148b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80148b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80148ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 80148be:	f100 0414 	add.w	r4, r0, #20
 80148c2:	dd45      	ble.n	8014950 <rshift+0xa0>
 80148c4:	f011 011f 	ands.w	r1, r1, #31
 80148c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80148cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80148d0:	d10c      	bne.n	80148ec <rshift+0x3c>
 80148d2:	f100 0710 	add.w	r7, r0, #16
 80148d6:	4629      	mov	r1, r5
 80148d8:	42b1      	cmp	r1, r6
 80148da:	d334      	bcc.n	8014946 <rshift+0x96>
 80148dc:	1a9b      	subs	r3, r3, r2
 80148de:	009b      	lsls	r3, r3, #2
 80148e0:	1eea      	subs	r2, r5, #3
 80148e2:	4296      	cmp	r6, r2
 80148e4:	bf38      	it	cc
 80148e6:	2300      	movcc	r3, #0
 80148e8:	4423      	add	r3, r4
 80148ea:	e015      	b.n	8014918 <rshift+0x68>
 80148ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80148f0:	f1c1 0820 	rsb	r8, r1, #32
 80148f4:	40cf      	lsrs	r7, r1
 80148f6:	f105 0e04 	add.w	lr, r5, #4
 80148fa:	46a1      	mov	r9, r4
 80148fc:	4576      	cmp	r6, lr
 80148fe:	46f4      	mov	ip, lr
 8014900:	d815      	bhi.n	801492e <rshift+0x7e>
 8014902:	1a9b      	subs	r3, r3, r2
 8014904:	009a      	lsls	r2, r3, #2
 8014906:	3a04      	subs	r2, #4
 8014908:	3501      	adds	r5, #1
 801490a:	42ae      	cmp	r6, r5
 801490c:	bf38      	it	cc
 801490e:	2200      	movcc	r2, #0
 8014910:	18a3      	adds	r3, r4, r2
 8014912:	50a7      	str	r7, [r4, r2]
 8014914:	b107      	cbz	r7, 8014918 <rshift+0x68>
 8014916:	3304      	adds	r3, #4
 8014918:	1b1a      	subs	r2, r3, r4
 801491a:	42a3      	cmp	r3, r4
 801491c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014920:	bf08      	it	eq
 8014922:	2300      	moveq	r3, #0
 8014924:	6102      	str	r2, [r0, #16]
 8014926:	bf08      	it	eq
 8014928:	6143      	streq	r3, [r0, #20]
 801492a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801492e:	f8dc c000 	ldr.w	ip, [ip]
 8014932:	fa0c fc08 	lsl.w	ip, ip, r8
 8014936:	ea4c 0707 	orr.w	r7, ip, r7
 801493a:	f849 7b04 	str.w	r7, [r9], #4
 801493e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014942:	40cf      	lsrs	r7, r1
 8014944:	e7da      	b.n	80148fc <rshift+0x4c>
 8014946:	f851 cb04 	ldr.w	ip, [r1], #4
 801494a:	f847 cf04 	str.w	ip, [r7, #4]!
 801494e:	e7c3      	b.n	80148d8 <rshift+0x28>
 8014950:	4623      	mov	r3, r4
 8014952:	e7e1      	b.n	8014918 <rshift+0x68>

08014954 <__hexdig_fun>:
 8014954:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014958:	2b09      	cmp	r3, #9
 801495a:	d802      	bhi.n	8014962 <__hexdig_fun+0xe>
 801495c:	3820      	subs	r0, #32
 801495e:	b2c0      	uxtb	r0, r0
 8014960:	4770      	bx	lr
 8014962:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014966:	2b05      	cmp	r3, #5
 8014968:	d801      	bhi.n	801496e <__hexdig_fun+0x1a>
 801496a:	3847      	subs	r0, #71	; 0x47
 801496c:	e7f7      	b.n	801495e <__hexdig_fun+0xa>
 801496e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014972:	2b05      	cmp	r3, #5
 8014974:	d801      	bhi.n	801497a <__hexdig_fun+0x26>
 8014976:	3827      	subs	r0, #39	; 0x27
 8014978:	e7f1      	b.n	801495e <__hexdig_fun+0xa>
 801497a:	2000      	movs	r0, #0
 801497c:	4770      	bx	lr
	...

08014980 <__gethex>:
 8014980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014984:	ed2d 8b02 	vpush	{d8}
 8014988:	b089      	sub	sp, #36	; 0x24
 801498a:	ee08 0a10 	vmov	s16, r0
 801498e:	9304      	str	r3, [sp, #16]
 8014990:	4bbc      	ldr	r3, [pc, #752]	; (8014c84 <__gethex+0x304>)
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	9301      	str	r3, [sp, #4]
 8014996:	4618      	mov	r0, r3
 8014998:	468b      	mov	fp, r1
 801499a:	4690      	mov	r8, r2
 801499c:	f7eb fc32 	bl	8000204 <strlen>
 80149a0:	9b01      	ldr	r3, [sp, #4]
 80149a2:	f8db 2000 	ldr.w	r2, [fp]
 80149a6:	4403      	add	r3, r0
 80149a8:	4682      	mov	sl, r0
 80149aa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80149ae:	9305      	str	r3, [sp, #20]
 80149b0:	1c93      	adds	r3, r2, #2
 80149b2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80149b6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80149ba:	32fe      	adds	r2, #254	; 0xfe
 80149bc:	18d1      	adds	r1, r2, r3
 80149be:	461f      	mov	r7, r3
 80149c0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80149c4:	9100      	str	r1, [sp, #0]
 80149c6:	2830      	cmp	r0, #48	; 0x30
 80149c8:	d0f8      	beq.n	80149bc <__gethex+0x3c>
 80149ca:	f7ff ffc3 	bl	8014954 <__hexdig_fun>
 80149ce:	4604      	mov	r4, r0
 80149d0:	2800      	cmp	r0, #0
 80149d2:	d13a      	bne.n	8014a4a <__gethex+0xca>
 80149d4:	9901      	ldr	r1, [sp, #4]
 80149d6:	4652      	mov	r2, sl
 80149d8:	4638      	mov	r0, r7
 80149da:	f7fd fd84 	bl	80124e6 <strncmp>
 80149de:	4605      	mov	r5, r0
 80149e0:	2800      	cmp	r0, #0
 80149e2:	d168      	bne.n	8014ab6 <__gethex+0x136>
 80149e4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80149e8:	eb07 060a 	add.w	r6, r7, sl
 80149ec:	f7ff ffb2 	bl	8014954 <__hexdig_fun>
 80149f0:	2800      	cmp	r0, #0
 80149f2:	d062      	beq.n	8014aba <__gethex+0x13a>
 80149f4:	4633      	mov	r3, r6
 80149f6:	7818      	ldrb	r0, [r3, #0]
 80149f8:	2830      	cmp	r0, #48	; 0x30
 80149fa:	461f      	mov	r7, r3
 80149fc:	f103 0301 	add.w	r3, r3, #1
 8014a00:	d0f9      	beq.n	80149f6 <__gethex+0x76>
 8014a02:	f7ff ffa7 	bl	8014954 <__hexdig_fun>
 8014a06:	2301      	movs	r3, #1
 8014a08:	fab0 f480 	clz	r4, r0
 8014a0c:	0964      	lsrs	r4, r4, #5
 8014a0e:	4635      	mov	r5, r6
 8014a10:	9300      	str	r3, [sp, #0]
 8014a12:	463a      	mov	r2, r7
 8014a14:	4616      	mov	r6, r2
 8014a16:	3201      	adds	r2, #1
 8014a18:	7830      	ldrb	r0, [r6, #0]
 8014a1a:	f7ff ff9b 	bl	8014954 <__hexdig_fun>
 8014a1e:	2800      	cmp	r0, #0
 8014a20:	d1f8      	bne.n	8014a14 <__gethex+0x94>
 8014a22:	9901      	ldr	r1, [sp, #4]
 8014a24:	4652      	mov	r2, sl
 8014a26:	4630      	mov	r0, r6
 8014a28:	f7fd fd5d 	bl	80124e6 <strncmp>
 8014a2c:	b980      	cbnz	r0, 8014a50 <__gethex+0xd0>
 8014a2e:	b94d      	cbnz	r5, 8014a44 <__gethex+0xc4>
 8014a30:	eb06 050a 	add.w	r5, r6, sl
 8014a34:	462a      	mov	r2, r5
 8014a36:	4616      	mov	r6, r2
 8014a38:	3201      	adds	r2, #1
 8014a3a:	7830      	ldrb	r0, [r6, #0]
 8014a3c:	f7ff ff8a 	bl	8014954 <__hexdig_fun>
 8014a40:	2800      	cmp	r0, #0
 8014a42:	d1f8      	bne.n	8014a36 <__gethex+0xb6>
 8014a44:	1bad      	subs	r5, r5, r6
 8014a46:	00ad      	lsls	r5, r5, #2
 8014a48:	e004      	b.n	8014a54 <__gethex+0xd4>
 8014a4a:	2400      	movs	r4, #0
 8014a4c:	4625      	mov	r5, r4
 8014a4e:	e7e0      	b.n	8014a12 <__gethex+0x92>
 8014a50:	2d00      	cmp	r5, #0
 8014a52:	d1f7      	bne.n	8014a44 <__gethex+0xc4>
 8014a54:	7833      	ldrb	r3, [r6, #0]
 8014a56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014a5a:	2b50      	cmp	r3, #80	; 0x50
 8014a5c:	d13b      	bne.n	8014ad6 <__gethex+0x156>
 8014a5e:	7873      	ldrb	r3, [r6, #1]
 8014a60:	2b2b      	cmp	r3, #43	; 0x2b
 8014a62:	d02c      	beq.n	8014abe <__gethex+0x13e>
 8014a64:	2b2d      	cmp	r3, #45	; 0x2d
 8014a66:	d02e      	beq.n	8014ac6 <__gethex+0x146>
 8014a68:	1c71      	adds	r1, r6, #1
 8014a6a:	f04f 0900 	mov.w	r9, #0
 8014a6e:	7808      	ldrb	r0, [r1, #0]
 8014a70:	f7ff ff70 	bl	8014954 <__hexdig_fun>
 8014a74:	1e43      	subs	r3, r0, #1
 8014a76:	b2db      	uxtb	r3, r3
 8014a78:	2b18      	cmp	r3, #24
 8014a7a:	d82c      	bhi.n	8014ad6 <__gethex+0x156>
 8014a7c:	f1a0 0210 	sub.w	r2, r0, #16
 8014a80:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014a84:	f7ff ff66 	bl	8014954 <__hexdig_fun>
 8014a88:	1e43      	subs	r3, r0, #1
 8014a8a:	b2db      	uxtb	r3, r3
 8014a8c:	2b18      	cmp	r3, #24
 8014a8e:	d91d      	bls.n	8014acc <__gethex+0x14c>
 8014a90:	f1b9 0f00 	cmp.w	r9, #0
 8014a94:	d000      	beq.n	8014a98 <__gethex+0x118>
 8014a96:	4252      	negs	r2, r2
 8014a98:	4415      	add	r5, r2
 8014a9a:	f8cb 1000 	str.w	r1, [fp]
 8014a9e:	b1e4      	cbz	r4, 8014ada <__gethex+0x15a>
 8014aa0:	9b00      	ldr	r3, [sp, #0]
 8014aa2:	2b00      	cmp	r3, #0
 8014aa4:	bf14      	ite	ne
 8014aa6:	2700      	movne	r7, #0
 8014aa8:	2706      	moveq	r7, #6
 8014aaa:	4638      	mov	r0, r7
 8014aac:	b009      	add	sp, #36	; 0x24
 8014aae:	ecbd 8b02 	vpop	{d8}
 8014ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ab6:	463e      	mov	r6, r7
 8014ab8:	4625      	mov	r5, r4
 8014aba:	2401      	movs	r4, #1
 8014abc:	e7ca      	b.n	8014a54 <__gethex+0xd4>
 8014abe:	f04f 0900 	mov.w	r9, #0
 8014ac2:	1cb1      	adds	r1, r6, #2
 8014ac4:	e7d3      	b.n	8014a6e <__gethex+0xee>
 8014ac6:	f04f 0901 	mov.w	r9, #1
 8014aca:	e7fa      	b.n	8014ac2 <__gethex+0x142>
 8014acc:	230a      	movs	r3, #10
 8014ace:	fb03 0202 	mla	r2, r3, r2, r0
 8014ad2:	3a10      	subs	r2, #16
 8014ad4:	e7d4      	b.n	8014a80 <__gethex+0x100>
 8014ad6:	4631      	mov	r1, r6
 8014ad8:	e7df      	b.n	8014a9a <__gethex+0x11a>
 8014ada:	1bf3      	subs	r3, r6, r7
 8014adc:	3b01      	subs	r3, #1
 8014ade:	4621      	mov	r1, r4
 8014ae0:	2b07      	cmp	r3, #7
 8014ae2:	dc0b      	bgt.n	8014afc <__gethex+0x17c>
 8014ae4:	ee18 0a10 	vmov	r0, s16
 8014ae8:	f000 fbe0 	bl	80152ac <_Balloc>
 8014aec:	4604      	mov	r4, r0
 8014aee:	b940      	cbnz	r0, 8014b02 <__gethex+0x182>
 8014af0:	4b65      	ldr	r3, [pc, #404]	; (8014c88 <__gethex+0x308>)
 8014af2:	4602      	mov	r2, r0
 8014af4:	21de      	movs	r1, #222	; 0xde
 8014af6:	4865      	ldr	r0, [pc, #404]	; (8014c8c <__gethex+0x30c>)
 8014af8:	f7fe ff4c 	bl	8013994 <__assert_func>
 8014afc:	3101      	adds	r1, #1
 8014afe:	105b      	asrs	r3, r3, #1
 8014b00:	e7ee      	b.n	8014ae0 <__gethex+0x160>
 8014b02:	f100 0914 	add.w	r9, r0, #20
 8014b06:	f04f 0b00 	mov.w	fp, #0
 8014b0a:	f1ca 0301 	rsb	r3, sl, #1
 8014b0e:	f8cd 9008 	str.w	r9, [sp, #8]
 8014b12:	f8cd b000 	str.w	fp, [sp]
 8014b16:	9306      	str	r3, [sp, #24]
 8014b18:	42b7      	cmp	r7, r6
 8014b1a:	d340      	bcc.n	8014b9e <__gethex+0x21e>
 8014b1c:	9802      	ldr	r0, [sp, #8]
 8014b1e:	9b00      	ldr	r3, [sp, #0]
 8014b20:	f840 3b04 	str.w	r3, [r0], #4
 8014b24:	eba0 0009 	sub.w	r0, r0, r9
 8014b28:	1080      	asrs	r0, r0, #2
 8014b2a:	0146      	lsls	r6, r0, #5
 8014b2c:	6120      	str	r0, [r4, #16]
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f000 fcb2 	bl	8015498 <__hi0bits>
 8014b34:	1a30      	subs	r0, r6, r0
 8014b36:	f8d8 6000 	ldr.w	r6, [r8]
 8014b3a:	42b0      	cmp	r0, r6
 8014b3c:	dd63      	ble.n	8014c06 <__gethex+0x286>
 8014b3e:	1b87      	subs	r7, r0, r6
 8014b40:	4639      	mov	r1, r7
 8014b42:	4620      	mov	r0, r4
 8014b44:	f001 f84c 	bl	8015be0 <__any_on>
 8014b48:	4682      	mov	sl, r0
 8014b4a:	b1a8      	cbz	r0, 8014b78 <__gethex+0x1f8>
 8014b4c:	1e7b      	subs	r3, r7, #1
 8014b4e:	1159      	asrs	r1, r3, #5
 8014b50:	f003 021f 	and.w	r2, r3, #31
 8014b54:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014b58:	f04f 0a01 	mov.w	sl, #1
 8014b5c:	fa0a f202 	lsl.w	r2, sl, r2
 8014b60:	420a      	tst	r2, r1
 8014b62:	d009      	beq.n	8014b78 <__gethex+0x1f8>
 8014b64:	4553      	cmp	r3, sl
 8014b66:	dd05      	ble.n	8014b74 <__gethex+0x1f4>
 8014b68:	1eb9      	subs	r1, r7, #2
 8014b6a:	4620      	mov	r0, r4
 8014b6c:	f001 f838 	bl	8015be0 <__any_on>
 8014b70:	2800      	cmp	r0, #0
 8014b72:	d145      	bne.n	8014c00 <__gethex+0x280>
 8014b74:	f04f 0a02 	mov.w	sl, #2
 8014b78:	4639      	mov	r1, r7
 8014b7a:	4620      	mov	r0, r4
 8014b7c:	f7ff fe98 	bl	80148b0 <rshift>
 8014b80:	443d      	add	r5, r7
 8014b82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014b86:	42ab      	cmp	r3, r5
 8014b88:	da4c      	bge.n	8014c24 <__gethex+0x2a4>
 8014b8a:	ee18 0a10 	vmov	r0, s16
 8014b8e:	4621      	mov	r1, r4
 8014b90:	f000 fbcc 	bl	801532c <_Bfree>
 8014b94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014b96:	2300      	movs	r3, #0
 8014b98:	6013      	str	r3, [r2, #0]
 8014b9a:	27a3      	movs	r7, #163	; 0xa3
 8014b9c:	e785      	b.n	8014aaa <__gethex+0x12a>
 8014b9e:	1e73      	subs	r3, r6, #1
 8014ba0:	9a05      	ldr	r2, [sp, #20]
 8014ba2:	9303      	str	r3, [sp, #12]
 8014ba4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014ba8:	4293      	cmp	r3, r2
 8014baa:	d019      	beq.n	8014be0 <__gethex+0x260>
 8014bac:	f1bb 0f20 	cmp.w	fp, #32
 8014bb0:	d107      	bne.n	8014bc2 <__gethex+0x242>
 8014bb2:	9b02      	ldr	r3, [sp, #8]
 8014bb4:	9a00      	ldr	r2, [sp, #0]
 8014bb6:	f843 2b04 	str.w	r2, [r3], #4
 8014bba:	9302      	str	r3, [sp, #8]
 8014bbc:	2300      	movs	r3, #0
 8014bbe:	9300      	str	r3, [sp, #0]
 8014bc0:	469b      	mov	fp, r3
 8014bc2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014bc6:	f7ff fec5 	bl	8014954 <__hexdig_fun>
 8014bca:	9b00      	ldr	r3, [sp, #0]
 8014bcc:	f000 000f 	and.w	r0, r0, #15
 8014bd0:	fa00 f00b 	lsl.w	r0, r0, fp
 8014bd4:	4303      	orrs	r3, r0
 8014bd6:	9300      	str	r3, [sp, #0]
 8014bd8:	f10b 0b04 	add.w	fp, fp, #4
 8014bdc:	9b03      	ldr	r3, [sp, #12]
 8014bde:	e00d      	b.n	8014bfc <__gethex+0x27c>
 8014be0:	9b03      	ldr	r3, [sp, #12]
 8014be2:	9a06      	ldr	r2, [sp, #24]
 8014be4:	4413      	add	r3, r2
 8014be6:	42bb      	cmp	r3, r7
 8014be8:	d3e0      	bcc.n	8014bac <__gethex+0x22c>
 8014bea:	4618      	mov	r0, r3
 8014bec:	9901      	ldr	r1, [sp, #4]
 8014bee:	9307      	str	r3, [sp, #28]
 8014bf0:	4652      	mov	r2, sl
 8014bf2:	f7fd fc78 	bl	80124e6 <strncmp>
 8014bf6:	9b07      	ldr	r3, [sp, #28]
 8014bf8:	2800      	cmp	r0, #0
 8014bfa:	d1d7      	bne.n	8014bac <__gethex+0x22c>
 8014bfc:	461e      	mov	r6, r3
 8014bfe:	e78b      	b.n	8014b18 <__gethex+0x198>
 8014c00:	f04f 0a03 	mov.w	sl, #3
 8014c04:	e7b8      	b.n	8014b78 <__gethex+0x1f8>
 8014c06:	da0a      	bge.n	8014c1e <__gethex+0x29e>
 8014c08:	1a37      	subs	r7, r6, r0
 8014c0a:	4621      	mov	r1, r4
 8014c0c:	ee18 0a10 	vmov	r0, s16
 8014c10:	463a      	mov	r2, r7
 8014c12:	f000 fda7 	bl	8015764 <__lshift>
 8014c16:	1bed      	subs	r5, r5, r7
 8014c18:	4604      	mov	r4, r0
 8014c1a:	f100 0914 	add.w	r9, r0, #20
 8014c1e:	f04f 0a00 	mov.w	sl, #0
 8014c22:	e7ae      	b.n	8014b82 <__gethex+0x202>
 8014c24:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014c28:	42a8      	cmp	r0, r5
 8014c2a:	dd72      	ble.n	8014d12 <__gethex+0x392>
 8014c2c:	1b45      	subs	r5, r0, r5
 8014c2e:	42ae      	cmp	r6, r5
 8014c30:	dc36      	bgt.n	8014ca0 <__gethex+0x320>
 8014c32:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014c36:	2b02      	cmp	r3, #2
 8014c38:	d02a      	beq.n	8014c90 <__gethex+0x310>
 8014c3a:	2b03      	cmp	r3, #3
 8014c3c:	d02c      	beq.n	8014c98 <__gethex+0x318>
 8014c3e:	2b01      	cmp	r3, #1
 8014c40:	d115      	bne.n	8014c6e <__gethex+0x2ee>
 8014c42:	42ae      	cmp	r6, r5
 8014c44:	d113      	bne.n	8014c6e <__gethex+0x2ee>
 8014c46:	2e01      	cmp	r6, #1
 8014c48:	d10b      	bne.n	8014c62 <__gethex+0x2e2>
 8014c4a:	9a04      	ldr	r2, [sp, #16]
 8014c4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014c50:	6013      	str	r3, [r2, #0]
 8014c52:	2301      	movs	r3, #1
 8014c54:	6123      	str	r3, [r4, #16]
 8014c56:	f8c9 3000 	str.w	r3, [r9]
 8014c5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014c5c:	2762      	movs	r7, #98	; 0x62
 8014c5e:	601c      	str	r4, [r3, #0]
 8014c60:	e723      	b.n	8014aaa <__gethex+0x12a>
 8014c62:	1e71      	subs	r1, r6, #1
 8014c64:	4620      	mov	r0, r4
 8014c66:	f000 ffbb 	bl	8015be0 <__any_on>
 8014c6a:	2800      	cmp	r0, #0
 8014c6c:	d1ed      	bne.n	8014c4a <__gethex+0x2ca>
 8014c6e:	ee18 0a10 	vmov	r0, s16
 8014c72:	4621      	mov	r1, r4
 8014c74:	f000 fb5a 	bl	801532c <_Bfree>
 8014c78:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	6013      	str	r3, [r2, #0]
 8014c7e:	2750      	movs	r7, #80	; 0x50
 8014c80:	e713      	b.n	8014aaa <__gethex+0x12a>
 8014c82:	bf00      	nop
 8014c84:	08018b18 	.word	0x08018b18
 8014c88:	08018a9d 	.word	0x08018a9d
 8014c8c:	08018aae 	.word	0x08018aae
 8014c90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d1eb      	bne.n	8014c6e <__gethex+0x2ee>
 8014c96:	e7d8      	b.n	8014c4a <__gethex+0x2ca>
 8014c98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d1d5      	bne.n	8014c4a <__gethex+0x2ca>
 8014c9e:	e7e6      	b.n	8014c6e <__gethex+0x2ee>
 8014ca0:	1e6f      	subs	r7, r5, #1
 8014ca2:	f1ba 0f00 	cmp.w	sl, #0
 8014ca6:	d131      	bne.n	8014d0c <__gethex+0x38c>
 8014ca8:	b127      	cbz	r7, 8014cb4 <__gethex+0x334>
 8014caa:	4639      	mov	r1, r7
 8014cac:	4620      	mov	r0, r4
 8014cae:	f000 ff97 	bl	8015be0 <__any_on>
 8014cb2:	4682      	mov	sl, r0
 8014cb4:	117b      	asrs	r3, r7, #5
 8014cb6:	2101      	movs	r1, #1
 8014cb8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8014cbc:	f007 071f 	and.w	r7, r7, #31
 8014cc0:	fa01 f707 	lsl.w	r7, r1, r7
 8014cc4:	421f      	tst	r7, r3
 8014cc6:	4629      	mov	r1, r5
 8014cc8:	4620      	mov	r0, r4
 8014cca:	bf18      	it	ne
 8014ccc:	f04a 0a02 	orrne.w	sl, sl, #2
 8014cd0:	1b76      	subs	r6, r6, r5
 8014cd2:	f7ff fded 	bl	80148b0 <rshift>
 8014cd6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014cda:	2702      	movs	r7, #2
 8014cdc:	f1ba 0f00 	cmp.w	sl, #0
 8014ce0:	d048      	beq.n	8014d74 <__gethex+0x3f4>
 8014ce2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014ce6:	2b02      	cmp	r3, #2
 8014ce8:	d015      	beq.n	8014d16 <__gethex+0x396>
 8014cea:	2b03      	cmp	r3, #3
 8014cec:	d017      	beq.n	8014d1e <__gethex+0x39e>
 8014cee:	2b01      	cmp	r3, #1
 8014cf0:	d109      	bne.n	8014d06 <__gethex+0x386>
 8014cf2:	f01a 0f02 	tst.w	sl, #2
 8014cf6:	d006      	beq.n	8014d06 <__gethex+0x386>
 8014cf8:	f8d9 0000 	ldr.w	r0, [r9]
 8014cfc:	ea4a 0a00 	orr.w	sl, sl, r0
 8014d00:	f01a 0f01 	tst.w	sl, #1
 8014d04:	d10e      	bne.n	8014d24 <__gethex+0x3a4>
 8014d06:	f047 0710 	orr.w	r7, r7, #16
 8014d0a:	e033      	b.n	8014d74 <__gethex+0x3f4>
 8014d0c:	f04f 0a01 	mov.w	sl, #1
 8014d10:	e7d0      	b.n	8014cb4 <__gethex+0x334>
 8014d12:	2701      	movs	r7, #1
 8014d14:	e7e2      	b.n	8014cdc <__gethex+0x35c>
 8014d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014d18:	f1c3 0301 	rsb	r3, r3, #1
 8014d1c:	9315      	str	r3, [sp, #84]	; 0x54
 8014d1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d0f0      	beq.n	8014d06 <__gethex+0x386>
 8014d24:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014d28:	f104 0314 	add.w	r3, r4, #20
 8014d2c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014d30:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014d34:	f04f 0c00 	mov.w	ip, #0
 8014d38:	4618      	mov	r0, r3
 8014d3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d3e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014d42:	d01c      	beq.n	8014d7e <__gethex+0x3fe>
 8014d44:	3201      	adds	r2, #1
 8014d46:	6002      	str	r2, [r0, #0]
 8014d48:	2f02      	cmp	r7, #2
 8014d4a:	f104 0314 	add.w	r3, r4, #20
 8014d4e:	d13f      	bne.n	8014dd0 <__gethex+0x450>
 8014d50:	f8d8 2000 	ldr.w	r2, [r8]
 8014d54:	3a01      	subs	r2, #1
 8014d56:	42b2      	cmp	r2, r6
 8014d58:	d10a      	bne.n	8014d70 <__gethex+0x3f0>
 8014d5a:	1171      	asrs	r1, r6, #5
 8014d5c:	2201      	movs	r2, #1
 8014d5e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014d62:	f006 061f 	and.w	r6, r6, #31
 8014d66:	fa02 f606 	lsl.w	r6, r2, r6
 8014d6a:	421e      	tst	r6, r3
 8014d6c:	bf18      	it	ne
 8014d6e:	4617      	movne	r7, r2
 8014d70:	f047 0720 	orr.w	r7, r7, #32
 8014d74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d76:	601c      	str	r4, [r3, #0]
 8014d78:	9b04      	ldr	r3, [sp, #16]
 8014d7a:	601d      	str	r5, [r3, #0]
 8014d7c:	e695      	b.n	8014aaa <__gethex+0x12a>
 8014d7e:	4299      	cmp	r1, r3
 8014d80:	f843 cc04 	str.w	ip, [r3, #-4]
 8014d84:	d8d8      	bhi.n	8014d38 <__gethex+0x3b8>
 8014d86:	68a3      	ldr	r3, [r4, #8]
 8014d88:	459b      	cmp	fp, r3
 8014d8a:	db19      	blt.n	8014dc0 <__gethex+0x440>
 8014d8c:	6861      	ldr	r1, [r4, #4]
 8014d8e:	ee18 0a10 	vmov	r0, s16
 8014d92:	3101      	adds	r1, #1
 8014d94:	f000 fa8a 	bl	80152ac <_Balloc>
 8014d98:	4681      	mov	r9, r0
 8014d9a:	b918      	cbnz	r0, 8014da4 <__gethex+0x424>
 8014d9c:	4b1a      	ldr	r3, [pc, #104]	; (8014e08 <__gethex+0x488>)
 8014d9e:	4602      	mov	r2, r0
 8014da0:	2184      	movs	r1, #132	; 0x84
 8014da2:	e6a8      	b.n	8014af6 <__gethex+0x176>
 8014da4:	6922      	ldr	r2, [r4, #16]
 8014da6:	3202      	adds	r2, #2
 8014da8:	f104 010c 	add.w	r1, r4, #12
 8014dac:	0092      	lsls	r2, r2, #2
 8014dae:	300c      	adds	r0, #12
 8014db0:	f7fb ffdc 	bl	8010d6c <memcpy>
 8014db4:	4621      	mov	r1, r4
 8014db6:	ee18 0a10 	vmov	r0, s16
 8014dba:	f000 fab7 	bl	801532c <_Bfree>
 8014dbe:	464c      	mov	r4, r9
 8014dc0:	6923      	ldr	r3, [r4, #16]
 8014dc2:	1c5a      	adds	r2, r3, #1
 8014dc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014dc8:	6122      	str	r2, [r4, #16]
 8014dca:	2201      	movs	r2, #1
 8014dcc:	615a      	str	r2, [r3, #20]
 8014dce:	e7bb      	b.n	8014d48 <__gethex+0x3c8>
 8014dd0:	6922      	ldr	r2, [r4, #16]
 8014dd2:	455a      	cmp	r2, fp
 8014dd4:	dd0b      	ble.n	8014dee <__gethex+0x46e>
 8014dd6:	2101      	movs	r1, #1
 8014dd8:	4620      	mov	r0, r4
 8014dda:	f7ff fd69 	bl	80148b0 <rshift>
 8014dde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014de2:	3501      	adds	r5, #1
 8014de4:	42ab      	cmp	r3, r5
 8014de6:	f6ff aed0 	blt.w	8014b8a <__gethex+0x20a>
 8014dea:	2701      	movs	r7, #1
 8014dec:	e7c0      	b.n	8014d70 <__gethex+0x3f0>
 8014dee:	f016 061f 	ands.w	r6, r6, #31
 8014df2:	d0fa      	beq.n	8014dea <__gethex+0x46a>
 8014df4:	449a      	add	sl, r3
 8014df6:	f1c6 0620 	rsb	r6, r6, #32
 8014dfa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014dfe:	f000 fb4b 	bl	8015498 <__hi0bits>
 8014e02:	42b0      	cmp	r0, r6
 8014e04:	dbe7      	blt.n	8014dd6 <__gethex+0x456>
 8014e06:	e7f0      	b.n	8014dea <__gethex+0x46a>
 8014e08:	08018a9d 	.word	0x08018a9d

08014e0c <L_shift>:
 8014e0c:	f1c2 0208 	rsb	r2, r2, #8
 8014e10:	0092      	lsls	r2, r2, #2
 8014e12:	b570      	push	{r4, r5, r6, lr}
 8014e14:	f1c2 0620 	rsb	r6, r2, #32
 8014e18:	6843      	ldr	r3, [r0, #4]
 8014e1a:	6804      	ldr	r4, [r0, #0]
 8014e1c:	fa03 f506 	lsl.w	r5, r3, r6
 8014e20:	432c      	orrs	r4, r5
 8014e22:	40d3      	lsrs	r3, r2
 8014e24:	6004      	str	r4, [r0, #0]
 8014e26:	f840 3f04 	str.w	r3, [r0, #4]!
 8014e2a:	4288      	cmp	r0, r1
 8014e2c:	d3f4      	bcc.n	8014e18 <L_shift+0xc>
 8014e2e:	bd70      	pop	{r4, r5, r6, pc}

08014e30 <__match>:
 8014e30:	b530      	push	{r4, r5, lr}
 8014e32:	6803      	ldr	r3, [r0, #0]
 8014e34:	3301      	adds	r3, #1
 8014e36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014e3a:	b914      	cbnz	r4, 8014e42 <__match+0x12>
 8014e3c:	6003      	str	r3, [r0, #0]
 8014e3e:	2001      	movs	r0, #1
 8014e40:	bd30      	pop	{r4, r5, pc}
 8014e42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e46:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014e4a:	2d19      	cmp	r5, #25
 8014e4c:	bf98      	it	ls
 8014e4e:	3220      	addls	r2, #32
 8014e50:	42a2      	cmp	r2, r4
 8014e52:	d0f0      	beq.n	8014e36 <__match+0x6>
 8014e54:	2000      	movs	r0, #0
 8014e56:	e7f3      	b.n	8014e40 <__match+0x10>

08014e58 <__hexnan>:
 8014e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e5c:	680b      	ldr	r3, [r1, #0]
 8014e5e:	6801      	ldr	r1, [r0, #0]
 8014e60:	115e      	asrs	r6, r3, #5
 8014e62:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014e66:	f013 031f 	ands.w	r3, r3, #31
 8014e6a:	b087      	sub	sp, #28
 8014e6c:	bf18      	it	ne
 8014e6e:	3604      	addne	r6, #4
 8014e70:	2500      	movs	r5, #0
 8014e72:	1f37      	subs	r7, r6, #4
 8014e74:	4682      	mov	sl, r0
 8014e76:	4690      	mov	r8, r2
 8014e78:	9301      	str	r3, [sp, #4]
 8014e7a:	f846 5c04 	str.w	r5, [r6, #-4]
 8014e7e:	46b9      	mov	r9, r7
 8014e80:	463c      	mov	r4, r7
 8014e82:	9502      	str	r5, [sp, #8]
 8014e84:	46ab      	mov	fp, r5
 8014e86:	784a      	ldrb	r2, [r1, #1]
 8014e88:	1c4b      	adds	r3, r1, #1
 8014e8a:	9303      	str	r3, [sp, #12]
 8014e8c:	b342      	cbz	r2, 8014ee0 <__hexnan+0x88>
 8014e8e:	4610      	mov	r0, r2
 8014e90:	9105      	str	r1, [sp, #20]
 8014e92:	9204      	str	r2, [sp, #16]
 8014e94:	f7ff fd5e 	bl	8014954 <__hexdig_fun>
 8014e98:	2800      	cmp	r0, #0
 8014e9a:	d14f      	bne.n	8014f3c <__hexnan+0xe4>
 8014e9c:	9a04      	ldr	r2, [sp, #16]
 8014e9e:	9905      	ldr	r1, [sp, #20]
 8014ea0:	2a20      	cmp	r2, #32
 8014ea2:	d818      	bhi.n	8014ed6 <__hexnan+0x7e>
 8014ea4:	9b02      	ldr	r3, [sp, #8]
 8014ea6:	459b      	cmp	fp, r3
 8014ea8:	dd13      	ble.n	8014ed2 <__hexnan+0x7a>
 8014eaa:	454c      	cmp	r4, r9
 8014eac:	d206      	bcs.n	8014ebc <__hexnan+0x64>
 8014eae:	2d07      	cmp	r5, #7
 8014eb0:	dc04      	bgt.n	8014ebc <__hexnan+0x64>
 8014eb2:	462a      	mov	r2, r5
 8014eb4:	4649      	mov	r1, r9
 8014eb6:	4620      	mov	r0, r4
 8014eb8:	f7ff ffa8 	bl	8014e0c <L_shift>
 8014ebc:	4544      	cmp	r4, r8
 8014ebe:	d950      	bls.n	8014f62 <__hexnan+0x10a>
 8014ec0:	2300      	movs	r3, #0
 8014ec2:	f1a4 0904 	sub.w	r9, r4, #4
 8014ec6:	f844 3c04 	str.w	r3, [r4, #-4]
 8014eca:	f8cd b008 	str.w	fp, [sp, #8]
 8014ece:	464c      	mov	r4, r9
 8014ed0:	461d      	mov	r5, r3
 8014ed2:	9903      	ldr	r1, [sp, #12]
 8014ed4:	e7d7      	b.n	8014e86 <__hexnan+0x2e>
 8014ed6:	2a29      	cmp	r2, #41	; 0x29
 8014ed8:	d156      	bne.n	8014f88 <__hexnan+0x130>
 8014eda:	3102      	adds	r1, #2
 8014edc:	f8ca 1000 	str.w	r1, [sl]
 8014ee0:	f1bb 0f00 	cmp.w	fp, #0
 8014ee4:	d050      	beq.n	8014f88 <__hexnan+0x130>
 8014ee6:	454c      	cmp	r4, r9
 8014ee8:	d206      	bcs.n	8014ef8 <__hexnan+0xa0>
 8014eea:	2d07      	cmp	r5, #7
 8014eec:	dc04      	bgt.n	8014ef8 <__hexnan+0xa0>
 8014eee:	462a      	mov	r2, r5
 8014ef0:	4649      	mov	r1, r9
 8014ef2:	4620      	mov	r0, r4
 8014ef4:	f7ff ff8a 	bl	8014e0c <L_shift>
 8014ef8:	4544      	cmp	r4, r8
 8014efa:	d934      	bls.n	8014f66 <__hexnan+0x10e>
 8014efc:	f1a8 0204 	sub.w	r2, r8, #4
 8014f00:	4623      	mov	r3, r4
 8014f02:	f853 1b04 	ldr.w	r1, [r3], #4
 8014f06:	f842 1f04 	str.w	r1, [r2, #4]!
 8014f0a:	429f      	cmp	r7, r3
 8014f0c:	d2f9      	bcs.n	8014f02 <__hexnan+0xaa>
 8014f0e:	1b3b      	subs	r3, r7, r4
 8014f10:	f023 0303 	bic.w	r3, r3, #3
 8014f14:	3304      	adds	r3, #4
 8014f16:	3401      	adds	r4, #1
 8014f18:	3e03      	subs	r6, #3
 8014f1a:	42b4      	cmp	r4, r6
 8014f1c:	bf88      	it	hi
 8014f1e:	2304      	movhi	r3, #4
 8014f20:	4443      	add	r3, r8
 8014f22:	2200      	movs	r2, #0
 8014f24:	f843 2b04 	str.w	r2, [r3], #4
 8014f28:	429f      	cmp	r7, r3
 8014f2a:	d2fb      	bcs.n	8014f24 <__hexnan+0xcc>
 8014f2c:	683b      	ldr	r3, [r7, #0]
 8014f2e:	b91b      	cbnz	r3, 8014f38 <__hexnan+0xe0>
 8014f30:	4547      	cmp	r7, r8
 8014f32:	d127      	bne.n	8014f84 <__hexnan+0x12c>
 8014f34:	2301      	movs	r3, #1
 8014f36:	603b      	str	r3, [r7, #0]
 8014f38:	2005      	movs	r0, #5
 8014f3a:	e026      	b.n	8014f8a <__hexnan+0x132>
 8014f3c:	3501      	adds	r5, #1
 8014f3e:	2d08      	cmp	r5, #8
 8014f40:	f10b 0b01 	add.w	fp, fp, #1
 8014f44:	dd06      	ble.n	8014f54 <__hexnan+0xfc>
 8014f46:	4544      	cmp	r4, r8
 8014f48:	d9c3      	bls.n	8014ed2 <__hexnan+0x7a>
 8014f4a:	2300      	movs	r3, #0
 8014f4c:	f844 3c04 	str.w	r3, [r4, #-4]
 8014f50:	2501      	movs	r5, #1
 8014f52:	3c04      	subs	r4, #4
 8014f54:	6822      	ldr	r2, [r4, #0]
 8014f56:	f000 000f 	and.w	r0, r0, #15
 8014f5a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8014f5e:	6022      	str	r2, [r4, #0]
 8014f60:	e7b7      	b.n	8014ed2 <__hexnan+0x7a>
 8014f62:	2508      	movs	r5, #8
 8014f64:	e7b5      	b.n	8014ed2 <__hexnan+0x7a>
 8014f66:	9b01      	ldr	r3, [sp, #4]
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d0df      	beq.n	8014f2c <__hexnan+0xd4>
 8014f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8014f70:	f1c3 0320 	rsb	r3, r3, #32
 8014f74:	fa22 f303 	lsr.w	r3, r2, r3
 8014f78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014f7c:	401a      	ands	r2, r3
 8014f7e:	f846 2c04 	str.w	r2, [r6, #-4]
 8014f82:	e7d3      	b.n	8014f2c <__hexnan+0xd4>
 8014f84:	3f04      	subs	r7, #4
 8014f86:	e7d1      	b.n	8014f2c <__hexnan+0xd4>
 8014f88:	2004      	movs	r0, #4
 8014f8a:	b007      	add	sp, #28
 8014f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014f90 <_findenv_r>:
 8014f90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f94:	4607      	mov	r7, r0
 8014f96:	4689      	mov	r9, r1
 8014f98:	4616      	mov	r6, r2
 8014f9a:	f001 fce7 	bl	801696c <__env_lock>
 8014f9e:	4b18      	ldr	r3, [pc, #96]	; (8015000 <_findenv_r+0x70>)
 8014fa0:	681c      	ldr	r4, [r3, #0]
 8014fa2:	469a      	mov	sl, r3
 8014fa4:	b134      	cbz	r4, 8014fb4 <_findenv_r+0x24>
 8014fa6:	464b      	mov	r3, r9
 8014fa8:	4698      	mov	r8, r3
 8014faa:	f813 1b01 	ldrb.w	r1, [r3], #1
 8014fae:	b139      	cbz	r1, 8014fc0 <_findenv_r+0x30>
 8014fb0:	293d      	cmp	r1, #61	; 0x3d
 8014fb2:	d1f9      	bne.n	8014fa8 <_findenv_r+0x18>
 8014fb4:	4638      	mov	r0, r7
 8014fb6:	f001 fcdf 	bl	8016978 <__env_unlock>
 8014fba:	2000      	movs	r0, #0
 8014fbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fc0:	eba8 0809 	sub.w	r8, r8, r9
 8014fc4:	46a3      	mov	fp, r4
 8014fc6:	f854 0b04 	ldr.w	r0, [r4], #4
 8014fca:	2800      	cmp	r0, #0
 8014fcc:	d0f2      	beq.n	8014fb4 <_findenv_r+0x24>
 8014fce:	4642      	mov	r2, r8
 8014fd0:	4649      	mov	r1, r9
 8014fd2:	f7fd fa88 	bl	80124e6 <strncmp>
 8014fd6:	2800      	cmp	r0, #0
 8014fd8:	d1f4      	bne.n	8014fc4 <_findenv_r+0x34>
 8014fda:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014fde:	eb03 0508 	add.w	r5, r3, r8
 8014fe2:	f813 3008 	ldrb.w	r3, [r3, r8]
 8014fe6:	2b3d      	cmp	r3, #61	; 0x3d
 8014fe8:	d1ec      	bne.n	8014fc4 <_findenv_r+0x34>
 8014fea:	f8da 3000 	ldr.w	r3, [sl]
 8014fee:	ebab 0303 	sub.w	r3, fp, r3
 8014ff2:	109b      	asrs	r3, r3, #2
 8014ff4:	4638      	mov	r0, r7
 8014ff6:	6033      	str	r3, [r6, #0]
 8014ff8:	f001 fcbe 	bl	8016978 <__env_unlock>
 8014ffc:	1c68      	adds	r0, r5, #1
 8014ffe:	e7dd      	b.n	8014fbc <_findenv_r+0x2c>
 8015000:	20000000 	.word	0x20000000

08015004 <_getenv_r>:
 8015004:	b507      	push	{r0, r1, r2, lr}
 8015006:	aa01      	add	r2, sp, #4
 8015008:	f7ff ffc2 	bl	8014f90 <_findenv_r>
 801500c:	b003      	add	sp, #12
 801500e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08015014 <__gettzinfo>:
 8015014:	4800      	ldr	r0, [pc, #0]	; (8015018 <__gettzinfo+0x4>)
 8015016:	4770      	bx	lr
 8015018:	200000b0 	.word	0x200000b0

0801501c <gmtime_r>:
 801501c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015020:	e9d0 6700 	ldrd	r6, r7, [r0]
 8015024:	460c      	mov	r4, r1
 8015026:	4a51      	ldr	r2, [pc, #324]	; (801516c <gmtime_r+0x150>)
 8015028:	2300      	movs	r3, #0
 801502a:	4630      	mov	r0, r6
 801502c:	4639      	mov	r1, r7
 801502e:	f7eb fe4b 	bl	8000cc8 <__aeabi_ldivmod>
 8015032:	4639      	mov	r1, r7
 8015034:	4605      	mov	r5, r0
 8015036:	4a4d      	ldr	r2, [pc, #308]	; (801516c <gmtime_r+0x150>)
 8015038:	4630      	mov	r0, r6
 801503a:	2300      	movs	r3, #0
 801503c:	f7eb fe44 	bl	8000cc8 <__aeabi_ldivmod>
 8015040:	2a00      	cmp	r2, #0
 8015042:	bfbc      	itt	lt
 8015044:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8015048:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 801504c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8015050:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8015054:	fbb2 f3f1 	udiv	r3, r2, r1
 8015058:	fb01 2213 	mls	r2, r1, r3, r2
 801505c:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8015060:	bfac      	ite	ge
 8015062:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 8015066:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 801506a:	60a3      	str	r3, [r4, #8]
 801506c:	fbb2 f3f1 	udiv	r3, r2, r1
 8015070:	fb01 2213 	mls	r2, r1, r3, r2
 8015074:	6063      	str	r3, [r4, #4]
 8015076:	6022      	str	r2, [r4, #0]
 8015078:	1cc3      	adds	r3, r0, #3
 801507a:	2207      	movs	r2, #7
 801507c:	fb93 f2f2 	sdiv	r2, r3, r2
 8015080:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8015084:	1a9b      	subs	r3, r3, r2
 8015086:	bf48      	it	mi
 8015088:	3307      	addmi	r3, #7
 801508a:	2800      	cmp	r0, #0
 801508c:	61a3      	str	r3, [r4, #24]
 801508e:	bfb8      	it	lt
 8015090:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 8015094:	4936      	ldr	r1, [pc, #216]	; (8015170 <gmtime_r+0x154>)
 8015096:	bfae      	itee	ge
 8015098:	fb90 f1f1 	sdivge	r1, r0, r1
 801509c:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 80150a0:	fb93 f1f1 	sdivlt	r1, r3, r1
 80150a4:	4b33      	ldr	r3, [pc, #204]	; (8015174 <gmtime_r+0x158>)
 80150a6:	fb03 0001 	mla	r0, r3, r1, r0
 80150aa:	f648 62ac 	movw	r2, #36524	; 0x8eac
 80150ae:	fbb0 f2f2 	udiv	r2, r0, r2
 80150b2:	4402      	add	r2, r0
 80150b4:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 80150b8:	fbb0 f3fc 	udiv	r3, r0, ip
 80150bc:	1ad2      	subs	r2, r2, r3
 80150be:	f240 176d 	movw	r7, #365	; 0x16d
 80150c2:	4b2d      	ldr	r3, [pc, #180]	; (8015178 <gmtime_r+0x15c>)
 80150c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80150c8:	2664      	movs	r6, #100	; 0x64
 80150ca:	1ad3      	subs	r3, r2, r3
 80150cc:	fbb3 f5f7 	udiv	r5, r3, r7
 80150d0:	fbb3 f3fc 	udiv	r3, r3, ip
 80150d4:	fbb5 f2f6 	udiv	r2, r5, r6
 80150d8:	1ad3      	subs	r3, r2, r3
 80150da:	4403      	add	r3, r0
 80150dc:	fb07 3315 	mls	r3, r7, r5, r3
 80150e0:	2099      	movs	r0, #153	; 0x99
 80150e2:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 80150e6:	f10c 0c02 	add.w	ip, ip, #2
 80150ea:	f103 0e01 	add.w	lr, r3, #1
 80150ee:	fbbc f7f0 	udiv	r7, ip, r0
 80150f2:	4378      	muls	r0, r7
 80150f4:	3002      	adds	r0, #2
 80150f6:	f04f 0805 	mov.w	r8, #5
 80150fa:	fbb0 f0f8 	udiv	r0, r0, r8
 80150fe:	ebae 0000 	sub.w	r0, lr, r0
 8015102:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 8015106:	45f4      	cmp	ip, lr
 8015108:	bf94      	ite	ls
 801510a:	f04f 0c02 	movls.w	ip, #2
 801510e:	f06f 0c09 	mvnhi.w	ip, #9
 8015112:	4467      	add	r7, ip
 8015114:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 8015118:	fb0c 5101 	mla	r1, ip, r1, r5
 801511c:	2f01      	cmp	r7, #1
 801511e:	bf98      	it	ls
 8015120:	3101      	addls	r1, #1
 8015122:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8015126:	d30c      	bcc.n	8015142 <gmtime_r+0x126>
 8015128:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 801512c:	61e3      	str	r3, [r4, #28]
 801512e:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 8015132:	2300      	movs	r3, #0
 8015134:	60e0      	str	r0, [r4, #12]
 8015136:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801513a:	6223      	str	r3, [r4, #32]
 801513c:	4620      	mov	r0, r4
 801513e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015142:	f015 0f03 	tst.w	r5, #3
 8015146:	d102      	bne.n	801514e <gmtime_r+0x132>
 8015148:	fb06 5212 	mls	r2, r6, r2, r5
 801514c:	b95a      	cbnz	r2, 8015166 <gmtime_r+0x14a>
 801514e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8015152:	fbb5 f2f6 	udiv	r2, r5, r6
 8015156:	fb06 5212 	mls	r2, r6, r2, r5
 801515a:	fab2 f282 	clz	r2, r2
 801515e:	0952      	lsrs	r2, r2, #5
 8015160:	333b      	adds	r3, #59	; 0x3b
 8015162:	4413      	add	r3, r2
 8015164:	e7e2      	b.n	801512c <gmtime_r+0x110>
 8015166:	2201      	movs	r2, #1
 8015168:	e7fa      	b.n	8015160 <gmtime_r+0x144>
 801516a:	bf00      	nop
 801516c:	00015180 	.word	0x00015180
 8015170:	00023ab1 	.word	0x00023ab1
 8015174:	fffdc54f 	.word	0xfffdc54f
 8015178:	00023ab0 	.word	0x00023ab0

0801517c <_localeconv_r>:
 801517c:	4800      	ldr	r0, [pc, #0]	; (8015180 <_localeconv_r+0x4>)
 801517e:	4770      	bx	lr
 8015180:	200001fc 	.word	0x200001fc

08015184 <_lseek_r>:
 8015184:	b538      	push	{r3, r4, r5, lr}
 8015186:	4d07      	ldr	r5, [pc, #28]	; (80151a4 <_lseek_r+0x20>)
 8015188:	4604      	mov	r4, r0
 801518a:	4608      	mov	r0, r1
 801518c:	4611      	mov	r1, r2
 801518e:	2200      	movs	r2, #0
 8015190:	602a      	str	r2, [r5, #0]
 8015192:	461a      	mov	r2, r3
 8015194:	f7ed ffea 	bl	800316c <_lseek>
 8015198:	1c43      	adds	r3, r0, #1
 801519a:	d102      	bne.n	80151a2 <_lseek_r+0x1e>
 801519c:	682b      	ldr	r3, [r5, #0]
 801519e:	b103      	cbz	r3, 80151a2 <_lseek_r+0x1e>
 80151a0:	6023      	str	r3, [r4, #0]
 80151a2:	bd38      	pop	{r3, r4, r5, pc}
 80151a4:	2000573c 	.word	0x2000573c

080151a8 <__swhatbuf_r>:
 80151a8:	b570      	push	{r4, r5, r6, lr}
 80151aa:	460e      	mov	r6, r1
 80151ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151b0:	2900      	cmp	r1, #0
 80151b2:	b096      	sub	sp, #88	; 0x58
 80151b4:	4614      	mov	r4, r2
 80151b6:	461d      	mov	r5, r3
 80151b8:	da07      	bge.n	80151ca <__swhatbuf_r+0x22>
 80151ba:	2300      	movs	r3, #0
 80151bc:	602b      	str	r3, [r5, #0]
 80151be:	89b3      	ldrh	r3, [r6, #12]
 80151c0:	061a      	lsls	r2, r3, #24
 80151c2:	d410      	bmi.n	80151e6 <__swhatbuf_r+0x3e>
 80151c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80151c8:	e00e      	b.n	80151e8 <__swhatbuf_r+0x40>
 80151ca:	466a      	mov	r2, sp
 80151cc:	f001 fbda 	bl	8016984 <_fstat_r>
 80151d0:	2800      	cmp	r0, #0
 80151d2:	dbf2      	blt.n	80151ba <__swhatbuf_r+0x12>
 80151d4:	9a01      	ldr	r2, [sp, #4]
 80151d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80151da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80151de:	425a      	negs	r2, r3
 80151e0:	415a      	adcs	r2, r3
 80151e2:	602a      	str	r2, [r5, #0]
 80151e4:	e7ee      	b.n	80151c4 <__swhatbuf_r+0x1c>
 80151e6:	2340      	movs	r3, #64	; 0x40
 80151e8:	2000      	movs	r0, #0
 80151ea:	6023      	str	r3, [r4, #0]
 80151ec:	b016      	add	sp, #88	; 0x58
 80151ee:	bd70      	pop	{r4, r5, r6, pc}

080151f0 <__smakebuf_r>:
 80151f0:	898b      	ldrh	r3, [r1, #12]
 80151f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80151f4:	079d      	lsls	r5, r3, #30
 80151f6:	4606      	mov	r6, r0
 80151f8:	460c      	mov	r4, r1
 80151fa:	d507      	bpl.n	801520c <__smakebuf_r+0x1c>
 80151fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015200:	6023      	str	r3, [r4, #0]
 8015202:	6123      	str	r3, [r4, #16]
 8015204:	2301      	movs	r3, #1
 8015206:	6163      	str	r3, [r4, #20]
 8015208:	b002      	add	sp, #8
 801520a:	bd70      	pop	{r4, r5, r6, pc}
 801520c:	ab01      	add	r3, sp, #4
 801520e:	466a      	mov	r2, sp
 8015210:	f7ff ffca 	bl	80151a8 <__swhatbuf_r>
 8015214:	9900      	ldr	r1, [sp, #0]
 8015216:	4605      	mov	r5, r0
 8015218:	4630      	mov	r0, r6
 801521a:	f7fc f8a5 	bl	8011368 <_malloc_r>
 801521e:	b948      	cbnz	r0, 8015234 <__smakebuf_r+0x44>
 8015220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015224:	059a      	lsls	r2, r3, #22
 8015226:	d4ef      	bmi.n	8015208 <__smakebuf_r+0x18>
 8015228:	f023 0303 	bic.w	r3, r3, #3
 801522c:	f043 0302 	orr.w	r3, r3, #2
 8015230:	81a3      	strh	r3, [r4, #12]
 8015232:	e7e3      	b.n	80151fc <__smakebuf_r+0xc>
 8015234:	4b0d      	ldr	r3, [pc, #52]	; (801526c <__smakebuf_r+0x7c>)
 8015236:	62b3      	str	r3, [r6, #40]	; 0x28
 8015238:	89a3      	ldrh	r3, [r4, #12]
 801523a:	6020      	str	r0, [r4, #0]
 801523c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015240:	81a3      	strh	r3, [r4, #12]
 8015242:	9b00      	ldr	r3, [sp, #0]
 8015244:	6163      	str	r3, [r4, #20]
 8015246:	9b01      	ldr	r3, [sp, #4]
 8015248:	6120      	str	r0, [r4, #16]
 801524a:	b15b      	cbz	r3, 8015264 <__smakebuf_r+0x74>
 801524c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015250:	4630      	mov	r0, r6
 8015252:	f001 fba9 	bl	80169a8 <_isatty_r>
 8015256:	b128      	cbz	r0, 8015264 <__smakebuf_r+0x74>
 8015258:	89a3      	ldrh	r3, [r4, #12]
 801525a:	f023 0303 	bic.w	r3, r3, #3
 801525e:	f043 0301 	orr.w	r3, r3, #1
 8015262:	81a3      	strh	r3, [r4, #12]
 8015264:	89a0      	ldrh	r0, [r4, #12]
 8015266:	4305      	orrs	r5, r0
 8015268:	81a5      	strh	r5, [r4, #12]
 801526a:	e7cd      	b.n	8015208 <__smakebuf_r+0x18>
 801526c:	0801091d 	.word	0x0801091d

08015270 <__ascii_mbtowc>:
 8015270:	b082      	sub	sp, #8
 8015272:	b901      	cbnz	r1, 8015276 <__ascii_mbtowc+0x6>
 8015274:	a901      	add	r1, sp, #4
 8015276:	b142      	cbz	r2, 801528a <__ascii_mbtowc+0x1a>
 8015278:	b14b      	cbz	r3, 801528e <__ascii_mbtowc+0x1e>
 801527a:	7813      	ldrb	r3, [r2, #0]
 801527c:	600b      	str	r3, [r1, #0]
 801527e:	7812      	ldrb	r2, [r2, #0]
 8015280:	1e10      	subs	r0, r2, #0
 8015282:	bf18      	it	ne
 8015284:	2001      	movne	r0, #1
 8015286:	b002      	add	sp, #8
 8015288:	4770      	bx	lr
 801528a:	4610      	mov	r0, r2
 801528c:	e7fb      	b.n	8015286 <__ascii_mbtowc+0x16>
 801528e:	f06f 0001 	mvn.w	r0, #1
 8015292:	e7f8      	b.n	8015286 <__ascii_mbtowc+0x16>

08015294 <__malloc_lock>:
 8015294:	4801      	ldr	r0, [pc, #4]	; (801529c <__malloc_lock+0x8>)
 8015296:	f7fb bd55 	b.w	8010d44 <__retarget_lock_acquire_recursive>
 801529a:	bf00      	nop
 801529c:	20005734 	.word	0x20005734

080152a0 <__malloc_unlock>:
 80152a0:	4801      	ldr	r0, [pc, #4]	; (80152a8 <__malloc_unlock+0x8>)
 80152a2:	f7fb bd51 	b.w	8010d48 <__retarget_lock_release_recursive>
 80152a6:	bf00      	nop
 80152a8:	20005734 	.word	0x20005734

080152ac <_Balloc>:
 80152ac:	b570      	push	{r4, r5, r6, lr}
 80152ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80152b0:	4604      	mov	r4, r0
 80152b2:	460d      	mov	r5, r1
 80152b4:	b976      	cbnz	r6, 80152d4 <_Balloc+0x28>
 80152b6:	2010      	movs	r0, #16
 80152b8:	f7fb fd48 	bl	8010d4c <malloc>
 80152bc:	4602      	mov	r2, r0
 80152be:	6260      	str	r0, [r4, #36]	; 0x24
 80152c0:	b920      	cbnz	r0, 80152cc <_Balloc+0x20>
 80152c2:	4b18      	ldr	r3, [pc, #96]	; (8015324 <_Balloc+0x78>)
 80152c4:	4818      	ldr	r0, [pc, #96]	; (8015328 <_Balloc+0x7c>)
 80152c6:	2166      	movs	r1, #102	; 0x66
 80152c8:	f7fe fb64 	bl	8013994 <__assert_func>
 80152cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80152d0:	6006      	str	r6, [r0, #0]
 80152d2:	60c6      	str	r6, [r0, #12]
 80152d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80152d6:	68f3      	ldr	r3, [r6, #12]
 80152d8:	b183      	cbz	r3, 80152fc <_Balloc+0x50>
 80152da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80152dc:	68db      	ldr	r3, [r3, #12]
 80152de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80152e2:	b9b8      	cbnz	r0, 8015314 <_Balloc+0x68>
 80152e4:	2101      	movs	r1, #1
 80152e6:	fa01 f605 	lsl.w	r6, r1, r5
 80152ea:	1d72      	adds	r2, r6, #5
 80152ec:	0092      	lsls	r2, r2, #2
 80152ee:	4620      	mov	r0, r4
 80152f0:	f000 fc97 	bl	8015c22 <_calloc_r>
 80152f4:	b160      	cbz	r0, 8015310 <_Balloc+0x64>
 80152f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80152fa:	e00e      	b.n	801531a <_Balloc+0x6e>
 80152fc:	2221      	movs	r2, #33	; 0x21
 80152fe:	2104      	movs	r1, #4
 8015300:	4620      	mov	r0, r4
 8015302:	f000 fc8e 	bl	8015c22 <_calloc_r>
 8015306:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015308:	60f0      	str	r0, [r6, #12]
 801530a:	68db      	ldr	r3, [r3, #12]
 801530c:	2b00      	cmp	r3, #0
 801530e:	d1e4      	bne.n	80152da <_Balloc+0x2e>
 8015310:	2000      	movs	r0, #0
 8015312:	bd70      	pop	{r4, r5, r6, pc}
 8015314:	6802      	ldr	r2, [r0, #0]
 8015316:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801531a:	2300      	movs	r3, #0
 801531c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015320:	e7f7      	b.n	8015312 <_Balloc+0x66>
 8015322:	bf00      	nop
 8015324:	080186f4 	.word	0x080186f4
 8015328:	08018b2c 	.word	0x08018b2c

0801532c <_Bfree>:
 801532c:	b570      	push	{r4, r5, r6, lr}
 801532e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015330:	4605      	mov	r5, r0
 8015332:	460c      	mov	r4, r1
 8015334:	b976      	cbnz	r6, 8015354 <_Bfree+0x28>
 8015336:	2010      	movs	r0, #16
 8015338:	f7fb fd08 	bl	8010d4c <malloc>
 801533c:	4602      	mov	r2, r0
 801533e:	6268      	str	r0, [r5, #36]	; 0x24
 8015340:	b920      	cbnz	r0, 801534c <_Bfree+0x20>
 8015342:	4b09      	ldr	r3, [pc, #36]	; (8015368 <_Bfree+0x3c>)
 8015344:	4809      	ldr	r0, [pc, #36]	; (801536c <_Bfree+0x40>)
 8015346:	218a      	movs	r1, #138	; 0x8a
 8015348:	f7fe fb24 	bl	8013994 <__assert_func>
 801534c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015350:	6006      	str	r6, [r0, #0]
 8015352:	60c6      	str	r6, [r0, #12]
 8015354:	b13c      	cbz	r4, 8015366 <_Bfree+0x3a>
 8015356:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015358:	6862      	ldr	r2, [r4, #4]
 801535a:	68db      	ldr	r3, [r3, #12]
 801535c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015360:	6021      	str	r1, [r4, #0]
 8015362:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015366:	bd70      	pop	{r4, r5, r6, pc}
 8015368:	080186f4 	.word	0x080186f4
 801536c:	08018b2c 	.word	0x08018b2c

08015370 <__multadd>:
 8015370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015374:	690e      	ldr	r6, [r1, #16]
 8015376:	4607      	mov	r7, r0
 8015378:	4698      	mov	r8, r3
 801537a:	460c      	mov	r4, r1
 801537c:	f101 0014 	add.w	r0, r1, #20
 8015380:	2300      	movs	r3, #0
 8015382:	6805      	ldr	r5, [r0, #0]
 8015384:	b2a9      	uxth	r1, r5
 8015386:	fb02 8101 	mla	r1, r2, r1, r8
 801538a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801538e:	0c2d      	lsrs	r5, r5, #16
 8015390:	fb02 c505 	mla	r5, r2, r5, ip
 8015394:	b289      	uxth	r1, r1
 8015396:	3301      	adds	r3, #1
 8015398:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801539c:	429e      	cmp	r6, r3
 801539e:	f840 1b04 	str.w	r1, [r0], #4
 80153a2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80153a6:	dcec      	bgt.n	8015382 <__multadd+0x12>
 80153a8:	f1b8 0f00 	cmp.w	r8, #0
 80153ac:	d022      	beq.n	80153f4 <__multadd+0x84>
 80153ae:	68a3      	ldr	r3, [r4, #8]
 80153b0:	42b3      	cmp	r3, r6
 80153b2:	dc19      	bgt.n	80153e8 <__multadd+0x78>
 80153b4:	6861      	ldr	r1, [r4, #4]
 80153b6:	4638      	mov	r0, r7
 80153b8:	3101      	adds	r1, #1
 80153ba:	f7ff ff77 	bl	80152ac <_Balloc>
 80153be:	4605      	mov	r5, r0
 80153c0:	b928      	cbnz	r0, 80153ce <__multadd+0x5e>
 80153c2:	4602      	mov	r2, r0
 80153c4:	4b0d      	ldr	r3, [pc, #52]	; (80153fc <__multadd+0x8c>)
 80153c6:	480e      	ldr	r0, [pc, #56]	; (8015400 <__multadd+0x90>)
 80153c8:	21b5      	movs	r1, #181	; 0xb5
 80153ca:	f7fe fae3 	bl	8013994 <__assert_func>
 80153ce:	6922      	ldr	r2, [r4, #16]
 80153d0:	3202      	adds	r2, #2
 80153d2:	f104 010c 	add.w	r1, r4, #12
 80153d6:	0092      	lsls	r2, r2, #2
 80153d8:	300c      	adds	r0, #12
 80153da:	f7fb fcc7 	bl	8010d6c <memcpy>
 80153de:	4621      	mov	r1, r4
 80153e0:	4638      	mov	r0, r7
 80153e2:	f7ff ffa3 	bl	801532c <_Bfree>
 80153e6:	462c      	mov	r4, r5
 80153e8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80153ec:	3601      	adds	r6, #1
 80153ee:	f8c3 8014 	str.w	r8, [r3, #20]
 80153f2:	6126      	str	r6, [r4, #16]
 80153f4:	4620      	mov	r0, r4
 80153f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153fa:	bf00      	nop
 80153fc:	08018a9d 	.word	0x08018a9d
 8015400:	08018b2c 	.word	0x08018b2c

08015404 <__s2b>:
 8015404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015408:	460c      	mov	r4, r1
 801540a:	4615      	mov	r5, r2
 801540c:	461f      	mov	r7, r3
 801540e:	2209      	movs	r2, #9
 8015410:	3308      	adds	r3, #8
 8015412:	4606      	mov	r6, r0
 8015414:	fb93 f3f2 	sdiv	r3, r3, r2
 8015418:	2100      	movs	r1, #0
 801541a:	2201      	movs	r2, #1
 801541c:	429a      	cmp	r2, r3
 801541e:	db09      	blt.n	8015434 <__s2b+0x30>
 8015420:	4630      	mov	r0, r6
 8015422:	f7ff ff43 	bl	80152ac <_Balloc>
 8015426:	b940      	cbnz	r0, 801543a <__s2b+0x36>
 8015428:	4602      	mov	r2, r0
 801542a:	4b19      	ldr	r3, [pc, #100]	; (8015490 <__s2b+0x8c>)
 801542c:	4819      	ldr	r0, [pc, #100]	; (8015494 <__s2b+0x90>)
 801542e:	21ce      	movs	r1, #206	; 0xce
 8015430:	f7fe fab0 	bl	8013994 <__assert_func>
 8015434:	0052      	lsls	r2, r2, #1
 8015436:	3101      	adds	r1, #1
 8015438:	e7f0      	b.n	801541c <__s2b+0x18>
 801543a:	9b08      	ldr	r3, [sp, #32]
 801543c:	6143      	str	r3, [r0, #20]
 801543e:	2d09      	cmp	r5, #9
 8015440:	f04f 0301 	mov.w	r3, #1
 8015444:	6103      	str	r3, [r0, #16]
 8015446:	dd16      	ble.n	8015476 <__s2b+0x72>
 8015448:	f104 0909 	add.w	r9, r4, #9
 801544c:	46c8      	mov	r8, r9
 801544e:	442c      	add	r4, r5
 8015450:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015454:	4601      	mov	r1, r0
 8015456:	3b30      	subs	r3, #48	; 0x30
 8015458:	220a      	movs	r2, #10
 801545a:	4630      	mov	r0, r6
 801545c:	f7ff ff88 	bl	8015370 <__multadd>
 8015460:	45a0      	cmp	r8, r4
 8015462:	d1f5      	bne.n	8015450 <__s2b+0x4c>
 8015464:	f1a5 0408 	sub.w	r4, r5, #8
 8015468:	444c      	add	r4, r9
 801546a:	1b2d      	subs	r5, r5, r4
 801546c:	1963      	adds	r3, r4, r5
 801546e:	42bb      	cmp	r3, r7
 8015470:	db04      	blt.n	801547c <__s2b+0x78>
 8015472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015476:	340a      	adds	r4, #10
 8015478:	2509      	movs	r5, #9
 801547a:	e7f6      	b.n	801546a <__s2b+0x66>
 801547c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015480:	4601      	mov	r1, r0
 8015482:	3b30      	subs	r3, #48	; 0x30
 8015484:	220a      	movs	r2, #10
 8015486:	4630      	mov	r0, r6
 8015488:	f7ff ff72 	bl	8015370 <__multadd>
 801548c:	e7ee      	b.n	801546c <__s2b+0x68>
 801548e:	bf00      	nop
 8015490:	08018a9d 	.word	0x08018a9d
 8015494:	08018b2c 	.word	0x08018b2c

08015498 <__hi0bits>:
 8015498:	0c03      	lsrs	r3, r0, #16
 801549a:	041b      	lsls	r3, r3, #16
 801549c:	b9d3      	cbnz	r3, 80154d4 <__hi0bits+0x3c>
 801549e:	0400      	lsls	r0, r0, #16
 80154a0:	2310      	movs	r3, #16
 80154a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80154a6:	bf04      	itt	eq
 80154a8:	0200      	lsleq	r0, r0, #8
 80154aa:	3308      	addeq	r3, #8
 80154ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80154b0:	bf04      	itt	eq
 80154b2:	0100      	lsleq	r0, r0, #4
 80154b4:	3304      	addeq	r3, #4
 80154b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80154ba:	bf04      	itt	eq
 80154bc:	0080      	lsleq	r0, r0, #2
 80154be:	3302      	addeq	r3, #2
 80154c0:	2800      	cmp	r0, #0
 80154c2:	db05      	blt.n	80154d0 <__hi0bits+0x38>
 80154c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80154c8:	f103 0301 	add.w	r3, r3, #1
 80154cc:	bf08      	it	eq
 80154ce:	2320      	moveq	r3, #32
 80154d0:	4618      	mov	r0, r3
 80154d2:	4770      	bx	lr
 80154d4:	2300      	movs	r3, #0
 80154d6:	e7e4      	b.n	80154a2 <__hi0bits+0xa>

080154d8 <__lo0bits>:
 80154d8:	6803      	ldr	r3, [r0, #0]
 80154da:	f013 0207 	ands.w	r2, r3, #7
 80154de:	4601      	mov	r1, r0
 80154e0:	d00b      	beq.n	80154fa <__lo0bits+0x22>
 80154e2:	07da      	lsls	r2, r3, #31
 80154e4:	d424      	bmi.n	8015530 <__lo0bits+0x58>
 80154e6:	0798      	lsls	r0, r3, #30
 80154e8:	bf49      	itett	mi
 80154ea:	085b      	lsrmi	r3, r3, #1
 80154ec:	089b      	lsrpl	r3, r3, #2
 80154ee:	2001      	movmi	r0, #1
 80154f0:	600b      	strmi	r3, [r1, #0]
 80154f2:	bf5c      	itt	pl
 80154f4:	600b      	strpl	r3, [r1, #0]
 80154f6:	2002      	movpl	r0, #2
 80154f8:	4770      	bx	lr
 80154fa:	b298      	uxth	r0, r3
 80154fc:	b9b0      	cbnz	r0, 801552c <__lo0bits+0x54>
 80154fe:	0c1b      	lsrs	r3, r3, #16
 8015500:	2010      	movs	r0, #16
 8015502:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015506:	bf04      	itt	eq
 8015508:	0a1b      	lsreq	r3, r3, #8
 801550a:	3008      	addeq	r0, #8
 801550c:	071a      	lsls	r2, r3, #28
 801550e:	bf04      	itt	eq
 8015510:	091b      	lsreq	r3, r3, #4
 8015512:	3004      	addeq	r0, #4
 8015514:	079a      	lsls	r2, r3, #30
 8015516:	bf04      	itt	eq
 8015518:	089b      	lsreq	r3, r3, #2
 801551a:	3002      	addeq	r0, #2
 801551c:	07da      	lsls	r2, r3, #31
 801551e:	d403      	bmi.n	8015528 <__lo0bits+0x50>
 8015520:	085b      	lsrs	r3, r3, #1
 8015522:	f100 0001 	add.w	r0, r0, #1
 8015526:	d005      	beq.n	8015534 <__lo0bits+0x5c>
 8015528:	600b      	str	r3, [r1, #0]
 801552a:	4770      	bx	lr
 801552c:	4610      	mov	r0, r2
 801552e:	e7e8      	b.n	8015502 <__lo0bits+0x2a>
 8015530:	2000      	movs	r0, #0
 8015532:	4770      	bx	lr
 8015534:	2020      	movs	r0, #32
 8015536:	4770      	bx	lr

08015538 <__i2b>:
 8015538:	b510      	push	{r4, lr}
 801553a:	460c      	mov	r4, r1
 801553c:	2101      	movs	r1, #1
 801553e:	f7ff feb5 	bl	80152ac <_Balloc>
 8015542:	4602      	mov	r2, r0
 8015544:	b928      	cbnz	r0, 8015552 <__i2b+0x1a>
 8015546:	4b05      	ldr	r3, [pc, #20]	; (801555c <__i2b+0x24>)
 8015548:	4805      	ldr	r0, [pc, #20]	; (8015560 <__i2b+0x28>)
 801554a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801554e:	f7fe fa21 	bl	8013994 <__assert_func>
 8015552:	2301      	movs	r3, #1
 8015554:	6144      	str	r4, [r0, #20]
 8015556:	6103      	str	r3, [r0, #16]
 8015558:	bd10      	pop	{r4, pc}
 801555a:	bf00      	nop
 801555c:	08018a9d 	.word	0x08018a9d
 8015560:	08018b2c 	.word	0x08018b2c

08015564 <__multiply>:
 8015564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015568:	4614      	mov	r4, r2
 801556a:	690a      	ldr	r2, [r1, #16]
 801556c:	6923      	ldr	r3, [r4, #16]
 801556e:	429a      	cmp	r2, r3
 8015570:	bfb8      	it	lt
 8015572:	460b      	movlt	r3, r1
 8015574:	460d      	mov	r5, r1
 8015576:	bfbc      	itt	lt
 8015578:	4625      	movlt	r5, r4
 801557a:	461c      	movlt	r4, r3
 801557c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8015580:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015584:	68ab      	ldr	r3, [r5, #8]
 8015586:	6869      	ldr	r1, [r5, #4]
 8015588:	eb0a 0709 	add.w	r7, sl, r9
 801558c:	42bb      	cmp	r3, r7
 801558e:	b085      	sub	sp, #20
 8015590:	bfb8      	it	lt
 8015592:	3101      	addlt	r1, #1
 8015594:	f7ff fe8a 	bl	80152ac <_Balloc>
 8015598:	b930      	cbnz	r0, 80155a8 <__multiply+0x44>
 801559a:	4602      	mov	r2, r0
 801559c:	4b42      	ldr	r3, [pc, #264]	; (80156a8 <__multiply+0x144>)
 801559e:	4843      	ldr	r0, [pc, #268]	; (80156ac <__multiply+0x148>)
 80155a0:	f240 115d 	movw	r1, #349	; 0x15d
 80155a4:	f7fe f9f6 	bl	8013994 <__assert_func>
 80155a8:	f100 0614 	add.w	r6, r0, #20
 80155ac:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80155b0:	4633      	mov	r3, r6
 80155b2:	2200      	movs	r2, #0
 80155b4:	4543      	cmp	r3, r8
 80155b6:	d31e      	bcc.n	80155f6 <__multiply+0x92>
 80155b8:	f105 0c14 	add.w	ip, r5, #20
 80155bc:	f104 0314 	add.w	r3, r4, #20
 80155c0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80155c4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80155c8:	9202      	str	r2, [sp, #8]
 80155ca:	ebac 0205 	sub.w	r2, ip, r5
 80155ce:	3a15      	subs	r2, #21
 80155d0:	f022 0203 	bic.w	r2, r2, #3
 80155d4:	3204      	adds	r2, #4
 80155d6:	f105 0115 	add.w	r1, r5, #21
 80155da:	458c      	cmp	ip, r1
 80155dc:	bf38      	it	cc
 80155de:	2204      	movcc	r2, #4
 80155e0:	9201      	str	r2, [sp, #4]
 80155e2:	9a02      	ldr	r2, [sp, #8]
 80155e4:	9303      	str	r3, [sp, #12]
 80155e6:	429a      	cmp	r2, r3
 80155e8:	d808      	bhi.n	80155fc <__multiply+0x98>
 80155ea:	2f00      	cmp	r7, #0
 80155ec:	dc55      	bgt.n	801569a <__multiply+0x136>
 80155ee:	6107      	str	r7, [r0, #16]
 80155f0:	b005      	add	sp, #20
 80155f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155f6:	f843 2b04 	str.w	r2, [r3], #4
 80155fa:	e7db      	b.n	80155b4 <__multiply+0x50>
 80155fc:	f8b3 a000 	ldrh.w	sl, [r3]
 8015600:	f1ba 0f00 	cmp.w	sl, #0
 8015604:	d020      	beq.n	8015648 <__multiply+0xe4>
 8015606:	f105 0e14 	add.w	lr, r5, #20
 801560a:	46b1      	mov	r9, r6
 801560c:	2200      	movs	r2, #0
 801560e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8015612:	f8d9 b000 	ldr.w	fp, [r9]
 8015616:	b2a1      	uxth	r1, r4
 8015618:	fa1f fb8b 	uxth.w	fp, fp
 801561c:	fb0a b101 	mla	r1, sl, r1, fp
 8015620:	4411      	add	r1, r2
 8015622:	f8d9 2000 	ldr.w	r2, [r9]
 8015626:	0c24      	lsrs	r4, r4, #16
 8015628:	0c12      	lsrs	r2, r2, #16
 801562a:	fb0a 2404 	mla	r4, sl, r4, r2
 801562e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8015632:	b289      	uxth	r1, r1
 8015634:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8015638:	45f4      	cmp	ip, lr
 801563a:	f849 1b04 	str.w	r1, [r9], #4
 801563e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8015642:	d8e4      	bhi.n	801560e <__multiply+0xaa>
 8015644:	9901      	ldr	r1, [sp, #4]
 8015646:	5072      	str	r2, [r6, r1]
 8015648:	9a03      	ldr	r2, [sp, #12]
 801564a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801564e:	3304      	adds	r3, #4
 8015650:	f1b9 0f00 	cmp.w	r9, #0
 8015654:	d01f      	beq.n	8015696 <__multiply+0x132>
 8015656:	6834      	ldr	r4, [r6, #0]
 8015658:	f105 0114 	add.w	r1, r5, #20
 801565c:	46b6      	mov	lr, r6
 801565e:	f04f 0a00 	mov.w	sl, #0
 8015662:	880a      	ldrh	r2, [r1, #0]
 8015664:	f8be b002 	ldrh.w	fp, [lr, #2]
 8015668:	fb09 b202 	mla	r2, r9, r2, fp
 801566c:	4492      	add	sl, r2
 801566e:	b2a4      	uxth	r4, r4
 8015670:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8015674:	f84e 4b04 	str.w	r4, [lr], #4
 8015678:	f851 4b04 	ldr.w	r4, [r1], #4
 801567c:	f8be 2000 	ldrh.w	r2, [lr]
 8015680:	0c24      	lsrs	r4, r4, #16
 8015682:	fb09 2404 	mla	r4, r9, r4, r2
 8015686:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801568a:	458c      	cmp	ip, r1
 801568c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015690:	d8e7      	bhi.n	8015662 <__multiply+0xfe>
 8015692:	9a01      	ldr	r2, [sp, #4]
 8015694:	50b4      	str	r4, [r6, r2]
 8015696:	3604      	adds	r6, #4
 8015698:	e7a3      	b.n	80155e2 <__multiply+0x7e>
 801569a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d1a5      	bne.n	80155ee <__multiply+0x8a>
 80156a2:	3f01      	subs	r7, #1
 80156a4:	e7a1      	b.n	80155ea <__multiply+0x86>
 80156a6:	bf00      	nop
 80156a8:	08018a9d 	.word	0x08018a9d
 80156ac:	08018b2c 	.word	0x08018b2c

080156b0 <__pow5mult>:
 80156b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80156b4:	4615      	mov	r5, r2
 80156b6:	f012 0203 	ands.w	r2, r2, #3
 80156ba:	4606      	mov	r6, r0
 80156bc:	460f      	mov	r7, r1
 80156be:	d007      	beq.n	80156d0 <__pow5mult+0x20>
 80156c0:	4c25      	ldr	r4, [pc, #148]	; (8015758 <__pow5mult+0xa8>)
 80156c2:	3a01      	subs	r2, #1
 80156c4:	2300      	movs	r3, #0
 80156c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80156ca:	f7ff fe51 	bl	8015370 <__multadd>
 80156ce:	4607      	mov	r7, r0
 80156d0:	10ad      	asrs	r5, r5, #2
 80156d2:	d03d      	beq.n	8015750 <__pow5mult+0xa0>
 80156d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80156d6:	b97c      	cbnz	r4, 80156f8 <__pow5mult+0x48>
 80156d8:	2010      	movs	r0, #16
 80156da:	f7fb fb37 	bl	8010d4c <malloc>
 80156de:	4602      	mov	r2, r0
 80156e0:	6270      	str	r0, [r6, #36]	; 0x24
 80156e2:	b928      	cbnz	r0, 80156f0 <__pow5mult+0x40>
 80156e4:	4b1d      	ldr	r3, [pc, #116]	; (801575c <__pow5mult+0xac>)
 80156e6:	481e      	ldr	r0, [pc, #120]	; (8015760 <__pow5mult+0xb0>)
 80156e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80156ec:	f7fe f952 	bl	8013994 <__assert_func>
 80156f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80156f4:	6004      	str	r4, [r0, #0]
 80156f6:	60c4      	str	r4, [r0, #12]
 80156f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80156fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015700:	b94c      	cbnz	r4, 8015716 <__pow5mult+0x66>
 8015702:	f240 2171 	movw	r1, #625	; 0x271
 8015706:	4630      	mov	r0, r6
 8015708:	f7ff ff16 	bl	8015538 <__i2b>
 801570c:	2300      	movs	r3, #0
 801570e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015712:	4604      	mov	r4, r0
 8015714:	6003      	str	r3, [r0, #0]
 8015716:	f04f 0900 	mov.w	r9, #0
 801571a:	07eb      	lsls	r3, r5, #31
 801571c:	d50a      	bpl.n	8015734 <__pow5mult+0x84>
 801571e:	4639      	mov	r1, r7
 8015720:	4622      	mov	r2, r4
 8015722:	4630      	mov	r0, r6
 8015724:	f7ff ff1e 	bl	8015564 <__multiply>
 8015728:	4639      	mov	r1, r7
 801572a:	4680      	mov	r8, r0
 801572c:	4630      	mov	r0, r6
 801572e:	f7ff fdfd 	bl	801532c <_Bfree>
 8015732:	4647      	mov	r7, r8
 8015734:	106d      	asrs	r5, r5, #1
 8015736:	d00b      	beq.n	8015750 <__pow5mult+0xa0>
 8015738:	6820      	ldr	r0, [r4, #0]
 801573a:	b938      	cbnz	r0, 801574c <__pow5mult+0x9c>
 801573c:	4622      	mov	r2, r4
 801573e:	4621      	mov	r1, r4
 8015740:	4630      	mov	r0, r6
 8015742:	f7ff ff0f 	bl	8015564 <__multiply>
 8015746:	6020      	str	r0, [r4, #0]
 8015748:	f8c0 9000 	str.w	r9, [r0]
 801574c:	4604      	mov	r4, r0
 801574e:	e7e4      	b.n	801571a <__pow5mult+0x6a>
 8015750:	4638      	mov	r0, r7
 8015752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015756:	bf00      	nop
 8015758:	08018c80 	.word	0x08018c80
 801575c:	080186f4 	.word	0x080186f4
 8015760:	08018b2c 	.word	0x08018b2c

08015764 <__lshift>:
 8015764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015768:	460c      	mov	r4, r1
 801576a:	6849      	ldr	r1, [r1, #4]
 801576c:	6923      	ldr	r3, [r4, #16]
 801576e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015772:	68a3      	ldr	r3, [r4, #8]
 8015774:	4607      	mov	r7, r0
 8015776:	4691      	mov	r9, r2
 8015778:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801577c:	f108 0601 	add.w	r6, r8, #1
 8015780:	42b3      	cmp	r3, r6
 8015782:	db0b      	blt.n	801579c <__lshift+0x38>
 8015784:	4638      	mov	r0, r7
 8015786:	f7ff fd91 	bl	80152ac <_Balloc>
 801578a:	4605      	mov	r5, r0
 801578c:	b948      	cbnz	r0, 80157a2 <__lshift+0x3e>
 801578e:	4602      	mov	r2, r0
 8015790:	4b28      	ldr	r3, [pc, #160]	; (8015834 <__lshift+0xd0>)
 8015792:	4829      	ldr	r0, [pc, #164]	; (8015838 <__lshift+0xd4>)
 8015794:	f240 11d9 	movw	r1, #473	; 0x1d9
 8015798:	f7fe f8fc 	bl	8013994 <__assert_func>
 801579c:	3101      	adds	r1, #1
 801579e:	005b      	lsls	r3, r3, #1
 80157a0:	e7ee      	b.n	8015780 <__lshift+0x1c>
 80157a2:	2300      	movs	r3, #0
 80157a4:	f100 0114 	add.w	r1, r0, #20
 80157a8:	f100 0210 	add.w	r2, r0, #16
 80157ac:	4618      	mov	r0, r3
 80157ae:	4553      	cmp	r3, sl
 80157b0:	db33      	blt.n	801581a <__lshift+0xb6>
 80157b2:	6920      	ldr	r0, [r4, #16]
 80157b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80157b8:	f104 0314 	add.w	r3, r4, #20
 80157bc:	f019 091f 	ands.w	r9, r9, #31
 80157c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80157c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80157c8:	d02b      	beq.n	8015822 <__lshift+0xbe>
 80157ca:	f1c9 0e20 	rsb	lr, r9, #32
 80157ce:	468a      	mov	sl, r1
 80157d0:	2200      	movs	r2, #0
 80157d2:	6818      	ldr	r0, [r3, #0]
 80157d4:	fa00 f009 	lsl.w	r0, r0, r9
 80157d8:	4302      	orrs	r2, r0
 80157da:	f84a 2b04 	str.w	r2, [sl], #4
 80157de:	f853 2b04 	ldr.w	r2, [r3], #4
 80157e2:	459c      	cmp	ip, r3
 80157e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80157e8:	d8f3      	bhi.n	80157d2 <__lshift+0x6e>
 80157ea:	ebac 0304 	sub.w	r3, ip, r4
 80157ee:	3b15      	subs	r3, #21
 80157f0:	f023 0303 	bic.w	r3, r3, #3
 80157f4:	3304      	adds	r3, #4
 80157f6:	f104 0015 	add.w	r0, r4, #21
 80157fa:	4584      	cmp	ip, r0
 80157fc:	bf38      	it	cc
 80157fe:	2304      	movcc	r3, #4
 8015800:	50ca      	str	r2, [r1, r3]
 8015802:	b10a      	cbz	r2, 8015808 <__lshift+0xa4>
 8015804:	f108 0602 	add.w	r6, r8, #2
 8015808:	3e01      	subs	r6, #1
 801580a:	4638      	mov	r0, r7
 801580c:	612e      	str	r6, [r5, #16]
 801580e:	4621      	mov	r1, r4
 8015810:	f7ff fd8c 	bl	801532c <_Bfree>
 8015814:	4628      	mov	r0, r5
 8015816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801581a:	f842 0f04 	str.w	r0, [r2, #4]!
 801581e:	3301      	adds	r3, #1
 8015820:	e7c5      	b.n	80157ae <__lshift+0x4a>
 8015822:	3904      	subs	r1, #4
 8015824:	f853 2b04 	ldr.w	r2, [r3], #4
 8015828:	f841 2f04 	str.w	r2, [r1, #4]!
 801582c:	459c      	cmp	ip, r3
 801582e:	d8f9      	bhi.n	8015824 <__lshift+0xc0>
 8015830:	e7ea      	b.n	8015808 <__lshift+0xa4>
 8015832:	bf00      	nop
 8015834:	08018a9d 	.word	0x08018a9d
 8015838:	08018b2c 	.word	0x08018b2c

0801583c <__mcmp>:
 801583c:	b530      	push	{r4, r5, lr}
 801583e:	6902      	ldr	r2, [r0, #16]
 8015840:	690c      	ldr	r4, [r1, #16]
 8015842:	1b12      	subs	r2, r2, r4
 8015844:	d10e      	bne.n	8015864 <__mcmp+0x28>
 8015846:	f100 0314 	add.w	r3, r0, #20
 801584a:	3114      	adds	r1, #20
 801584c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015850:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015854:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015858:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801585c:	42a5      	cmp	r5, r4
 801585e:	d003      	beq.n	8015868 <__mcmp+0x2c>
 8015860:	d305      	bcc.n	801586e <__mcmp+0x32>
 8015862:	2201      	movs	r2, #1
 8015864:	4610      	mov	r0, r2
 8015866:	bd30      	pop	{r4, r5, pc}
 8015868:	4283      	cmp	r3, r0
 801586a:	d3f3      	bcc.n	8015854 <__mcmp+0x18>
 801586c:	e7fa      	b.n	8015864 <__mcmp+0x28>
 801586e:	f04f 32ff 	mov.w	r2, #4294967295
 8015872:	e7f7      	b.n	8015864 <__mcmp+0x28>

08015874 <__mdiff>:
 8015874:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015878:	460c      	mov	r4, r1
 801587a:	4606      	mov	r6, r0
 801587c:	4611      	mov	r1, r2
 801587e:	4620      	mov	r0, r4
 8015880:	4617      	mov	r7, r2
 8015882:	f7ff ffdb 	bl	801583c <__mcmp>
 8015886:	1e05      	subs	r5, r0, #0
 8015888:	d110      	bne.n	80158ac <__mdiff+0x38>
 801588a:	4629      	mov	r1, r5
 801588c:	4630      	mov	r0, r6
 801588e:	f7ff fd0d 	bl	80152ac <_Balloc>
 8015892:	b930      	cbnz	r0, 80158a2 <__mdiff+0x2e>
 8015894:	4b39      	ldr	r3, [pc, #228]	; (801597c <__mdiff+0x108>)
 8015896:	4602      	mov	r2, r0
 8015898:	f240 2132 	movw	r1, #562	; 0x232
 801589c:	4838      	ldr	r0, [pc, #224]	; (8015980 <__mdiff+0x10c>)
 801589e:	f7fe f879 	bl	8013994 <__assert_func>
 80158a2:	2301      	movs	r3, #1
 80158a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80158a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158ac:	bfa4      	itt	ge
 80158ae:	463b      	movge	r3, r7
 80158b0:	4627      	movge	r7, r4
 80158b2:	4630      	mov	r0, r6
 80158b4:	6879      	ldr	r1, [r7, #4]
 80158b6:	bfa6      	itte	ge
 80158b8:	461c      	movge	r4, r3
 80158ba:	2500      	movge	r5, #0
 80158bc:	2501      	movlt	r5, #1
 80158be:	f7ff fcf5 	bl	80152ac <_Balloc>
 80158c2:	b920      	cbnz	r0, 80158ce <__mdiff+0x5a>
 80158c4:	4b2d      	ldr	r3, [pc, #180]	; (801597c <__mdiff+0x108>)
 80158c6:	4602      	mov	r2, r0
 80158c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80158cc:	e7e6      	b.n	801589c <__mdiff+0x28>
 80158ce:	693e      	ldr	r6, [r7, #16]
 80158d0:	60c5      	str	r5, [r0, #12]
 80158d2:	6925      	ldr	r5, [r4, #16]
 80158d4:	f107 0114 	add.w	r1, r7, #20
 80158d8:	f104 0914 	add.w	r9, r4, #20
 80158dc:	f100 0e14 	add.w	lr, r0, #20
 80158e0:	f107 0210 	add.w	r2, r7, #16
 80158e4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80158e8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80158ec:	46f2      	mov	sl, lr
 80158ee:	2700      	movs	r7, #0
 80158f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80158f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80158f8:	fa1f f883 	uxth.w	r8, r3
 80158fc:	fa17 f78b 	uxtah	r7, r7, fp
 8015900:	0c1b      	lsrs	r3, r3, #16
 8015902:	eba7 0808 	sub.w	r8, r7, r8
 8015906:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801590a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801590e:	fa1f f888 	uxth.w	r8, r8
 8015912:	141f      	asrs	r7, r3, #16
 8015914:	454d      	cmp	r5, r9
 8015916:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801591a:	f84a 3b04 	str.w	r3, [sl], #4
 801591e:	d8e7      	bhi.n	80158f0 <__mdiff+0x7c>
 8015920:	1b2b      	subs	r3, r5, r4
 8015922:	3b15      	subs	r3, #21
 8015924:	f023 0303 	bic.w	r3, r3, #3
 8015928:	3304      	adds	r3, #4
 801592a:	3415      	adds	r4, #21
 801592c:	42a5      	cmp	r5, r4
 801592e:	bf38      	it	cc
 8015930:	2304      	movcc	r3, #4
 8015932:	4419      	add	r1, r3
 8015934:	4473      	add	r3, lr
 8015936:	469e      	mov	lr, r3
 8015938:	460d      	mov	r5, r1
 801593a:	4565      	cmp	r5, ip
 801593c:	d30e      	bcc.n	801595c <__mdiff+0xe8>
 801593e:	f10c 0203 	add.w	r2, ip, #3
 8015942:	1a52      	subs	r2, r2, r1
 8015944:	f022 0203 	bic.w	r2, r2, #3
 8015948:	3903      	subs	r1, #3
 801594a:	458c      	cmp	ip, r1
 801594c:	bf38      	it	cc
 801594e:	2200      	movcc	r2, #0
 8015950:	441a      	add	r2, r3
 8015952:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015956:	b17b      	cbz	r3, 8015978 <__mdiff+0x104>
 8015958:	6106      	str	r6, [r0, #16]
 801595a:	e7a5      	b.n	80158a8 <__mdiff+0x34>
 801595c:	f855 8b04 	ldr.w	r8, [r5], #4
 8015960:	fa17 f488 	uxtah	r4, r7, r8
 8015964:	1422      	asrs	r2, r4, #16
 8015966:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801596a:	b2a4      	uxth	r4, r4
 801596c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8015970:	f84e 4b04 	str.w	r4, [lr], #4
 8015974:	1417      	asrs	r7, r2, #16
 8015976:	e7e0      	b.n	801593a <__mdiff+0xc6>
 8015978:	3e01      	subs	r6, #1
 801597a:	e7ea      	b.n	8015952 <__mdiff+0xde>
 801597c:	08018a9d 	.word	0x08018a9d
 8015980:	08018b2c 	.word	0x08018b2c

08015984 <__ulp>:
 8015984:	b082      	sub	sp, #8
 8015986:	ed8d 0b00 	vstr	d0, [sp]
 801598a:	9b01      	ldr	r3, [sp, #4]
 801598c:	4912      	ldr	r1, [pc, #72]	; (80159d8 <__ulp+0x54>)
 801598e:	4019      	ands	r1, r3
 8015990:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8015994:	2900      	cmp	r1, #0
 8015996:	dd05      	ble.n	80159a4 <__ulp+0x20>
 8015998:	2200      	movs	r2, #0
 801599a:	460b      	mov	r3, r1
 801599c:	ec43 2b10 	vmov	d0, r2, r3
 80159a0:	b002      	add	sp, #8
 80159a2:	4770      	bx	lr
 80159a4:	4249      	negs	r1, r1
 80159a6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80159aa:	ea4f 5021 	mov.w	r0, r1, asr #20
 80159ae:	f04f 0200 	mov.w	r2, #0
 80159b2:	f04f 0300 	mov.w	r3, #0
 80159b6:	da04      	bge.n	80159c2 <__ulp+0x3e>
 80159b8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80159bc:	fa41 f300 	asr.w	r3, r1, r0
 80159c0:	e7ec      	b.n	801599c <__ulp+0x18>
 80159c2:	f1a0 0114 	sub.w	r1, r0, #20
 80159c6:	291e      	cmp	r1, #30
 80159c8:	bfda      	itte	le
 80159ca:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80159ce:	fa20 f101 	lsrle.w	r1, r0, r1
 80159d2:	2101      	movgt	r1, #1
 80159d4:	460a      	mov	r2, r1
 80159d6:	e7e1      	b.n	801599c <__ulp+0x18>
 80159d8:	7ff00000 	.word	0x7ff00000

080159dc <__b2d>:
 80159dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159de:	6905      	ldr	r5, [r0, #16]
 80159e0:	f100 0714 	add.w	r7, r0, #20
 80159e4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80159e8:	1f2e      	subs	r6, r5, #4
 80159ea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80159ee:	4620      	mov	r0, r4
 80159f0:	f7ff fd52 	bl	8015498 <__hi0bits>
 80159f4:	f1c0 0320 	rsb	r3, r0, #32
 80159f8:	280a      	cmp	r0, #10
 80159fa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8015a78 <__b2d+0x9c>
 80159fe:	600b      	str	r3, [r1, #0]
 8015a00:	dc14      	bgt.n	8015a2c <__b2d+0x50>
 8015a02:	f1c0 0e0b 	rsb	lr, r0, #11
 8015a06:	fa24 f10e 	lsr.w	r1, r4, lr
 8015a0a:	42b7      	cmp	r7, r6
 8015a0c:	ea41 030c 	orr.w	r3, r1, ip
 8015a10:	bf34      	ite	cc
 8015a12:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015a16:	2100      	movcs	r1, #0
 8015a18:	3015      	adds	r0, #21
 8015a1a:	fa04 f000 	lsl.w	r0, r4, r0
 8015a1e:	fa21 f10e 	lsr.w	r1, r1, lr
 8015a22:	ea40 0201 	orr.w	r2, r0, r1
 8015a26:	ec43 2b10 	vmov	d0, r2, r3
 8015a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a2c:	42b7      	cmp	r7, r6
 8015a2e:	bf3a      	itte	cc
 8015a30:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015a34:	f1a5 0608 	subcc.w	r6, r5, #8
 8015a38:	2100      	movcs	r1, #0
 8015a3a:	380b      	subs	r0, #11
 8015a3c:	d017      	beq.n	8015a6e <__b2d+0x92>
 8015a3e:	f1c0 0c20 	rsb	ip, r0, #32
 8015a42:	fa04 f500 	lsl.w	r5, r4, r0
 8015a46:	42be      	cmp	r6, r7
 8015a48:	fa21 f40c 	lsr.w	r4, r1, ip
 8015a4c:	ea45 0504 	orr.w	r5, r5, r4
 8015a50:	bf8c      	ite	hi
 8015a52:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015a56:	2400      	movls	r4, #0
 8015a58:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8015a5c:	fa01 f000 	lsl.w	r0, r1, r0
 8015a60:	fa24 f40c 	lsr.w	r4, r4, ip
 8015a64:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8015a68:	ea40 0204 	orr.w	r2, r0, r4
 8015a6c:	e7db      	b.n	8015a26 <__b2d+0x4a>
 8015a6e:	ea44 030c 	orr.w	r3, r4, ip
 8015a72:	460a      	mov	r2, r1
 8015a74:	e7d7      	b.n	8015a26 <__b2d+0x4a>
 8015a76:	bf00      	nop
 8015a78:	3ff00000 	.word	0x3ff00000

08015a7c <__d2b>:
 8015a7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015a80:	4689      	mov	r9, r1
 8015a82:	2101      	movs	r1, #1
 8015a84:	ec57 6b10 	vmov	r6, r7, d0
 8015a88:	4690      	mov	r8, r2
 8015a8a:	f7ff fc0f 	bl	80152ac <_Balloc>
 8015a8e:	4604      	mov	r4, r0
 8015a90:	b930      	cbnz	r0, 8015aa0 <__d2b+0x24>
 8015a92:	4602      	mov	r2, r0
 8015a94:	4b25      	ldr	r3, [pc, #148]	; (8015b2c <__d2b+0xb0>)
 8015a96:	4826      	ldr	r0, [pc, #152]	; (8015b30 <__d2b+0xb4>)
 8015a98:	f240 310a 	movw	r1, #778	; 0x30a
 8015a9c:	f7fd ff7a 	bl	8013994 <__assert_func>
 8015aa0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015aa4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015aa8:	bb35      	cbnz	r5, 8015af8 <__d2b+0x7c>
 8015aaa:	2e00      	cmp	r6, #0
 8015aac:	9301      	str	r3, [sp, #4]
 8015aae:	d028      	beq.n	8015b02 <__d2b+0x86>
 8015ab0:	4668      	mov	r0, sp
 8015ab2:	9600      	str	r6, [sp, #0]
 8015ab4:	f7ff fd10 	bl	80154d8 <__lo0bits>
 8015ab8:	9900      	ldr	r1, [sp, #0]
 8015aba:	b300      	cbz	r0, 8015afe <__d2b+0x82>
 8015abc:	9a01      	ldr	r2, [sp, #4]
 8015abe:	f1c0 0320 	rsb	r3, r0, #32
 8015ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8015ac6:	430b      	orrs	r3, r1
 8015ac8:	40c2      	lsrs	r2, r0
 8015aca:	6163      	str	r3, [r4, #20]
 8015acc:	9201      	str	r2, [sp, #4]
 8015ace:	9b01      	ldr	r3, [sp, #4]
 8015ad0:	61a3      	str	r3, [r4, #24]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	bf14      	ite	ne
 8015ad6:	2202      	movne	r2, #2
 8015ad8:	2201      	moveq	r2, #1
 8015ada:	6122      	str	r2, [r4, #16]
 8015adc:	b1d5      	cbz	r5, 8015b14 <__d2b+0x98>
 8015ade:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015ae2:	4405      	add	r5, r0
 8015ae4:	f8c9 5000 	str.w	r5, [r9]
 8015ae8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015aec:	f8c8 0000 	str.w	r0, [r8]
 8015af0:	4620      	mov	r0, r4
 8015af2:	b003      	add	sp, #12
 8015af4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015af8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015afc:	e7d5      	b.n	8015aaa <__d2b+0x2e>
 8015afe:	6161      	str	r1, [r4, #20]
 8015b00:	e7e5      	b.n	8015ace <__d2b+0x52>
 8015b02:	a801      	add	r0, sp, #4
 8015b04:	f7ff fce8 	bl	80154d8 <__lo0bits>
 8015b08:	9b01      	ldr	r3, [sp, #4]
 8015b0a:	6163      	str	r3, [r4, #20]
 8015b0c:	2201      	movs	r2, #1
 8015b0e:	6122      	str	r2, [r4, #16]
 8015b10:	3020      	adds	r0, #32
 8015b12:	e7e3      	b.n	8015adc <__d2b+0x60>
 8015b14:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015b18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015b1c:	f8c9 0000 	str.w	r0, [r9]
 8015b20:	6918      	ldr	r0, [r3, #16]
 8015b22:	f7ff fcb9 	bl	8015498 <__hi0bits>
 8015b26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015b2a:	e7df      	b.n	8015aec <__d2b+0x70>
 8015b2c:	08018a9d 	.word	0x08018a9d
 8015b30:	08018b2c 	.word	0x08018b2c

08015b34 <__ratio>:
 8015b34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b38:	4688      	mov	r8, r1
 8015b3a:	4669      	mov	r1, sp
 8015b3c:	4681      	mov	r9, r0
 8015b3e:	f7ff ff4d 	bl	80159dc <__b2d>
 8015b42:	a901      	add	r1, sp, #4
 8015b44:	4640      	mov	r0, r8
 8015b46:	ec55 4b10 	vmov	r4, r5, d0
 8015b4a:	f7ff ff47 	bl	80159dc <__b2d>
 8015b4e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015b52:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015b56:	eba3 0c02 	sub.w	ip, r3, r2
 8015b5a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015b5e:	1a9b      	subs	r3, r3, r2
 8015b60:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015b64:	ec51 0b10 	vmov	r0, r1, d0
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	bfd6      	itet	le
 8015b6c:	460a      	movle	r2, r1
 8015b6e:	462a      	movgt	r2, r5
 8015b70:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015b74:	468b      	mov	fp, r1
 8015b76:	462f      	mov	r7, r5
 8015b78:	bfd4      	ite	le
 8015b7a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8015b7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015b82:	4620      	mov	r0, r4
 8015b84:	ee10 2a10 	vmov	r2, s0
 8015b88:	465b      	mov	r3, fp
 8015b8a:	4639      	mov	r1, r7
 8015b8c:	f7ea fe7e 	bl	800088c <__aeabi_ddiv>
 8015b90:	ec41 0b10 	vmov	d0, r0, r1
 8015b94:	b003      	add	sp, #12
 8015b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015b9a <__copybits>:
 8015b9a:	3901      	subs	r1, #1
 8015b9c:	b570      	push	{r4, r5, r6, lr}
 8015b9e:	1149      	asrs	r1, r1, #5
 8015ba0:	6914      	ldr	r4, [r2, #16]
 8015ba2:	3101      	adds	r1, #1
 8015ba4:	f102 0314 	add.w	r3, r2, #20
 8015ba8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015bac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015bb0:	1f05      	subs	r5, r0, #4
 8015bb2:	42a3      	cmp	r3, r4
 8015bb4:	d30c      	bcc.n	8015bd0 <__copybits+0x36>
 8015bb6:	1aa3      	subs	r3, r4, r2
 8015bb8:	3b11      	subs	r3, #17
 8015bba:	f023 0303 	bic.w	r3, r3, #3
 8015bbe:	3211      	adds	r2, #17
 8015bc0:	42a2      	cmp	r2, r4
 8015bc2:	bf88      	it	hi
 8015bc4:	2300      	movhi	r3, #0
 8015bc6:	4418      	add	r0, r3
 8015bc8:	2300      	movs	r3, #0
 8015bca:	4288      	cmp	r0, r1
 8015bcc:	d305      	bcc.n	8015bda <__copybits+0x40>
 8015bce:	bd70      	pop	{r4, r5, r6, pc}
 8015bd0:	f853 6b04 	ldr.w	r6, [r3], #4
 8015bd4:	f845 6f04 	str.w	r6, [r5, #4]!
 8015bd8:	e7eb      	b.n	8015bb2 <__copybits+0x18>
 8015bda:	f840 3b04 	str.w	r3, [r0], #4
 8015bde:	e7f4      	b.n	8015bca <__copybits+0x30>

08015be0 <__any_on>:
 8015be0:	f100 0214 	add.w	r2, r0, #20
 8015be4:	6900      	ldr	r0, [r0, #16]
 8015be6:	114b      	asrs	r3, r1, #5
 8015be8:	4298      	cmp	r0, r3
 8015bea:	b510      	push	{r4, lr}
 8015bec:	db11      	blt.n	8015c12 <__any_on+0x32>
 8015bee:	dd0a      	ble.n	8015c06 <__any_on+0x26>
 8015bf0:	f011 011f 	ands.w	r1, r1, #31
 8015bf4:	d007      	beq.n	8015c06 <__any_on+0x26>
 8015bf6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015bfa:	fa24 f001 	lsr.w	r0, r4, r1
 8015bfe:	fa00 f101 	lsl.w	r1, r0, r1
 8015c02:	428c      	cmp	r4, r1
 8015c04:	d10b      	bne.n	8015c1e <__any_on+0x3e>
 8015c06:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015c0a:	4293      	cmp	r3, r2
 8015c0c:	d803      	bhi.n	8015c16 <__any_on+0x36>
 8015c0e:	2000      	movs	r0, #0
 8015c10:	bd10      	pop	{r4, pc}
 8015c12:	4603      	mov	r3, r0
 8015c14:	e7f7      	b.n	8015c06 <__any_on+0x26>
 8015c16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015c1a:	2900      	cmp	r1, #0
 8015c1c:	d0f5      	beq.n	8015c0a <__any_on+0x2a>
 8015c1e:	2001      	movs	r0, #1
 8015c20:	e7f6      	b.n	8015c10 <__any_on+0x30>

08015c22 <_calloc_r>:
 8015c22:	b513      	push	{r0, r1, r4, lr}
 8015c24:	434a      	muls	r2, r1
 8015c26:	4611      	mov	r1, r2
 8015c28:	9201      	str	r2, [sp, #4]
 8015c2a:	f7fb fb9d 	bl	8011368 <_malloc_r>
 8015c2e:	4604      	mov	r4, r0
 8015c30:	b118      	cbz	r0, 8015c3a <_calloc_r+0x18>
 8015c32:	9a01      	ldr	r2, [sp, #4]
 8015c34:	2100      	movs	r1, #0
 8015c36:	f7fb f8c1 	bl	8010dbc <memset>
 8015c3a:	4620      	mov	r0, r4
 8015c3c:	b002      	add	sp, #8
 8015c3e:	bd10      	pop	{r4, pc}

08015c40 <_realloc_r>:
 8015c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c42:	4607      	mov	r7, r0
 8015c44:	4614      	mov	r4, r2
 8015c46:	460e      	mov	r6, r1
 8015c48:	b921      	cbnz	r1, 8015c54 <_realloc_r+0x14>
 8015c4a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015c4e:	4611      	mov	r1, r2
 8015c50:	f7fb bb8a 	b.w	8011368 <_malloc_r>
 8015c54:	b922      	cbnz	r2, 8015c60 <_realloc_r+0x20>
 8015c56:	f7fb fb37 	bl	80112c8 <_free_r>
 8015c5a:	4625      	mov	r5, r4
 8015c5c:	4628      	mov	r0, r5
 8015c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c60:	f000 feb2 	bl	80169c8 <_malloc_usable_size_r>
 8015c64:	42a0      	cmp	r0, r4
 8015c66:	d20f      	bcs.n	8015c88 <_realloc_r+0x48>
 8015c68:	4621      	mov	r1, r4
 8015c6a:	4638      	mov	r0, r7
 8015c6c:	f7fb fb7c 	bl	8011368 <_malloc_r>
 8015c70:	4605      	mov	r5, r0
 8015c72:	2800      	cmp	r0, #0
 8015c74:	d0f2      	beq.n	8015c5c <_realloc_r+0x1c>
 8015c76:	4631      	mov	r1, r6
 8015c78:	4622      	mov	r2, r4
 8015c7a:	f7fb f877 	bl	8010d6c <memcpy>
 8015c7e:	4631      	mov	r1, r6
 8015c80:	4638      	mov	r0, r7
 8015c82:	f7fb fb21 	bl	80112c8 <_free_r>
 8015c86:	e7e9      	b.n	8015c5c <_realloc_r+0x1c>
 8015c88:	4635      	mov	r5, r6
 8015c8a:	e7e7      	b.n	8015c5c <_realloc_r+0x1c>

08015c8c <__ssputs_r>:
 8015c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c90:	688e      	ldr	r6, [r1, #8]
 8015c92:	429e      	cmp	r6, r3
 8015c94:	4682      	mov	sl, r0
 8015c96:	460c      	mov	r4, r1
 8015c98:	4690      	mov	r8, r2
 8015c9a:	461f      	mov	r7, r3
 8015c9c:	d838      	bhi.n	8015d10 <__ssputs_r+0x84>
 8015c9e:	898a      	ldrh	r2, [r1, #12]
 8015ca0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015ca4:	d032      	beq.n	8015d0c <__ssputs_r+0x80>
 8015ca6:	6825      	ldr	r5, [r4, #0]
 8015ca8:	6909      	ldr	r1, [r1, #16]
 8015caa:	eba5 0901 	sub.w	r9, r5, r1
 8015cae:	6965      	ldr	r5, [r4, #20]
 8015cb0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015cb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015cb8:	3301      	adds	r3, #1
 8015cba:	444b      	add	r3, r9
 8015cbc:	106d      	asrs	r5, r5, #1
 8015cbe:	429d      	cmp	r5, r3
 8015cc0:	bf38      	it	cc
 8015cc2:	461d      	movcc	r5, r3
 8015cc4:	0553      	lsls	r3, r2, #21
 8015cc6:	d531      	bpl.n	8015d2c <__ssputs_r+0xa0>
 8015cc8:	4629      	mov	r1, r5
 8015cca:	f7fb fb4d 	bl	8011368 <_malloc_r>
 8015cce:	4606      	mov	r6, r0
 8015cd0:	b950      	cbnz	r0, 8015ce8 <__ssputs_r+0x5c>
 8015cd2:	230c      	movs	r3, #12
 8015cd4:	f8ca 3000 	str.w	r3, [sl]
 8015cd8:	89a3      	ldrh	r3, [r4, #12]
 8015cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015cde:	81a3      	strh	r3, [r4, #12]
 8015ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8015ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ce8:	6921      	ldr	r1, [r4, #16]
 8015cea:	464a      	mov	r2, r9
 8015cec:	f7fb f83e 	bl	8010d6c <memcpy>
 8015cf0:	89a3      	ldrh	r3, [r4, #12]
 8015cf2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015cfa:	81a3      	strh	r3, [r4, #12]
 8015cfc:	6126      	str	r6, [r4, #16]
 8015cfe:	6165      	str	r5, [r4, #20]
 8015d00:	444e      	add	r6, r9
 8015d02:	eba5 0509 	sub.w	r5, r5, r9
 8015d06:	6026      	str	r6, [r4, #0]
 8015d08:	60a5      	str	r5, [r4, #8]
 8015d0a:	463e      	mov	r6, r7
 8015d0c:	42be      	cmp	r6, r7
 8015d0e:	d900      	bls.n	8015d12 <__ssputs_r+0x86>
 8015d10:	463e      	mov	r6, r7
 8015d12:	4632      	mov	r2, r6
 8015d14:	6820      	ldr	r0, [r4, #0]
 8015d16:	4641      	mov	r1, r8
 8015d18:	f7fb f836 	bl	8010d88 <memmove>
 8015d1c:	68a3      	ldr	r3, [r4, #8]
 8015d1e:	6822      	ldr	r2, [r4, #0]
 8015d20:	1b9b      	subs	r3, r3, r6
 8015d22:	4432      	add	r2, r6
 8015d24:	60a3      	str	r3, [r4, #8]
 8015d26:	6022      	str	r2, [r4, #0]
 8015d28:	2000      	movs	r0, #0
 8015d2a:	e7db      	b.n	8015ce4 <__ssputs_r+0x58>
 8015d2c:	462a      	mov	r2, r5
 8015d2e:	f7ff ff87 	bl	8015c40 <_realloc_r>
 8015d32:	4606      	mov	r6, r0
 8015d34:	2800      	cmp	r0, #0
 8015d36:	d1e1      	bne.n	8015cfc <__ssputs_r+0x70>
 8015d38:	6921      	ldr	r1, [r4, #16]
 8015d3a:	4650      	mov	r0, sl
 8015d3c:	f7fb fac4 	bl	80112c8 <_free_r>
 8015d40:	e7c7      	b.n	8015cd2 <__ssputs_r+0x46>
	...

08015d44 <_svfiprintf_r>:
 8015d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d48:	4698      	mov	r8, r3
 8015d4a:	898b      	ldrh	r3, [r1, #12]
 8015d4c:	061b      	lsls	r3, r3, #24
 8015d4e:	b09d      	sub	sp, #116	; 0x74
 8015d50:	4607      	mov	r7, r0
 8015d52:	460d      	mov	r5, r1
 8015d54:	4614      	mov	r4, r2
 8015d56:	d50e      	bpl.n	8015d76 <_svfiprintf_r+0x32>
 8015d58:	690b      	ldr	r3, [r1, #16]
 8015d5a:	b963      	cbnz	r3, 8015d76 <_svfiprintf_r+0x32>
 8015d5c:	2140      	movs	r1, #64	; 0x40
 8015d5e:	f7fb fb03 	bl	8011368 <_malloc_r>
 8015d62:	6028      	str	r0, [r5, #0]
 8015d64:	6128      	str	r0, [r5, #16]
 8015d66:	b920      	cbnz	r0, 8015d72 <_svfiprintf_r+0x2e>
 8015d68:	230c      	movs	r3, #12
 8015d6a:	603b      	str	r3, [r7, #0]
 8015d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8015d70:	e0d1      	b.n	8015f16 <_svfiprintf_r+0x1d2>
 8015d72:	2340      	movs	r3, #64	; 0x40
 8015d74:	616b      	str	r3, [r5, #20]
 8015d76:	2300      	movs	r3, #0
 8015d78:	9309      	str	r3, [sp, #36]	; 0x24
 8015d7a:	2320      	movs	r3, #32
 8015d7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015d80:	f8cd 800c 	str.w	r8, [sp, #12]
 8015d84:	2330      	movs	r3, #48	; 0x30
 8015d86:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015f30 <_svfiprintf_r+0x1ec>
 8015d8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015d8e:	f04f 0901 	mov.w	r9, #1
 8015d92:	4623      	mov	r3, r4
 8015d94:	469a      	mov	sl, r3
 8015d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015d9a:	b10a      	cbz	r2, 8015da0 <_svfiprintf_r+0x5c>
 8015d9c:	2a25      	cmp	r2, #37	; 0x25
 8015d9e:	d1f9      	bne.n	8015d94 <_svfiprintf_r+0x50>
 8015da0:	ebba 0b04 	subs.w	fp, sl, r4
 8015da4:	d00b      	beq.n	8015dbe <_svfiprintf_r+0x7a>
 8015da6:	465b      	mov	r3, fp
 8015da8:	4622      	mov	r2, r4
 8015daa:	4629      	mov	r1, r5
 8015dac:	4638      	mov	r0, r7
 8015dae:	f7ff ff6d 	bl	8015c8c <__ssputs_r>
 8015db2:	3001      	adds	r0, #1
 8015db4:	f000 80aa 	beq.w	8015f0c <_svfiprintf_r+0x1c8>
 8015db8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015dba:	445a      	add	r2, fp
 8015dbc:	9209      	str	r2, [sp, #36]	; 0x24
 8015dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	f000 80a2 	beq.w	8015f0c <_svfiprintf_r+0x1c8>
 8015dc8:	2300      	movs	r3, #0
 8015dca:	f04f 32ff 	mov.w	r2, #4294967295
 8015dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015dd2:	f10a 0a01 	add.w	sl, sl, #1
 8015dd6:	9304      	str	r3, [sp, #16]
 8015dd8:	9307      	str	r3, [sp, #28]
 8015dda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015dde:	931a      	str	r3, [sp, #104]	; 0x68
 8015de0:	4654      	mov	r4, sl
 8015de2:	2205      	movs	r2, #5
 8015de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015de8:	4851      	ldr	r0, [pc, #324]	; (8015f30 <_svfiprintf_r+0x1ec>)
 8015dea:	f7ea fa19 	bl	8000220 <memchr>
 8015dee:	9a04      	ldr	r2, [sp, #16]
 8015df0:	b9d8      	cbnz	r0, 8015e2a <_svfiprintf_r+0xe6>
 8015df2:	06d0      	lsls	r0, r2, #27
 8015df4:	bf44      	itt	mi
 8015df6:	2320      	movmi	r3, #32
 8015df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015dfc:	0711      	lsls	r1, r2, #28
 8015dfe:	bf44      	itt	mi
 8015e00:	232b      	movmi	r3, #43	; 0x2b
 8015e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e06:	f89a 3000 	ldrb.w	r3, [sl]
 8015e0a:	2b2a      	cmp	r3, #42	; 0x2a
 8015e0c:	d015      	beq.n	8015e3a <_svfiprintf_r+0xf6>
 8015e0e:	9a07      	ldr	r2, [sp, #28]
 8015e10:	4654      	mov	r4, sl
 8015e12:	2000      	movs	r0, #0
 8015e14:	f04f 0c0a 	mov.w	ip, #10
 8015e18:	4621      	mov	r1, r4
 8015e1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e1e:	3b30      	subs	r3, #48	; 0x30
 8015e20:	2b09      	cmp	r3, #9
 8015e22:	d94e      	bls.n	8015ec2 <_svfiprintf_r+0x17e>
 8015e24:	b1b0      	cbz	r0, 8015e54 <_svfiprintf_r+0x110>
 8015e26:	9207      	str	r2, [sp, #28]
 8015e28:	e014      	b.n	8015e54 <_svfiprintf_r+0x110>
 8015e2a:	eba0 0308 	sub.w	r3, r0, r8
 8015e2e:	fa09 f303 	lsl.w	r3, r9, r3
 8015e32:	4313      	orrs	r3, r2
 8015e34:	9304      	str	r3, [sp, #16]
 8015e36:	46a2      	mov	sl, r4
 8015e38:	e7d2      	b.n	8015de0 <_svfiprintf_r+0x9c>
 8015e3a:	9b03      	ldr	r3, [sp, #12]
 8015e3c:	1d19      	adds	r1, r3, #4
 8015e3e:	681b      	ldr	r3, [r3, #0]
 8015e40:	9103      	str	r1, [sp, #12]
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	bfbb      	ittet	lt
 8015e46:	425b      	neglt	r3, r3
 8015e48:	f042 0202 	orrlt.w	r2, r2, #2
 8015e4c:	9307      	strge	r3, [sp, #28]
 8015e4e:	9307      	strlt	r3, [sp, #28]
 8015e50:	bfb8      	it	lt
 8015e52:	9204      	strlt	r2, [sp, #16]
 8015e54:	7823      	ldrb	r3, [r4, #0]
 8015e56:	2b2e      	cmp	r3, #46	; 0x2e
 8015e58:	d10c      	bne.n	8015e74 <_svfiprintf_r+0x130>
 8015e5a:	7863      	ldrb	r3, [r4, #1]
 8015e5c:	2b2a      	cmp	r3, #42	; 0x2a
 8015e5e:	d135      	bne.n	8015ecc <_svfiprintf_r+0x188>
 8015e60:	9b03      	ldr	r3, [sp, #12]
 8015e62:	1d1a      	adds	r2, r3, #4
 8015e64:	681b      	ldr	r3, [r3, #0]
 8015e66:	9203      	str	r2, [sp, #12]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	bfb8      	it	lt
 8015e6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8015e70:	3402      	adds	r4, #2
 8015e72:	9305      	str	r3, [sp, #20]
 8015e74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015f40 <_svfiprintf_r+0x1fc>
 8015e78:	7821      	ldrb	r1, [r4, #0]
 8015e7a:	2203      	movs	r2, #3
 8015e7c:	4650      	mov	r0, sl
 8015e7e:	f7ea f9cf 	bl	8000220 <memchr>
 8015e82:	b140      	cbz	r0, 8015e96 <_svfiprintf_r+0x152>
 8015e84:	2340      	movs	r3, #64	; 0x40
 8015e86:	eba0 000a 	sub.w	r0, r0, sl
 8015e8a:	fa03 f000 	lsl.w	r0, r3, r0
 8015e8e:	9b04      	ldr	r3, [sp, #16]
 8015e90:	4303      	orrs	r3, r0
 8015e92:	3401      	adds	r4, #1
 8015e94:	9304      	str	r3, [sp, #16]
 8015e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e9a:	4826      	ldr	r0, [pc, #152]	; (8015f34 <_svfiprintf_r+0x1f0>)
 8015e9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015ea0:	2206      	movs	r2, #6
 8015ea2:	f7ea f9bd 	bl	8000220 <memchr>
 8015ea6:	2800      	cmp	r0, #0
 8015ea8:	d038      	beq.n	8015f1c <_svfiprintf_r+0x1d8>
 8015eaa:	4b23      	ldr	r3, [pc, #140]	; (8015f38 <_svfiprintf_r+0x1f4>)
 8015eac:	bb1b      	cbnz	r3, 8015ef6 <_svfiprintf_r+0x1b2>
 8015eae:	9b03      	ldr	r3, [sp, #12]
 8015eb0:	3307      	adds	r3, #7
 8015eb2:	f023 0307 	bic.w	r3, r3, #7
 8015eb6:	3308      	adds	r3, #8
 8015eb8:	9303      	str	r3, [sp, #12]
 8015eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ebc:	4433      	add	r3, r6
 8015ebe:	9309      	str	r3, [sp, #36]	; 0x24
 8015ec0:	e767      	b.n	8015d92 <_svfiprintf_r+0x4e>
 8015ec2:	fb0c 3202 	mla	r2, ip, r2, r3
 8015ec6:	460c      	mov	r4, r1
 8015ec8:	2001      	movs	r0, #1
 8015eca:	e7a5      	b.n	8015e18 <_svfiprintf_r+0xd4>
 8015ecc:	2300      	movs	r3, #0
 8015ece:	3401      	adds	r4, #1
 8015ed0:	9305      	str	r3, [sp, #20]
 8015ed2:	4619      	mov	r1, r3
 8015ed4:	f04f 0c0a 	mov.w	ip, #10
 8015ed8:	4620      	mov	r0, r4
 8015eda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015ede:	3a30      	subs	r2, #48	; 0x30
 8015ee0:	2a09      	cmp	r2, #9
 8015ee2:	d903      	bls.n	8015eec <_svfiprintf_r+0x1a8>
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d0c5      	beq.n	8015e74 <_svfiprintf_r+0x130>
 8015ee8:	9105      	str	r1, [sp, #20]
 8015eea:	e7c3      	b.n	8015e74 <_svfiprintf_r+0x130>
 8015eec:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ef0:	4604      	mov	r4, r0
 8015ef2:	2301      	movs	r3, #1
 8015ef4:	e7f0      	b.n	8015ed8 <_svfiprintf_r+0x194>
 8015ef6:	ab03      	add	r3, sp, #12
 8015ef8:	9300      	str	r3, [sp, #0]
 8015efa:	462a      	mov	r2, r5
 8015efc:	4b0f      	ldr	r3, [pc, #60]	; (8015f3c <_svfiprintf_r+0x1f8>)
 8015efe:	a904      	add	r1, sp, #16
 8015f00:	4638      	mov	r0, r7
 8015f02:	f7fb fb2b 	bl	801155c <_printf_float>
 8015f06:	1c42      	adds	r2, r0, #1
 8015f08:	4606      	mov	r6, r0
 8015f0a:	d1d6      	bne.n	8015eba <_svfiprintf_r+0x176>
 8015f0c:	89ab      	ldrh	r3, [r5, #12]
 8015f0e:	065b      	lsls	r3, r3, #25
 8015f10:	f53f af2c 	bmi.w	8015d6c <_svfiprintf_r+0x28>
 8015f14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f16:	b01d      	add	sp, #116	; 0x74
 8015f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f1c:	ab03      	add	r3, sp, #12
 8015f1e:	9300      	str	r3, [sp, #0]
 8015f20:	462a      	mov	r2, r5
 8015f22:	4b06      	ldr	r3, [pc, #24]	; (8015f3c <_svfiprintf_r+0x1f8>)
 8015f24:	a904      	add	r1, sp, #16
 8015f26:	4638      	mov	r0, r7
 8015f28:	f7fb fdbc 	bl	8011aa4 <_printf_i>
 8015f2c:	e7eb      	b.n	8015f06 <_svfiprintf_r+0x1c2>
 8015f2e:	bf00      	nop
 8015f30:	08018c8c 	.word	0x08018c8c
 8015f34:	08018c96 	.word	0x08018c96
 8015f38:	0801155d 	.word	0x0801155d
 8015f3c:	08015c8d 	.word	0x08015c8d
 8015f40:	08018c92 	.word	0x08018c92

08015f44 <_sungetc_r>:
 8015f44:	b538      	push	{r3, r4, r5, lr}
 8015f46:	1c4b      	adds	r3, r1, #1
 8015f48:	4614      	mov	r4, r2
 8015f4a:	d103      	bne.n	8015f54 <_sungetc_r+0x10>
 8015f4c:	f04f 35ff 	mov.w	r5, #4294967295
 8015f50:	4628      	mov	r0, r5
 8015f52:	bd38      	pop	{r3, r4, r5, pc}
 8015f54:	8993      	ldrh	r3, [r2, #12]
 8015f56:	f023 0320 	bic.w	r3, r3, #32
 8015f5a:	8193      	strh	r3, [r2, #12]
 8015f5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015f5e:	6852      	ldr	r2, [r2, #4]
 8015f60:	b2cd      	uxtb	r5, r1
 8015f62:	b18b      	cbz	r3, 8015f88 <_sungetc_r+0x44>
 8015f64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015f66:	4293      	cmp	r3, r2
 8015f68:	dd08      	ble.n	8015f7c <_sungetc_r+0x38>
 8015f6a:	6823      	ldr	r3, [r4, #0]
 8015f6c:	1e5a      	subs	r2, r3, #1
 8015f6e:	6022      	str	r2, [r4, #0]
 8015f70:	f803 5c01 	strb.w	r5, [r3, #-1]
 8015f74:	6863      	ldr	r3, [r4, #4]
 8015f76:	3301      	adds	r3, #1
 8015f78:	6063      	str	r3, [r4, #4]
 8015f7a:	e7e9      	b.n	8015f50 <_sungetc_r+0xc>
 8015f7c:	4621      	mov	r1, r4
 8015f7e:	f000 fcad 	bl	80168dc <__submore>
 8015f82:	2800      	cmp	r0, #0
 8015f84:	d0f1      	beq.n	8015f6a <_sungetc_r+0x26>
 8015f86:	e7e1      	b.n	8015f4c <_sungetc_r+0x8>
 8015f88:	6921      	ldr	r1, [r4, #16]
 8015f8a:	6823      	ldr	r3, [r4, #0]
 8015f8c:	b151      	cbz	r1, 8015fa4 <_sungetc_r+0x60>
 8015f8e:	4299      	cmp	r1, r3
 8015f90:	d208      	bcs.n	8015fa4 <_sungetc_r+0x60>
 8015f92:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8015f96:	42a9      	cmp	r1, r5
 8015f98:	d104      	bne.n	8015fa4 <_sungetc_r+0x60>
 8015f9a:	3b01      	subs	r3, #1
 8015f9c:	3201      	adds	r2, #1
 8015f9e:	6023      	str	r3, [r4, #0]
 8015fa0:	6062      	str	r2, [r4, #4]
 8015fa2:	e7d5      	b.n	8015f50 <_sungetc_r+0xc>
 8015fa4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8015fa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015fac:	6363      	str	r3, [r4, #52]	; 0x34
 8015fae:	2303      	movs	r3, #3
 8015fb0:	63a3      	str	r3, [r4, #56]	; 0x38
 8015fb2:	4623      	mov	r3, r4
 8015fb4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8015fb8:	6023      	str	r3, [r4, #0]
 8015fba:	2301      	movs	r3, #1
 8015fbc:	e7dc      	b.n	8015f78 <_sungetc_r+0x34>

08015fbe <__ssrefill_r>:
 8015fbe:	b510      	push	{r4, lr}
 8015fc0:	460c      	mov	r4, r1
 8015fc2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8015fc4:	b169      	cbz	r1, 8015fe2 <__ssrefill_r+0x24>
 8015fc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015fca:	4299      	cmp	r1, r3
 8015fcc:	d001      	beq.n	8015fd2 <__ssrefill_r+0x14>
 8015fce:	f7fb f97b 	bl	80112c8 <_free_r>
 8015fd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015fd4:	6063      	str	r3, [r4, #4]
 8015fd6:	2000      	movs	r0, #0
 8015fd8:	6360      	str	r0, [r4, #52]	; 0x34
 8015fda:	b113      	cbz	r3, 8015fe2 <__ssrefill_r+0x24>
 8015fdc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015fde:	6023      	str	r3, [r4, #0]
 8015fe0:	bd10      	pop	{r4, pc}
 8015fe2:	6923      	ldr	r3, [r4, #16]
 8015fe4:	6023      	str	r3, [r4, #0]
 8015fe6:	2300      	movs	r3, #0
 8015fe8:	6063      	str	r3, [r4, #4]
 8015fea:	89a3      	ldrh	r3, [r4, #12]
 8015fec:	f043 0320 	orr.w	r3, r3, #32
 8015ff0:	81a3      	strh	r3, [r4, #12]
 8015ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8015ff6:	e7f3      	b.n	8015fe0 <__ssrefill_r+0x22>

08015ff8 <__ssvfiscanf_r>:
 8015ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ffc:	460c      	mov	r4, r1
 8015ffe:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016002:	2100      	movs	r1, #0
 8016004:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8016008:	49b2      	ldr	r1, [pc, #712]	; (80162d4 <__ssvfiscanf_r+0x2dc>)
 801600a:	91a0      	str	r1, [sp, #640]	; 0x280
 801600c:	f10d 0804 	add.w	r8, sp, #4
 8016010:	49b1      	ldr	r1, [pc, #708]	; (80162d8 <__ssvfiscanf_r+0x2e0>)
 8016012:	4fb2      	ldr	r7, [pc, #712]	; (80162dc <__ssvfiscanf_r+0x2e4>)
 8016014:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 80162e0 <__ssvfiscanf_r+0x2e8>
 8016018:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801601c:	4606      	mov	r6, r0
 801601e:	91a1      	str	r1, [sp, #644]	; 0x284
 8016020:	9300      	str	r3, [sp, #0]
 8016022:	f892 a000 	ldrb.w	sl, [r2]
 8016026:	f1ba 0f00 	cmp.w	sl, #0
 801602a:	f000 8151 	beq.w	80162d0 <__ssvfiscanf_r+0x2d8>
 801602e:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8016032:	f013 0308 	ands.w	r3, r3, #8
 8016036:	f102 0501 	add.w	r5, r2, #1
 801603a:	d019      	beq.n	8016070 <__ssvfiscanf_r+0x78>
 801603c:	6863      	ldr	r3, [r4, #4]
 801603e:	2b00      	cmp	r3, #0
 8016040:	dd0f      	ble.n	8016062 <__ssvfiscanf_r+0x6a>
 8016042:	6823      	ldr	r3, [r4, #0]
 8016044:	781a      	ldrb	r2, [r3, #0]
 8016046:	5cba      	ldrb	r2, [r7, r2]
 8016048:	0712      	lsls	r2, r2, #28
 801604a:	d401      	bmi.n	8016050 <__ssvfiscanf_r+0x58>
 801604c:	462a      	mov	r2, r5
 801604e:	e7e8      	b.n	8016022 <__ssvfiscanf_r+0x2a>
 8016050:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016052:	3201      	adds	r2, #1
 8016054:	9245      	str	r2, [sp, #276]	; 0x114
 8016056:	6862      	ldr	r2, [r4, #4]
 8016058:	3301      	adds	r3, #1
 801605a:	3a01      	subs	r2, #1
 801605c:	6062      	str	r2, [r4, #4]
 801605e:	6023      	str	r3, [r4, #0]
 8016060:	e7ec      	b.n	801603c <__ssvfiscanf_r+0x44>
 8016062:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016064:	4621      	mov	r1, r4
 8016066:	4630      	mov	r0, r6
 8016068:	4798      	blx	r3
 801606a:	2800      	cmp	r0, #0
 801606c:	d0e9      	beq.n	8016042 <__ssvfiscanf_r+0x4a>
 801606e:	e7ed      	b.n	801604c <__ssvfiscanf_r+0x54>
 8016070:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8016074:	f040 8083 	bne.w	801617e <__ssvfiscanf_r+0x186>
 8016078:	9341      	str	r3, [sp, #260]	; 0x104
 801607a:	9343      	str	r3, [sp, #268]	; 0x10c
 801607c:	7853      	ldrb	r3, [r2, #1]
 801607e:	2b2a      	cmp	r3, #42	; 0x2a
 8016080:	bf02      	ittt	eq
 8016082:	2310      	moveq	r3, #16
 8016084:	1c95      	addeq	r5, r2, #2
 8016086:	9341      	streq	r3, [sp, #260]	; 0x104
 8016088:	220a      	movs	r2, #10
 801608a:	46ab      	mov	fp, r5
 801608c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8016090:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8016094:	2b09      	cmp	r3, #9
 8016096:	d91d      	bls.n	80160d4 <__ssvfiscanf_r+0xdc>
 8016098:	4891      	ldr	r0, [pc, #580]	; (80162e0 <__ssvfiscanf_r+0x2e8>)
 801609a:	2203      	movs	r2, #3
 801609c:	f7ea f8c0 	bl	8000220 <memchr>
 80160a0:	b140      	cbz	r0, 80160b4 <__ssvfiscanf_r+0xbc>
 80160a2:	2301      	movs	r3, #1
 80160a4:	eba0 0009 	sub.w	r0, r0, r9
 80160a8:	fa03 f000 	lsl.w	r0, r3, r0
 80160ac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80160ae:	4318      	orrs	r0, r3
 80160b0:	9041      	str	r0, [sp, #260]	; 0x104
 80160b2:	465d      	mov	r5, fp
 80160b4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80160b8:	2b78      	cmp	r3, #120	; 0x78
 80160ba:	d806      	bhi.n	80160ca <__ssvfiscanf_r+0xd2>
 80160bc:	2b57      	cmp	r3, #87	; 0x57
 80160be:	d810      	bhi.n	80160e2 <__ssvfiscanf_r+0xea>
 80160c0:	2b25      	cmp	r3, #37	; 0x25
 80160c2:	d05c      	beq.n	801617e <__ssvfiscanf_r+0x186>
 80160c4:	d856      	bhi.n	8016174 <__ssvfiscanf_r+0x17c>
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d074      	beq.n	80161b4 <__ssvfiscanf_r+0x1bc>
 80160ca:	2303      	movs	r3, #3
 80160cc:	9347      	str	r3, [sp, #284]	; 0x11c
 80160ce:	230a      	movs	r3, #10
 80160d0:	9342      	str	r3, [sp, #264]	; 0x108
 80160d2:	e081      	b.n	80161d8 <__ssvfiscanf_r+0x1e0>
 80160d4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80160d6:	fb02 1303 	mla	r3, r2, r3, r1
 80160da:	3b30      	subs	r3, #48	; 0x30
 80160dc:	9343      	str	r3, [sp, #268]	; 0x10c
 80160de:	465d      	mov	r5, fp
 80160e0:	e7d3      	b.n	801608a <__ssvfiscanf_r+0x92>
 80160e2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80160e6:	2a20      	cmp	r2, #32
 80160e8:	d8ef      	bhi.n	80160ca <__ssvfiscanf_r+0xd2>
 80160ea:	a101      	add	r1, pc, #4	; (adr r1, 80160f0 <__ssvfiscanf_r+0xf8>)
 80160ec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80160f0:	080161c3 	.word	0x080161c3
 80160f4:	080160cb 	.word	0x080160cb
 80160f8:	080160cb 	.word	0x080160cb
 80160fc:	08016221 	.word	0x08016221
 8016100:	080160cb 	.word	0x080160cb
 8016104:	080160cb 	.word	0x080160cb
 8016108:	080160cb 	.word	0x080160cb
 801610c:	080160cb 	.word	0x080160cb
 8016110:	080160cb 	.word	0x080160cb
 8016114:	080160cb 	.word	0x080160cb
 8016118:	080160cb 	.word	0x080160cb
 801611c:	08016237 	.word	0x08016237
 8016120:	0801620d 	.word	0x0801620d
 8016124:	0801617b 	.word	0x0801617b
 8016128:	0801617b 	.word	0x0801617b
 801612c:	0801617b 	.word	0x0801617b
 8016130:	080160cb 	.word	0x080160cb
 8016134:	08016211 	.word	0x08016211
 8016138:	080160cb 	.word	0x080160cb
 801613c:	080160cb 	.word	0x080160cb
 8016140:	080160cb 	.word	0x080160cb
 8016144:	080160cb 	.word	0x080160cb
 8016148:	08016247 	.word	0x08016247
 801614c:	08016219 	.word	0x08016219
 8016150:	080161bb 	.word	0x080161bb
 8016154:	080160cb 	.word	0x080160cb
 8016158:	080160cb 	.word	0x080160cb
 801615c:	08016243 	.word	0x08016243
 8016160:	080160cb 	.word	0x080160cb
 8016164:	0801620d 	.word	0x0801620d
 8016168:	080160cb 	.word	0x080160cb
 801616c:	080160cb 	.word	0x080160cb
 8016170:	080161c3 	.word	0x080161c3
 8016174:	3b45      	subs	r3, #69	; 0x45
 8016176:	2b02      	cmp	r3, #2
 8016178:	d8a7      	bhi.n	80160ca <__ssvfiscanf_r+0xd2>
 801617a:	2305      	movs	r3, #5
 801617c:	e02b      	b.n	80161d6 <__ssvfiscanf_r+0x1de>
 801617e:	6863      	ldr	r3, [r4, #4]
 8016180:	2b00      	cmp	r3, #0
 8016182:	dd0d      	ble.n	80161a0 <__ssvfiscanf_r+0x1a8>
 8016184:	6823      	ldr	r3, [r4, #0]
 8016186:	781a      	ldrb	r2, [r3, #0]
 8016188:	4552      	cmp	r2, sl
 801618a:	f040 80a1 	bne.w	80162d0 <__ssvfiscanf_r+0x2d8>
 801618e:	3301      	adds	r3, #1
 8016190:	6862      	ldr	r2, [r4, #4]
 8016192:	6023      	str	r3, [r4, #0]
 8016194:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8016196:	3a01      	subs	r2, #1
 8016198:	3301      	adds	r3, #1
 801619a:	6062      	str	r2, [r4, #4]
 801619c:	9345      	str	r3, [sp, #276]	; 0x114
 801619e:	e755      	b.n	801604c <__ssvfiscanf_r+0x54>
 80161a0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80161a2:	4621      	mov	r1, r4
 80161a4:	4630      	mov	r0, r6
 80161a6:	4798      	blx	r3
 80161a8:	2800      	cmp	r0, #0
 80161aa:	d0eb      	beq.n	8016184 <__ssvfiscanf_r+0x18c>
 80161ac:	9844      	ldr	r0, [sp, #272]	; 0x110
 80161ae:	2800      	cmp	r0, #0
 80161b0:	f040 8084 	bne.w	80162bc <__ssvfiscanf_r+0x2c4>
 80161b4:	f04f 30ff 	mov.w	r0, #4294967295
 80161b8:	e086      	b.n	80162c8 <__ssvfiscanf_r+0x2d0>
 80161ba:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80161bc:	f042 0220 	orr.w	r2, r2, #32
 80161c0:	9241      	str	r2, [sp, #260]	; 0x104
 80161c2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80161c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80161c8:	9241      	str	r2, [sp, #260]	; 0x104
 80161ca:	2210      	movs	r2, #16
 80161cc:	2b6f      	cmp	r3, #111	; 0x6f
 80161ce:	9242      	str	r2, [sp, #264]	; 0x108
 80161d0:	bf34      	ite	cc
 80161d2:	2303      	movcc	r3, #3
 80161d4:	2304      	movcs	r3, #4
 80161d6:	9347      	str	r3, [sp, #284]	; 0x11c
 80161d8:	6863      	ldr	r3, [r4, #4]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	dd41      	ble.n	8016262 <__ssvfiscanf_r+0x26a>
 80161de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80161e0:	0659      	lsls	r1, r3, #25
 80161e2:	d404      	bmi.n	80161ee <__ssvfiscanf_r+0x1f6>
 80161e4:	6823      	ldr	r3, [r4, #0]
 80161e6:	781a      	ldrb	r2, [r3, #0]
 80161e8:	5cba      	ldrb	r2, [r7, r2]
 80161ea:	0712      	lsls	r2, r2, #28
 80161ec:	d440      	bmi.n	8016270 <__ssvfiscanf_r+0x278>
 80161ee:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80161f0:	2b02      	cmp	r3, #2
 80161f2:	dc4f      	bgt.n	8016294 <__ssvfiscanf_r+0x29c>
 80161f4:	466b      	mov	r3, sp
 80161f6:	4622      	mov	r2, r4
 80161f8:	a941      	add	r1, sp, #260	; 0x104
 80161fa:	4630      	mov	r0, r6
 80161fc:	f000 f9ce 	bl	801659c <_scanf_chars>
 8016200:	2801      	cmp	r0, #1
 8016202:	d065      	beq.n	80162d0 <__ssvfiscanf_r+0x2d8>
 8016204:	2802      	cmp	r0, #2
 8016206:	f47f af21 	bne.w	801604c <__ssvfiscanf_r+0x54>
 801620a:	e7cf      	b.n	80161ac <__ssvfiscanf_r+0x1b4>
 801620c:	220a      	movs	r2, #10
 801620e:	e7dd      	b.n	80161cc <__ssvfiscanf_r+0x1d4>
 8016210:	2300      	movs	r3, #0
 8016212:	9342      	str	r3, [sp, #264]	; 0x108
 8016214:	2303      	movs	r3, #3
 8016216:	e7de      	b.n	80161d6 <__ssvfiscanf_r+0x1de>
 8016218:	2308      	movs	r3, #8
 801621a:	9342      	str	r3, [sp, #264]	; 0x108
 801621c:	2304      	movs	r3, #4
 801621e:	e7da      	b.n	80161d6 <__ssvfiscanf_r+0x1de>
 8016220:	4629      	mov	r1, r5
 8016222:	4640      	mov	r0, r8
 8016224:	f000 fb20 	bl	8016868 <__sccl>
 8016228:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801622a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801622e:	9341      	str	r3, [sp, #260]	; 0x104
 8016230:	4605      	mov	r5, r0
 8016232:	2301      	movs	r3, #1
 8016234:	e7cf      	b.n	80161d6 <__ssvfiscanf_r+0x1de>
 8016236:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801623c:	9341      	str	r3, [sp, #260]	; 0x104
 801623e:	2300      	movs	r3, #0
 8016240:	e7c9      	b.n	80161d6 <__ssvfiscanf_r+0x1de>
 8016242:	2302      	movs	r3, #2
 8016244:	e7c7      	b.n	80161d6 <__ssvfiscanf_r+0x1de>
 8016246:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016248:	06c3      	lsls	r3, r0, #27
 801624a:	f53f aeff 	bmi.w	801604c <__ssvfiscanf_r+0x54>
 801624e:	9b00      	ldr	r3, [sp, #0]
 8016250:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016252:	1d19      	adds	r1, r3, #4
 8016254:	9100      	str	r1, [sp, #0]
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	07c0      	lsls	r0, r0, #31
 801625a:	bf4c      	ite	mi
 801625c:	801a      	strhmi	r2, [r3, #0]
 801625e:	601a      	strpl	r2, [r3, #0]
 8016260:	e6f4      	b.n	801604c <__ssvfiscanf_r+0x54>
 8016262:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016264:	4621      	mov	r1, r4
 8016266:	4630      	mov	r0, r6
 8016268:	4798      	blx	r3
 801626a:	2800      	cmp	r0, #0
 801626c:	d0b7      	beq.n	80161de <__ssvfiscanf_r+0x1e6>
 801626e:	e79d      	b.n	80161ac <__ssvfiscanf_r+0x1b4>
 8016270:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016272:	3201      	adds	r2, #1
 8016274:	9245      	str	r2, [sp, #276]	; 0x114
 8016276:	6862      	ldr	r2, [r4, #4]
 8016278:	3a01      	subs	r2, #1
 801627a:	2a00      	cmp	r2, #0
 801627c:	6062      	str	r2, [r4, #4]
 801627e:	dd02      	ble.n	8016286 <__ssvfiscanf_r+0x28e>
 8016280:	3301      	adds	r3, #1
 8016282:	6023      	str	r3, [r4, #0]
 8016284:	e7ae      	b.n	80161e4 <__ssvfiscanf_r+0x1ec>
 8016286:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016288:	4621      	mov	r1, r4
 801628a:	4630      	mov	r0, r6
 801628c:	4798      	blx	r3
 801628e:	2800      	cmp	r0, #0
 8016290:	d0a8      	beq.n	80161e4 <__ssvfiscanf_r+0x1ec>
 8016292:	e78b      	b.n	80161ac <__ssvfiscanf_r+0x1b4>
 8016294:	2b04      	cmp	r3, #4
 8016296:	dc06      	bgt.n	80162a6 <__ssvfiscanf_r+0x2ae>
 8016298:	466b      	mov	r3, sp
 801629a:	4622      	mov	r2, r4
 801629c:	a941      	add	r1, sp, #260	; 0x104
 801629e:	4630      	mov	r0, r6
 80162a0:	f000 f9d4 	bl	801664c <_scanf_i>
 80162a4:	e7ac      	b.n	8016200 <__ssvfiscanf_r+0x208>
 80162a6:	4b0f      	ldr	r3, [pc, #60]	; (80162e4 <__ssvfiscanf_r+0x2ec>)
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	f43f aecf 	beq.w	801604c <__ssvfiscanf_r+0x54>
 80162ae:	466b      	mov	r3, sp
 80162b0:	4622      	mov	r2, r4
 80162b2:	a941      	add	r1, sp, #260	; 0x104
 80162b4:	4630      	mov	r0, r6
 80162b6:	f7fb fd1b 	bl	8011cf0 <_scanf_float>
 80162ba:	e7a1      	b.n	8016200 <__ssvfiscanf_r+0x208>
 80162bc:	89a3      	ldrh	r3, [r4, #12]
 80162be:	f013 0f40 	tst.w	r3, #64	; 0x40
 80162c2:	bf18      	it	ne
 80162c4:	f04f 30ff 	movne.w	r0, #4294967295
 80162c8:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80162cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162d0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80162d2:	e7f9      	b.n	80162c8 <__ssvfiscanf_r+0x2d0>
 80162d4:	08015f45 	.word	0x08015f45
 80162d8:	08015fbf 	.word	0x08015fbf
 80162dc:	08018931 	.word	0x08018931
 80162e0:	08018c92 	.word	0x08018c92
 80162e4:	08011cf1 	.word	0x08011cf1

080162e8 <__sfputc_r>:
 80162e8:	6893      	ldr	r3, [r2, #8]
 80162ea:	3b01      	subs	r3, #1
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	b410      	push	{r4}
 80162f0:	6093      	str	r3, [r2, #8]
 80162f2:	da08      	bge.n	8016306 <__sfputc_r+0x1e>
 80162f4:	6994      	ldr	r4, [r2, #24]
 80162f6:	42a3      	cmp	r3, r4
 80162f8:	db01      	blt.n	80162fe <__sfputc_r+0x16>
 80162fa:	290a      	cmp	r1, #10
 80162fc:	d103      	bne.n	8016306 <__sfputc_r+0x1e>
 80162fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016302:	f7fd ba75 	b.w	80137f0 <__swbuf_r>
 8016306:	6813      	ldr	r3, [r2, #0]
 8016308:	1c58      	adds	r0, r3, #1
 801630a:	6010      	str	r0, [r2, #0]
 801630c:	7019      	strb	r1, [r3, #0]
 801630e:	4608      	mov	r0, r1
 8016310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016314:	4770      	bx	lr

08016316 <__sfputs_r>:
 8016316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016318:	4606      	mov	r6, r0
 801631a:	460f      	mov	r7, r1
 801631c:	4614      	mov	r4, r2
 801631e:	18d5      	adds	r5, r2, r3
 8016320:	42ac      	cmp	r4, r5
 8016322:	d101      	bne.n	8016328 <__sfputs_r+0x12>
 8016324:	2000      	movs	r0, #0
 8016326:	e007      	b.n	8016338 <__sfputs_r+0x22>
 8016328:	f814 1b01 	ldrb.w	r1, [r4], #1
 801632c:	463a      	mov	r2, r7
 801632e:	4630      	mov	r0, r6
 8016330:	f7ff ffda 	bl	80162e8 <__sfputc_r>
 8016334:	1c43      	adds	r3, r0, #1
 8016336:	d1f3      	bne.n	8016320 <__sfputs_r+0xa>
 8016338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801633c <_vfiprintf_r>:
 801633c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016340:	460d      	mov	r5, r1
 8016342:	b09d      	sub	sp, #116	; 0x74
 8016344:	4614      	mov	r4, r2
 8016346:	4698      	mov	r8, r3
 8016348:	4606      	mov	r6, r0
 801634a:	b118      	cbz	r0, 8016354 <_vfiprintf_r+0x18>
 801634c:	6983      	ldr	r3, [r0, #24]
 801634e:	b90b      	cbnz	r3, 8016354 <_vfiprintf_r+0x18>
 8016350:	f7fa fb18 	bl	8010984 <__sinit>
 8016354:	4b89      	ldr	r3, [pc, #548]	; (801657c <_vfiprintf_r+0x240>)
 8016356:	429d      	cmp	r5, r3
 8016358:	d11b      	bne.n	8016392 <_vfiprintf_r+0x56>
 801635a:	6875      	ldr	r5, [r6, #4]
 801635c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801635e:	07d9      	lsls	r1, r3, #31
 8016360:	d405      	bmi.n	801636e <_vfiprintf_r+0x32>
 8016362:	89ab      	ldrh	r3, [r5, #12]
 8016364:	059a      	lsls	r2, r3, #22
 8016366:	d402      	bmi.n	801636e <_vfiprintf_r+0x32>
 8016368:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801636a:	f7fa fceb 	bl	8010d44 <__retarget_lock_acquire_recursive>
 801636e:	89ab      	ldrh	r3, [r5, #12]
 8016370:	071b      	lsls	r3, r3, #28
 8016372:	d501      	bpl.n	8016378 <_vfiprintf_r+0x3c>
 8016374:	692b      	ldr	r3, [r5, #16]
 8016376:	b9eb      	cbnz	r3, 80163b4 <_vfiprintf_r+0x78>
 8016378:	4629      	mov	r1, r5
 801637a:	4630      	mov	r0, r6
 801637c:	f7fd fa9c 	bl	80138b8 <__swsetup_r>
 8016380:	b1c0      	cbz	r0, 80163b4 <_vfiprintf_r+0x78>
 8016382:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016384:	07dc      	lsls	r4, r3, #31
 8016386:	d50e      	bpl.n	80163a6 <_vfiprintf_r+0x6a>
 8016388:	f04f 30ff 	mov.w	r0, #4294967295
 801638c:	b01d      	add	sp, #116	; 0x74
 801638e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016392:	4b7b      	ldr	r3, [pc, #492]	; (8016580 <_vfiprintf_r+0x244>)
 8016394:	429d      	cmp	r5, r3
 8016396:	d101      	bne.n	801639c <_vfiprintf_r+0x60>
 8016398:	68b5      	ldr	r5, [r6, #8]
 801639a:	e7df      	b.n	801635c <_vfiprintf_r+0x20>
 801639c:	4b79      	ldr	r3, [pc, #484]	; (8016584 <_vfiprintf_r+0x248>)
 801639e:	429d      	cmp	r5, r3
 80163a0:	bf08      	it	eq
 80163a2:	68f5      	ldreq	r5, [r6, #12]
 80163a4:	e7da      	b.n	801635c <_vfiprintf_r+0x20>
 80163a6:	89ab      	ldrh	r3, [r5, #12]
 80163a8:	0598      	lsls	r0, r3, #22
 80163aa:	d4ed      	bmi.n	8016388 <_vfiprintf_r+0x4c>
 80163ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80163ae:	f7fa fccb 	bl	8010d48 <__retarget_lock_release_recursive>
 80163b2:	e7e9      	b.n	8016388 <_vfiprintf_r+0x4c>
 80163b4:	2300      	movs	r3, #0
 80163b6:	9309      	str	r3, [sp, #36]	; 0x24
 80163b8:	2320      	movs	r3, #32
 80163ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80163be:	f8cd 800c 	str.w	r8, [sp, #12]
 80163c2:	2330      	movs	r3, #48	; 0x30
 80163c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016588 <_vfiprintf_r+0x24c>
 80163c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80163cc:	f04f 0901 	mov.w	r9, #1
 80163d0:	4623      	mov	r3, r4
 80163d2:	469a      	mov	sl, r3
 80163d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80163d8:	b10a      	cbz	r2, 80163de <_vfiprintf_r+0xa2>
 80163da:	2a25      	cmp	r2, #37	; 0x25
 80163dc:	d1f9      	bne.n	80163d2 <_vfiprintf_r+0x96>
 80163de:	ebba 0b04 	subs.w	fp, sl, r4
 80163e2:	d00b      	beq.n	80163fc <_vfiprintf_r+0xc0>
 80163e4:	465b      	mov	r3, fp
 80163e6:	4622      	mov	r2, r4
 80163e8:	4629      	mov	r1, r5
 80163ea:	4630      	mov	r0, r6
 80163ec:	f7ff ff93 	bl	8016316 <__sfputs_r>
 80163f0:	3001      	adds	r0, #1
 80163f2:	f000 80aa 	beq.w	801654a <_vfiprintf_r+0x20e>
 80163f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80163f8:	445a      	add	r2, fp
 80163fa:	9209      	str	r2, [sp, #36]	; 0x24
 80163fc:	f89a 3000 	ldrb.w	r3, [sl]
 8016400:	2b00      	cmp	r3, #0
 8016402:	f000 80a2 	beq.w	801654a <_vfiprintf_r+0x20e>
 8016406:	2300      	movs	r3, #0
 8016408:	f04f 32ff 	mov.w	r2, #4294967295
 801640c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016410:	f10a 0a01 	add.w	sl, sl, #1
 8016414:	9304      	str	r3, [sp, #16]
 8016416:	9307      	str	r3, [sp, #28]
 8016418:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801641c:	931a      	str	r3, [sp, #104]	; 0x68
 801641e:	4654      	mov	r4, sl
 8016420:	2205      	movs	r2, #5
 8016422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016426:	4858      	ldr	r0, [pc, #352]	; (8016588 <_vfiprintf_r+0x24c>)
 8016428:	f7e9 fefa 	bl	8000220 <memchr>
 801642c:	9a04      	ldr	r2, [sp, #16]
 801642e:	b9d8      	cbnz	r0, 8016468 <_vfiprintf_r+0x12c>
 8016430:	06d1      	lsls	r1, r2, #27
 8016432:	bf44      	itt	mi
 8016434:	2320      	movmi	r3, #32
 8016436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801643a:	0713      	lsls	r3, r2, #28
 801643c:	bf44      	itt	mi
 801643e:	232b      	movmi	r3, #43	; 0x2b
 8016440:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016444:	f89a 3000 	ldrb.w	r3, [sl]
 8016448:	2b2a      	cmp	r3, #42	; 0x2a
 801644a:	d015      	beq.n	8016478 <_vfiprintf_r+0x13c>
 801644c:	9a07      	ldr	r2, [sp, #28]
 801644e:	4654      	mov	r4, sl
 8016450:	2000      	movs	r0, #0
 8016452:	f04f 0c0a 	mov.w	ip, #10
 8016456:	4621      	mov	r1, r4
 8016458:	f811 3b01 	ldrb.w	r3, [r1], #1
 801645c:	3b30      	subs	r3, #48	; 0x30
 801645e:	2b09      	cmp	r3, #9
 8016460:	d94e      	bls.n	8016500 <_vfiprintf_r+0x1c4>
 8016462:	b1b0      	cbz	r0, 8016492 <_vfiprintf_r+0x156>
 8016464:	9207      	str	r2, [sp, #28]
 8016466:	e014      	b.n	8016492 <_vfiprintf_r+0x156>
 8016468:	eba0 0308 	sub.w	r3, r0, r8
 801646c:	fa09 f303 	lsl.w	r3, r9, r3
 8016470:	4313      	orrs	r3, r2
 8016472:	9304      	str	r3, [sp, #16]
 8016474:	46a2      	mov	sl, r4
 8016476:	e7d2      	b.n	801641e <_vfiprintf_r+0xe2>
 8016478:	9b03      	ldr	r3, [sp, #12]
 801647a:	1d19      	adds	r1, r3, #4
 801647c:	681b      	ldr	r3, [r3, #0]
 801647e:	9103      	str	r1, [sp, #12]
 8016480:	2b00      	cmp	r3, #0
 8016482:	bfbb      	ittet	lt
 8016484:	425b      	neglt	r3, r3
 8016486:	f042 0202 	orrlt.w	r2, r2, #2
 801648a:	9307      	strge	r3, [sp, #28]
 801648c:	9307      	strlt	r3, [sp, #28]
 801648e:	bfb8      	it	lt
 8016490:	9204      	strlt	r2, [sp, #16]
 8016492:	7823      	ldrb	r3, [r4, #0]
 8016494:	2b2e      	cmp	r3, #46	; 0x2e
 8016496:	d10c      	bne.n	80164b2 <_vfiprintf_r+0x176>
 8016498:	7863      	ldrb	r3, [r4, #1]
 801649a:	2b2a      	cmp	r3, #42	; 0x2a
 801649c:	d135      	bne.n	801650a <_vfiprintf_r+0x1ce>
 801649e:	9b03      	ldr	r3, [sp, #12]
 80164a0:	1d1a      	adds	r2, r3, #4
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	9203      	str	r2, [sp, #12]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	bfb8      	it	lt
 80164aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80164ae:	3402      	adds	r4, #2
 80164b0:	9305      	str	r3, [sp, #20]
 80164b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016598 <_vfiprintf_r+0x25c>
 80164b6:	7821      	ldrb	r1, [r4, #0]
 80164b8:	2203      	movs	r2, #3
 80164ba:	4650      	mov	r0, sl
 80164bc:	f7e9 feb0 	bl	8000220 <memchr>
 80164c0:	b140      	cbz	r0, 80164d4 <_vfiprintf_r+0x198>
 80164c2:	2340      	movs	r3, #64	; 0x40
 80164c4:	eba0 000a 	sub.w	r0, r0, sl
 80164c8:	fa03 f000 	lsl.w	r0, r3, r0
 80164cc:	9b04      	ldr	r3, [sp, #16]
 80164ce:	4303      	orrs	r3, r0
 80164d0:	3401      	adds	r4, #1
 80164d2:	9304      	str	r3, [sp, #16]
 80164d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80164d8:	482c      	ldr	r0, [pc, #176]	; (801658c <_vfiprintf_r+0x250>)
 80164da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80164de:	2206      	movs	r2, #6
 80164e0:	f7e9 fe9e 	bl	8000220 <memchr>
 80164e4:	2800      	cmp	r0, #0
 80164e6:	d03f      	beq.n	8016568 <_vfiprintf_r+0x22c>
 80164e8:	4b29      	ldr	r3, [pc, #164]	; (8016590 <_vfiprintf_r+0x254>)
 80164ea:	bb1b      	cbnz	r3, 8016534 <_vfiprintf_r+0x1f8>
 80164ec:	9b03      	ldr	r3, [sp, #12]
 80164ee:	3307      	adds	r3, #7
 80164f0:	f023 0307 	bic.w	r3, r3, #7
 80164f4:	3308      	adds	r3, #8
 80164f6:	9303      	str	r3, [sp, #12]
 80164f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80164fa:	443b      	add	r3, r7
 80164fc:	9309      	str	r3, [sp, #36]	; 0x24
 80164fe:	e767      	b.n	80163d0 <_vfiprintf_r+0x94>
 8016500:	fb0c 3202 	mla	r2, ip, r2, r3
 8016504:	460c      	mov	r4, r1
 8016506:	2001      	movs	r0, #1
 8016508:	e7a5      	b.n	8016456 <_vfiprintf_r+0x11a>
 801650a:	2300      	movs	r3, #0
 801650c:	3401      	adds	r4, #1
 801650e:	9305      	str	r3, [sp, #20]
 8016510:	4619      	mov	r1, r3
 8016512:	f04f 0c0a 	mov.w	ip, #10
 8016516:	4620      	mov	r0, r4
 8016518:	f810 2b01 	ldrb.w	r2, [r0], #1
 801651c:	3a30      	subs	r2, #48	; 0x30
 801651e:	2a09      	cmp	r2, #9
 8016520:	d903      	bls.n	801652a <_vfiprintf_r+0x1ee>
 8016522:	2b00      	cmp	r3, #0
 8016524:	d0c5      	beq.n	80164b2 <_vfiprintf_r+0x176>
 8016526:	9105      	str	r1, [sp, #20]
 8016528:	e7c3      	b.n	80164b2 <_vfiprintf_r+0x176>
 801652a:	fb0c 2101 	mla	r1, ip, r1, r2
 801652e:	4604      	mov	r4, r0
 8016530:	2301      	movs	r3, #1
 8016532:	e7f0      	b.n	8016516 <_vfiprintf_r+0x1da>
 8016534:	ab03      	add	r3, sp, #12
 8016536:	9300      	str	r3, [sp, #0]
 8016538:	462a      	mov	r2, r5
 801653a:	4b16      	ldr	r3, [pc, #88]	; (8016594 <_vfiprintf_r+0x258>)
 801653c:	a904      	add	r1, sp, #16
 801653e:	4630      	mov	r0, r6
 8016540:	f7fb f80c 	bl	801155c <_printf_float>
 8016544:	4607      	mov	r7, r0
 8016546:	1c78      	adds	r0, r7, #1
 8016548:	d1d6      	bne.n	80164f8 <_vfiprintf_r+0x1bc>
 801654a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801654c:	07d9      	lsls	r1, r3, #31
 801654e:	d405      	bmi.n	801655c <_vfiprintf_r+0x220>
 8016550:	89ab      	ldrh	r3, [r5, #12]
 8016552:	059a      	lsls	r2, r3, #22
 8016554:	d402      	bmi.n	801655c <_vfiprintf_r+0x220>
 8016556:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016558:	f7fa fbf6 	bl	8010d48 <__retarget_lock_release_recursive>
 801655c:	89ab      	ldrh	r3, [r5, #12]
 801655e:	065b      	lsls	r3, r3, #25
 8016560:	f53f af12 	bmi.w	8016388 <_vfiprintf_r+0x4c>
 8016564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016566:	e711      	b.n	801638c <_vfiprintf_r+0x50>
 8016568:	ab03      	add	r3, sp, #12
 801656a:	9300      	str	r3, [sp, #0]
 801656c:	462a      	mov	r2, r5
 801656e:	4b09      	ldr	r3, [pc, #36]	; (8016594 <_vfiprintf_r+0x258>)
 8016570:	a904      	add	r1, sp, #16
 8016572:	4630      	mov	r0, r6
 8016574:	f7fb fa96 	bl	8011aa4 <_printf_i>
 8016578:	e7e4      	b.n	8016544 <_vfiprintf_r+0x208>
 801657a:	bf00      	nop
 801657c:	080186b0 	.word	0x080186b0
 8016580:	080186d0 	.word	0x080186d0
 8016584:	08018690 	.word	0x08018690
 8016588:	08018c8c 	.word	0x08018c8c
 801658c:	08018c96 	.word	0x08018c96
 8016590:	0801155d 	.word	0x0801155d
 8016594:	08016317 	.word	0x08016317
 8016598:	08018c92 	.word	0x08018c92

0801659c <_scanf_chars>:
 801659c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80165a0:	4615      	mov	r5, r2
 80165a2:	688a      	ldr	r2, [r1, #8]
 80165a4:	4680      	mov	r8, r0
 80165a6:	460c      	mov	r4, r1
 80165a8:	b932      	cbnz	r2, 80165b8 <_scanf_chars+0x1c>
 80165aa:	698a      	ldr	r2, [r1, #24]
 80165ac:	2a00      	cmp	r2, #0
 80165ae:	bf0c      	ite	eq
 80165b0:	2201      	moveq	r2, #1
 80165b2:	f04f 32ff 	movne.w	r2, #4294967295
 80165b6:	608a      	str	r2, [r1, #8]
 80165b8:	6822      	ldr	r2, [r4, #0]
 80165ba:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8016648 <_scanf_chars+0xac>
 80165be:	06d1      	lsls	r1, r2, #27
 80165c0:	bf5f      	itttt	pl
 80165c2:	681a      	ldrpl	r2, [r3, #0]
 80165c4:	1d11      	addpl	r1, r2, #4
 80165c6:	6019      	strpl	r1, [r3, #0]
 80165c8:	6816      	ldrpl	r6, [r2, #0]
 80165ca:	2700      	movs	r7, #0
 80165cc:	69a0      	ldr	r0, [r4, #24]
 80165ce:	b188      	cbz	r0, 80165f4 <_scanf_chars+0x58>
 80165d0:	2801      	cmp	r0, #1
 80165d2:	d107      	bne.n	80165e4 <_scanf_chars+0x48>
 80165d4:	682b      	ldr	r3, [r5, #0]
 80165d6:	781a      	ldrb	r2, [r3, #0]
 80165d8:	6963      	ldr	r3, [r4, #20]
 80165da:	5c9b      	ldrb	r3, [r3, r2]
 80165dc:	b953      	cbnz	r3, 80165f4 <_scanf_chars+0x58>
 80165de:	bb27      	cbnz	r7, 801662a <_scanf_chars+0x8e>
 80165e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80165e4:	2802      	cmp	r0, #2
 80165e6:	d120      	bne.n	801662a <_scanf_chars+0x8e>
 80165e8:	682b      	ldr	r3, [r5, #0]
 80165ea:	781b      	ldrb	r3, [r3, #0]
 80165ec:	f813 3009 	ldrb.w	r3, [r3, r9]
 80165f0:	071b      	lsls	r3, r3, #28
 80165f2:	d41a      	bmi.n	801662a <_scanf_chars+0x8e>
 80165f4:	6823      	ldr	r3, [r4, #0]
 80165f6:	06da      	lsls	r2, r3, #27
 80165f8:	bf5e      	ittt	pl
 80165fa:	682b      	ldrpl	r3, [r5, #0]
 80165fc:	781b      	ldrbpl	r3, [r3, #0]
 80165fe:	f806 3b01 	strbpl.w	r3, [r6], #1
 8016602:	682a      	ldr	r2, [r5, #0]
 8016604:	686b      	ldr	r3, [r5, #4]
 8016606:	3201      	adds	r2, #1
 8016608:	602a      	str	r2, [r5, #0]
 801660a:	68a2      	ldr	r2, [r4, #8]
 801660c:	3b01      	subs	r3, #1
 801660e:	3a01      	subs	r2, #1
 8016610:	606b      	str	r3, [r5, #4]
 8016612:	3701      	adds	r7, #1
 8016614:	60a2      	str	r2, [r4, #8]
 8016616:	b142      	cbz	r2, 801662a <_scanf_chars+0x8e>
 8016618:	2b00      	cmp	r3, #0
 801661a:	dcd7      	bgt.n	80165cc <_scanf_chars+0x30>
 801661c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016620:	4629      	mov	r1, r5
 8016622:	4640      	mov	r0, r8
 8016624:	4798      	blx	r3
 8016626:	2800      	cmp	r0, #0
 8016628:	d0d0      	beq.n	80165cc <_scanf_chars+0x30>
 801662a:	6823      	ldr	r3, [r4, #0]
 801662c:	f013 0310 	ands.w	r3, r3, #16
 8016630:	d105      	bne.n	801663e <_scanf_chars+0xa2>
 8016632:	68e2      	ldr	r2, [r4, #12]
 8016634:	3201      	adds	r2, #1
 8016636:	60e2      	str	r2, [r4, #12]
 8016638:	69a2      	ldr	r2, [r4, #24]
 801663a:	b102      	cbz	r2, 801663e <_scanf_chars+0xa2>
 801663c:	7033      	strb	r3, [r6, #0]
 801663e:	6923      	ldr	r3, [r4, #16]
 8016640:	441f      	add	r7, r3
 8016642:	6127      	str	r7, [r4, #16]
 8016644:	2000      	movs	r0, #0
 8016646:	e7cb      	b.n	80165e0 <_scanf_chars+0x44>
 8016648:	08018931 	.word	0x08018931

0801664c <_scanf_i>:
 801664c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016650:	4698      	mov	r8, r3
 8016652:	4b74      	ldr	r3, [pc, #464]	; (8016824 <_scanf_i+0x1d8>)
 8016654:	460c      	mov	r4, r1
 8016656:	4682      	mov	sl, r0
 8016658:	4616      	mov	r6, r2
 801665a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801665e:	b087      	sub	sp, #28
 8016660:	ab03      	add	r3, sp, #12
 8016662:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016666:	4b70      	ldr	r3, [pc, #448]	; (8016828 <_scanf_i+0x1dc>)
 8016668:	69a1      	ldr	r1, [r4, #24]
 801666a:	4a70      	ldr	r2, [pc, #448]	; (801682c <_scanf_i+0x1e0>)
 801666c:	2903      	cmp	r1, #3
 801666e:	bf18      	it	ne
 8016670:	461a      	movne	r2, r3
 8016672:	68a3      	ldr	r3, [r4, #8]
 8016674:	9201      	str	r2, [sp, #4]
 8016676:	1e5a      	subs	r2, r3, #1
 8016678:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801667c:	bf88      	it	hi
 801667e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016682:	4627      	mov	r7, r4
 8016684:	bf82      	ittt	hi
 8016686:	eb03 0905 	addhi.w	r9, r3, r5
 801668a:	f240 135d 	movwhi	r3, #349	; 0x15d
 801668e:	60a3      	strhi	r3, [r4, #8]
 8016690:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016694:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8016698:	bf98      	it	ls
 801669a:	f04f 0900 	movls.w	r9, #0
 801669e:	6023      	str	r3, [r4, #0]
 80166a0:	463d      	mov	r5, r7
 80166a2:	f04f 0b00 	mov.w	fp, #0
 80166a6:	6831      	ldr	r1, [r6, #0]
 80166a8:	ab03      	add	r3, sp, #12
 80166aa:	7809      	ldrb	r1, [r1, #0]
 80166ac:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80166b0:	2202      	movs	r2, #2
 80166b2:	f7e9 fdb5 	bl	8000220 <memchr>
 80166b6:	b328      	cbz	r0, 8016704 <_scanf_i+0xb8>
 80166b8:	f1bb 0f01 	cmp.w	fp, #1
 80166bc:	d159      	bne.n	8016772 <_scanf_i+0x126>
 80166be:	6862      	ldr	r2, [r4, #4]
 80166c0:	b92a      	cbnz	r2, 80166ce <_scanf_i+0x82>
 80166c2:	6822      	ldr	r2, [r4, #0]
 80166c4:	2308      	movs	r3, #8
 80166c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80166ca:	6063      	str	r3, [r4, #4]
 80166cc:	6022      	str	r2, [r4, #0]
 80166ce:	6822      	ldr	r2, [r4, #0]
 80166d0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80166d4:	6022      	str	r2, [r4, #0]
 80166d6:	68a2      	ldr	r2, [r4, #8]
 80166d8:	1e51      	subs	r1, r2, #1
 80166da:	60a1      	str	r1, [r4, #8]
 80166dc:	b192      	cbz	r2, 8016704 <_scanf_i+0xb8>
 80166de:	6832      	ldr	r2, [r6, #0]
 80166e0:	1c51      	adds	r1, r2, #1
 80166e2:	6031      	str	r1, [r6, #0]
 80166e4:	7812      	ldrb	r2, [r2, #0]
 80166e6:	f805 2b01 	strb.w	r2, [r5], #1
 80166ea:	6872      	ldr	r2, [r6, #4]
 80166ec:	3a01      	subs	r2, #1
 80166ee:	2a00      	cmp	r2, #0
 80166f0:	6072      	str	r2, [r6, #4]
 80166f2:	dc07      	bgt.n	8016704 <_scanf_i+0xb8>
 80166f4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80166f8:	4631      	mov	r1, r6
 80166fa:	4650      	mov	r0, sl
 80166fc:	4790      	blx	r2
 80166fe:	2800      	cmp	r0, #0
 8016700:	f040 8085 	bne.w	801680e <_scanf_i+0x1c2>
 8016704:	f10b 0b01 	add.w	fp, fp, #1
 8016708:	f1bb 0f03 	cmp.w	fp, #3
 801670c:	d1cb      	bne.n	80166a6 <_scanf_i+0x5a>
 801670e:	6863      	ldr	r3, [r4, #4]
 8016710:	b90b      	cbnz	r3, 8016716 <_scanf_i+0xca>
 8016712:	230a      	movs	r3, #10
 8016714:	6063      	str	r3, [r4, #4]
 8016716:	6863      	ldr	r3, [r4, #4]
 8016718:	4945      	ldr	r1, [pc, #276]	; (8016830 <_scanf_i+0x1e4>)
 801671a:	6960      	ldr	r0, [r4, #20]
 801671c:	1ac9      	subs	r1, r1, r3
 801671e:	f000 f8a3 	bl	8016868 <__sccl>
 8016722:	f04f 0b00 	mov.w	fp, #0
 8016726:	68a3      	ldr	r3, [r4, #8]
 8016728:	6822      	ldr	r2, [r4, #0]
 801672a:	2b00      	cmp	r3, #0
 801672c:	d03d      	beq.n	80167aa <_scanf_i+0x15e>
 801672e:	6831      	ldr	r1, [r6, #0]
 8016730:	6960      	ldr	r0, [r4, #20]
 8016732:	f891 c000 	ldrb.w	ip, [r1]
 8016736:	f810 000c 	ldrb.w	r0, [r0, ip]
 801673a:	2800      	cmp	r0, #0
 801673c:	d035      	beq.n	80167aa <_scanf_i+0x15e>
 801673e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8016742:	d124      	bne.n	801678e <_scanf_i+0x142>
 8016744:	0510      	lsls	r0, r2, #20
 8016746:	d522      	bpl.n	801678e <_scanf_i+0x142>
 8016748:	f10b 0b01 	add.w	fp, fp, #1
 801674c:	f1b9 0f00 	cmp.w	r9, #0
 8016750:	d003      	beq.n	801675a <_scanf_i+0x10e>
 8016752:	3301      	adds	r3, #1
 8016754:	f109 39ff 	add.w	r9, r9, #4294967295
 8016758:	60a3      	str	r3, [r4, #8]
 801675a:	6873      	ldr	r3, [r6, #4]
 801675c:	3b01      	subs	r3, #1
 801675e:	2b00      	cmp	r3, #0
 8016760:	6073      	str	r3, [r6, #4]
 8016762:	dd1b      	ble.n	801679c <_scanf_i+0x150>
 8016764:	6833      	ldr	r3, [r6, #0]
 8016766:	3301      	adds	r3, #1
 8016768:	6033      	str	r3, [r6, #0]
 801676a:	68a3      	ldr	r3, [r4, #8]
 801676c:	3b01      	subs	r3, #1
 801676e:	60a3      	str	r3, [r4, #8]
 8016770:	e7d9      	b.n	8016726 <_scanf_i+0xda>
 8016772:	f1bb 0f02 	cmp.w	fp, #2
 8016776:	d1ae      	bne.n	80166d6 <_scanf_i+0x8a>
 8016778:	6822      	ldr	r2, [r4, #0]
 801677a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801677e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016782:	d1bf      	bne.n	8016704 <_scanf_i+0xb8>
 8016784:	2310      	movs	r3, #16
 8016786:	6063      	str	r3, [r4, #4]
 8016788:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801678c:	e7a2      	b.n	80166d4 <_scanf_i+0x88>
 801678e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8016792:	6022      	str	r2, [r4, #0]
 8016794:	780b      	ldrb	r3, [r1, #0]
 8016796:	f805 3b01 	strb.w	r3, [r5], #1
 801679a:	e7de      	b.n	801675a <_scanf_i+0x10e>
 801679c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80167a0:	4631      	mov	r1, r6
 80167a2:	4650      	mov	r0, sl
 80167a4:	4798      	blx	r3
 80167a6:	2800      	cmp	r0, #0
 80167a8:	d0df      	beq.n	801676a <_scanf_i+0x11e>
 80167aa:	6823      	ldr	r3, [r4, #0]
 80167ac:	05d9      	lsls	r1, r3, #23
 80167ae:	d50d      	bpl.n	80167cc <_scanf_i+0x180>
 80167b0:	42bd      	cmp	r5, r7
 80167b2:	d909      	bls.n	80167c8 <_scanf_i+0x17c>
 80167b4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80167b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80167bc:	4632      	mov	r2, r6
 80167be:	4650      	mov	r0, sl
 80167c0:	4798      	blx	r3
 80167c2:	f105 39ff 	add.w	r9, r5, #4294967295
 80167c6:	464d      	mov	r5, r9
 80167c8:	42bd      	cmp	r5, r7
 80167ca:	d028      	beq.n	801681e <_scanf_i+0x1d2>
 80167cc:	6822      	ldr	r2, [r4, #0]
 80167ce:	f012 0210 	ands.w	r2, r2, #16
 80167d2:	d113      	bne.n	80167fc <_scanf_i+0x1b0>
 80167d4:	702a      	strb	r2, [r5, #0]
 80167d6:	6863      	ldr	r3, [r4, #4]
 80167d8:	9e01      	ldr	r6, [sp, #4]
 80167da:	4639      	mov	r1, r7
 80167dc:	4650      	mov	r0, sl
 80167de:	47b0      	blx	r6
 80167e0:	f8d8 3000 	ldr.w	r3, [r8]
 80167e4:	6821      	ldr	r1, [r4, #0]
 80167e6:	1d1a      	adds	r2, r3, #4
 80167e8:	f8c8 2000 	str.w	r2, [r8]
 80167ec:	f011 0f20 	tst.w	r1, #32
 80167f0:	681b      	ldr	r3, [r3, #0]
 80167f2:	d00f      	beq.n	8016814 <_scanf_i+0x1c8>
 80167f4:	6018      	str	r0, [r3, #0]
 80167f6:	68e3      	ldr	r3, [r4, #12]
 80167f8:	3301      	adds	r3, #1
 80167fa:	60e3      	str	r3, [r4, #12]
 80167fc:	1bed      	subs	r5, r5, r7
 80167fe:	44ab      	add	fp, r5
 8016800:	6925      	ldr	r5, [r4, #16]
 8016802:	445d      	add	r5, fp
 8016804:	6125      	str	r5, [r4, #16]
 8016806:	2000      	movs	r0, #0
 8016808:	b007      	add	sp, #28
 801680a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801680e:	f04f 0b00 	mov.w	fp, #0
 8016812:	e7ca      	b.n	80167aa <_scanf_i+0x15e>
 8016814:	07ca      	lsls	r2, r1, #31
 8016816:	bf4c      	ite	mi
 8016818:	8018      	strhmi	r0, [r3, #0]
 801681a:	6018      	strpl	r0, [r3, #0]
 801681c:	e7eb      	b.n	80167f6 <_scanf_i+0x1aa>
 801681e:	2001      	movs	r0, #1
 8016820:	e7f2      	b.n	8016808 <_scanf_i+0x1bc>
 8016822:	bf00      	nop
 8016824:	08018538 	.word	0x08018538
 8016828:	0801336d 	.word	0x0801336d
 801682c:	08013271 	.word	0x08013271
 8016830:	08018cb6 	.word	0x08018cb6

08016834 <_read_r>:
 8016834:	b538      	push	{r3, r4, r5, lr}
 8016836:	4d07      	ldr	r5, [pc, #28]	; (8016854 <_read_r+0x20>)
 8016838:	4604      	mov	r4, r0
 801683a:	4608      	mov	r0, r1
 801683c:	4611      	mov	r1, r2
 801683e:	2200      	movs	r2, #0
 8016840:	602a      	str	r2, [r5, #0]
 8016842:	461a      	mov	r2, r3
 8016844:	f7ec fc32 	bl	80030ac <_read>
 8016848:	1c43      	adds	r3, r0, #1
 801684a:	d102      	bne.n	8016852 <_read_r+0x1e>
 801684c:	682b      	ldr	r3, [r5, #0]
 801684e:	b103      	cbz	r3, 8016852 <_read_r+0x1e>
 8016850:	6023      	str	r3, [r4, #0]
 8016852:	bd38      	pop	{r3, r4, r5, pc}
 8016854:	2000573c 	.word	0x2000573c

08016858 <nan>:
 8016858:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016860 <nan+0x8>
 801685c:	4770      	bx	lr
 801685e:	bf00      	nop
 8016860:	00000000 	.word	0x00000000
 8016864:	7ff80000 	.word	0x7ff80000

08016868 <__sccl>:
 8016868:	b570      	push	{r4, r5, r6, lr}
 801686a:	780b      	ldrb	r3, [r1, #0]
 801686c:	4604      	mov	r4, r0
 801686e:	2b5e      	cmp	r3, #94	; 0x5e
 8016870:	bf0b      	itete	eq
 8016872:	784b      	ldrbeq	r3, [r1, #1]
 8016874:	1c48      	addne	r0, r1, #1
 8016876:	1c88      	addeq	r0, r1, #2
 8016878:	2200      	movne	r2, #0
 801687a:	bf08      	it	eq
 801687c:	2201      	moveq	r2, #1
 801687e:	1e61      	subs	r1, r4, #1
 8016880:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8016884:	f801 2f01 	strb.w	r2, [r1, #1]!
 8016888:	42a9      	cmp	r1, r5
 801688a:	d1fb      	bne.n	8016884 <__sccl+0x1c>
 801688c:	b90b      	cbnz	r3, 8016892 <__sccl+0x2a>
 801688e:	3801      	subs	r0, #1
 8016890:	bd70      	pop	{r4, r5, r6, pc}
 8016892:	f082 0101 	eor.w	r1, r2, #1
 8016896:	54e1      	strb	r1, [r4, r3]
 8016898:	1c42      	adds	r2, r0, #1
 801689a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801689e:	2d2d      	cmp	r5, #45	; 0x2d
 80168a0:	f102 36ff 	add.w	r6, r2, #4294967295
 80168a4:	4610      	mov	r0, r2
 80168a6:	d006      	beq.n	80168b6 <__sccl+0x4e>
 80168a8:	2d5d      	cmp	r5, #93	; 0x5d
 80168aa:	d0f1      	beq.n	8016890 <__sccl+0x28>
 80168ac:	b90d      	cbnz	r5, 80168b2 <__sccl+0x4a>
 80168ae:	4630      	mov	r0, r6
 80168b0:	e7ee      	b.n	8016890 <__sccl+0x28>
 80168b2:	462b      	mov	r3, r5
 80168b4:	e7ef      	b.n	8016896 <__sccl+0x2e>
 80168b6:	7816      	ldrb	r6, [r2, #0]
 80168b8:	2e5d      	cmp	r6, #93	; 0x5d
 80168ba:	d0fa      	beq.n	80168b2 <__sccl+0x4a>
 80168bc:	42b3      	cmp	r3, r6
 80168be:	dcf8      	bgt.n	80168b2 <__sccl+0x4a>
 80168c0:	4618      	mov	r0, r3
 80168c2:	3001      	adds	r0, #1
 80168c4:	4286      	cmp	r6, r0
 80168c6:	5421      	strb	r1, [r4, r0]
 80168c8:	dcfb      	bgt.n	80168c2 <__sccl+0x5a>
 80168ca:	43d8      	mvns	r0, r3
 80168cc:	4430      	add	r0, r6
 80168ce:	1c5d      	adds	r5, r3, #1
 80168d0:	42b3      	cmp	r3, r6
 80168d2:	bfa8      	it	ge
 80168d4:	2000      	movge	r0, #0
 80168d6:	182b      	adds	r3, r5, r0
 80168d8:	3202      	adds	r2, #2
 80168da:	e7de      	b.n	801689a <__sccl+0x32>

080168dc <__submore>:
 80168dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168e0:	460c      	mov	r4, r1
 80168e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80168e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80168e8:	4299      	cmp	r1, r3
 80168ea:	d11d      	bne.n	8016928 <__submore+0x4c>
 80168ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80168f0:	f7fa fd3a 	bl	8011368 <_malloc_r>
 80168f4:	b918      	cbnz	r0, 80168fe <__submore+0x22>
 80168f6:	f04f 30ff 	mov.w	r0, #4294967295
 80168fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016902:	63a3      	str	r3, [r4, #56]	; 0x38
 8016904:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016908:	6360      	str	r0, [r4, #52]	; 0x34
 801690a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801690e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016912:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016916:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801691a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801691e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8016922:	6020      	str	r0, [r4, #0]
 8016924:	2000      	movs	r0, #0
 8016926:	e7e8      	b.n	80168fa <__submore+0x1e>
 8016928:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801692a:	0077      	lsls	r7, r6, #1
 801692c:	463a      	mov	r2, r7
 801692e:	f7ff f987 	bl	8015c40 <_realloc_r>
 8016932:	4605      	mov	r5, r0
 8016934:	2800      	cmp	r0, #0
 8016936:	d0de      	beq.n	80168f6 <__submore+0x1a>
 8016938:	eb00 0806 	add.w	r8, r0, r6
 801693c:	4601      	mov	r1, r0
 801693e:	4632      	mov	r2, r6
 8016940:	4640      	mov	r0, r8
 8016942:	f7fa fa13 	bl	8010d6c <memcpy>
 8016946:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801694a:	f8c4 8000 	str.w	r8, [r4]
 801694e:	e7e9      	b.n	8016924 <__submore+0x48>

08016950 <__ascii_wctomb>:
 8016950:	b149      	cbz	r1, 8016966 <__ascii_wctomb+0x16>
 8016952:	2aff      	cmp	r2, #255	; 0xff
 8016954:	bf85      	ittet	hi
 8016956:	238a      	movhi	r3, #138	; 0x8a
 8016958:	6003      	strhi	r3, [r0, #0]
 801695a:	700a      	strbls	r2, [r1, #0]
 801695c:	f04f 30ff 	movhi.w	r0, #4294967295
 8016960:	bf98      	it	ls
 8016962:	2001      	movls	r0, #1
 8016964:	4770      	bx	lr
 8016966:	4608      	mov	r0, r1
 8016968:	4770      	bx	lr
	...

0801696c <__env_lock>:
 801696c:	4801      	ldr	r0, [pc, #4]	; (8016974 <__env_lock+0x8>)
 801696e:	f7fa b9e9 	b.w	8010d44 <__retarget_lock_acquire_recursive>
 8016972:	bf00      	nop
 8016974:	20005732 	.word	0x20005732

08016978 <__env_unlock>:
 8016978:	4801      	ldr	r0, [pc, #4]	; (8016980 <__env_unlock+0x8>)
 801697a:	f7fa b9e5 	b.w	8010d48 <__retarget_lock_release_recursive>
 801697e:	bf00      	nop
 8016980:	20005732 	.word	0x20005732

08016984 <_fstat_r>:
 8016984:	b538      	push	{r3, r4, r5, lr}
 8016986:	4d07      	ldr	r5, [pc, #28]	; (80169a4 <_fstat_r+0x20>)
 8016988:	2300      	movs	r3, #0
 801698a:	4604      	mov	r4, r0
 801698c:	4608      	mov	r0, r1
 801698e:	4611      	mov	r1, r2
 8016990:	602b      	str	r3, [r5, #0]
 8016992:	f7ec fbd0 	bl	8003136 <_fstat>
 8016996:	1c43      	adds	r3, r0, #1
 8016998:	d102      	bne.n	80169a0 <_fstat_r+0x1c>
 801699a:	682b      	ldr	r3, [r5, #0]
 801699c:	b103      	cbz	r3, 80169a0 <_fstat_r+0x1c>
 801699e:	6023      	str	r3, [r4, #0]
 80169a0:	bd38      	pop	{r3, r4, r5, pc}
 80169a2:	bf00      	nop
 80169a4:	2000573c 	.word	0x2000573c

080169a8 <_isatty_r>:
 80169a8:	b538      	push	{r3, r4, r5, lr}
 80169aa:	4d06      	ldr	r5, [pc, #24]	; (80169c4 <_isatty_r+0x1c>)
 80169ac:	2300      	movs	r3, #0
 80169ae:	4604      	mov	r4, r0
 80169b0:	4608      	mov	r0, r1
 80169b2:	602b      	str	r3, [r5, #0]
 80169b4:	f7ec fbcf 	bl	8003156 <_isatty>
 80169b8:	1c43      	adds	r3, r0, #1
 80169ba:	d102      	bne.n	80169c2 <_isatty_r+0x1a>
 80169bc:	682b      	ldr	r3, [r5, #0]
 80169be:	b103      	cbz	r3, 80169c2 <_isatty_r+0x1a>
 80169c0:	6023      	str	r3, [r4, #0]
 80169c2:	bd38      	pop	{r3, r4, r5, pc}
 80169c4:	2000573c 	.word	0x2000573c

080169c8 <_malloc_usable_size_r>:
 80169c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80169cc:	1f18      	subs	r0, r3, #4
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	bfbc      	itt	lt
 80169d2:	580b      	ldrlt	r3, [r1, r0]
 80169d4:	18c0      	addlt	r0, r0, r3
 80169d6:	4770      	bx	lr

080169d8 <_init>:
 80169d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169da:	bf00      	nop
 80169dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169de:	bc08      	pop	{r3}
 80169e0:	469e      	mov	lr, r3
 80169e2:	4770      	bx	lr

080169e4 <_fini>:
 80169e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169e6:	bf00      	nop
 80169e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80169ea:	bc08      	pop	{r3}
 80169ec:	469e      	mov	lr, r3
 80169ee:	4770      	bx	lr
