// Seed: 1062322799
module module_0;
  initial begin : LABEL_0
    if (id_1) id_1 = 1;
    else assign id_1 = 1 & id_1;
  end
  wire id_2;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3
);
  logic [7:0] id_5;
  assign id_5[1] = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2
);
  wor id_4;
  assign id_4 = 1 == id_1;
  initial
  fork
  join : SymbolIdentifier
  module_0 modCall_1 ();
  assign modCall_1.SymbolIdentifier.id_1 = 0;
endmodule
