# RISCV
RISCV processor design using VERILOG 
