// Seed: 4153427855
module module_0 (
    input wor  id_0,
    input tri0 id_1,
    input tri1 id_2
);
  `define pp_4 0
  always id_5 <= id_5;
  assign module_1.type_17 = 0;
  id_6(
      .id_0(id_0), .id_1(1), .id_2(-1), .id_3(id_0), .id_4(1), .id_5(-1'b0)
  );
  wire id_7;
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    output uwire id_14
);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_11
  );
endmodule : SymbolIdentifier
