// Seed: 2720145048
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg  id_7;
  tri0 id_8, id_9 = 1;
  always @(posedge id_2) id_5 = 1 != id_3;
  initial forever id_7 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
  module_0(
      id_1, id_1, id_3, id_4, id_1, id_2
  );
endmodule
