// Seed: 496677355
module module_0;
  initial if (1) force id_1 = 1;
  assign id_1 = id_1;
  always id_1 = 1;
  supply1 id_2, id_3 = id_1;
  assign id_2 = id_1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wand id_2,
    input tri1 id_3,
    inout wor id_4
);
  tri0 id_6;
  xnor primCall (id_1, id_3, id_4, id_6);
  assign id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_7;
  initial id_1 = id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      1'b0, 1'b0, id_4
  );
endmodule
