// Seed: 1750630081
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri1 id_2
    , id_6,
    output wand id_3,
    input uwire id_4
);
  assign id_6 = id_4;
  parameter id_7 = 1;
  uwire id_8;
  assign id_3 = id_2;
  wire id_9;
  assign id_8 = -1;
  parameter id_10 = id_7[1] == id_7;
  wire id_11;
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd21,
    parameter id_4  = 32'd55,
    parameter id_5  = 32'd19
) (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 _id_4,
    output wire _id_5,
    input tri0 id_6,
    input wor id_7
    , id_17,
    input tri0 id_8,
    output uwire id_9,
    input tri1 _id_10,
    input supply0 id_11,
    output wire id_12,
    output wand id_13,
    input supply0 id_14,
    output supply0 id_15
);
  assign id_17 = -1;
  wire id_18;
  wire [-1  &  id_10 : 1] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_12,
      id_2,
      id_13,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic [id_4 : id_5] id_21;
endmodule
