Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Jun  9 15:09:32 2021
| Host             : DESKTOP-DJCF65G running 64-bit major release  (build 9200)
| Command          : report_power -file FFT_Microblaze_wrapper_power_routed.rpt -pb FFT_Microblaze_wrapper_power_summary_routed.pb -rpx FFT_Microblaze_wrapper_power_routed.rpx
| Design           : FFT_Microblaze_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.297        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.191        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.6         |
| Junction Temperature (C) | 28.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        7 |       --- |             --- |
| Slice Logic              |     0.016 |    16119 |       --- |             --- |
|   LUT as Logic           |     0.013 |     4327 |     53200 |            8.13 |
|   Register               |     0.001 |     9838 |    106400 |            9.25 |
|   CARRY4                 |    <0.001 |      227 |     13300 |            1.71 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   LUT as Shift Register  |    <0.001 |      181 |     17400 |            1.04 |
|   F7/F8 Muxes            |    <0.001 |      415 |     53200 |            0.78 |
|   Others                 |    <0.001 |      537 |       --- |             --- |
| Signals                  |     0.031 |    12878 |       --- |             --- |
| Block RAM                |     0.011 |        5 |       140 |            3.57 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.006 |       12 |       220 |            5.45 |
| I/O                      |    <0.001 |        4 |       200 |            2.00 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.297 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.093 |       0.085 |      0.008 |
| Vccaux    |       1.800 |     0.069 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| Clock                                                            | Domain                                                              | Constraint (ns) |
+------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+
| FFT_Microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | FFT_Microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                       |            33.3 |
| FFT_Microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | FFT_Microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |            33.3 |
| clk_out1_FFT_Microblaze_clk_wiz_1_0                              | FFT_Microblaze_i/clk_wiz_1/inst/clk_out1_FFT_Microblaze_clk_wiz_1_0 |            10.0 |
| clkfbout_FFT_Microblaze_clk_wiz_1_0                              | FFT_Microblaze_i/clk_wiz_1/inst/clkfbout_FFT_Microblaze_clk_wiz_1_0 |            10.0 |
| diff_clock_rtl_clk_p                                             | diff_clock_rtl_clk_p                                                |            10.0 |
+------------------------------------------------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| FFT_Microblaze_wrapper     |     0.191 |
|   FFT_Microblaze_i         |     0.191 |
|     FFT_Butterfly_Axi_Li_0 |     0.076 |
|       inst                 |     0.076 |
|     clk_wiz_1              |     0.107 |
|       inst                 |     0.107 |
|     microblaze_0           |     0.008 |
|       U0                   |     0.008 |
+----------------------------+-----------+


