{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 15:29:18 2024 " "Info: Processing started: Fri Mar 08 15:29:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s1113341_lab03_bonus -c s1113341_lab03_bonus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off s1113341_lab03_bonus -c s1113341_lab03_bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1113341_lab03_bonus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s1113341_lab03_bonus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s1113341_lab03_bonus " "Info: Found entity 1: s1113341_lab03_bonus" {  } { { "s1113341_lab03_bonus.bdf" "" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/s1113341_lab03_bonus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "fulladd.bdf" "" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/fulladd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_adder " "Info: Found entity 1: 4bit_adder" {  } { { "4bit_adder.bdf" "" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/4bit_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "s1113341_lab03_bonus " "Info: Elaborating entity \"s1113341_lab03_bonus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "4bit_adder inst9 " "Warning: Block or symbol \"4bit_adder\" of instance \"inst9\" overlaps another block or symbol" {  } { { "s1113341_lab03_bonus.bdf" "" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/s1113341_lab03_bonus.bdf" { { 392 200 392 488 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst13 " "Warning: Block or symbol \"AND2\" of instance \"inst13\" overlaps another block or symbol" {  } { { "s1113341_lab03_bonus.bdf" "" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/s1113341_lab03_bonus.bdf" { { 248 -16 32 312 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_adder 4bit_adder:inst " "Info: Elaborating entity \"4bit_adder\" for hierarchy \"4bit_adder:inst\"" {  } { { "s1113341_lab03_bonus.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/s1113341_lab03_bonus.bdf" { { 128 264 456 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd 4bit_adder:inst\|fulladd:inst1 " "Info: Elaborating entity \"fulladd\" for hierarchy \"4bit_adder:inst\|fulladd:inst1\"" {  } { { "4bit_adder.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/s1113341_lab03_bonus/4bit_adder.bdf" { { 240 448 544 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 15:29:19 2024 " "Info: Processing ended: Fri Mar 08 15:29:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
