// Seed: 3301902618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_8 = (id_5 - id_7);
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_7 = id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3
    , id_11,
    input tri1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    output uwire id_9
);
  supply0 id_12 = 1'd0, id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13, id_11
  );
endmodule
