============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Dec 06 2021  01:28:43 am
  Module:                 gin
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (251 ps) Late External Delay Assertion at pin pe_value[0]
          Group: clk
     Startpoint: (R) pe_ready[0]
          Clock: (R) clk
       Endpoint: (R) pe_value[0]
          Clock: (R) clk

                     Capture       Launch     
        Path Delay:+    1000            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-     200                  
       Uncertainty:-      30                  
     Required Time:=     770                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     319                  
             Slack:=     251                  

Exceptions/Constraints:
  max_delay                1000            gin.sdc_line_16       
  input_delay              200             gin.sdc_line_7_46_1   
  output_delay             200             gin.sdc_line_12_368_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  pe_ready[0]    -       -      R     (arrival)      1  1.2     0     0     200    (-,-) 
  g7134__8780/ZN -       A4->ZN R     AND4_X1        2  5.9    21    68     268    (-,-) 
  g7077__9906/ZN -       A2->ZN F     NAND3_X1       1  1.6    12    23     291    (-,-) 
  g7071__2703/ZN -       A1->ZN R     NOR4_X1        4  4.4    68    76     367    (-,-) 
  g7067__7114/ZN -       A1->ZN R     AND4_X1       17 17.5    46   115     482    (-,-) 
  g7006__7118/ZN -       A1->ZN R     AND2_X1        1  0.4     7    37     519    (-,-) 
  pe_value[0]    <<<     -      R     (port)         -    -     -     0     519    (-,-) 
#----------------------------------------------------------------------------------------

