#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr  4 16:15:56 2024
# Process ID: 8228
# Current directory: C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.runs/synth_1
# Command line: vivado.exe -log moore_10010.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source moore_10010.tcl
# Log file: C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.runs/synth_1/moore_10010.vds
# Journal file: C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source moore_10010.tcl -notrace
WARNING: [Board 49-62] Preset file C:/Xilinx/Vivado/2019.2/data/boards/board_files/nexys4/B.1/preset.xml is not available
WARNING: [Board 49-55] Pin file C:/Xilinx/Vivado/2019.2/data/boards/board_files/nexys4/B.1/part0_pins.xml is not available
WARNING: [Board 49-69] Validation failed for board file C:/Xilinx/Vivado/2019.2/data/boards/board_files/nexys4/B.1/board.xml:
 Pin Map file does not provide LOC constraints for acl_miso_iCOMP : digilentinc.com:nexys4:part0:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2019.2/data/boards/board_files/nexys4/B.1/board.xml
Command: synth_design -top moore_10010 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 968.781 ; gain = 233.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'moore_10010' [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:22]
	Parameter A bound to: 3'b000 
	Parameter B bound to: 3'b001 
	Parameter C bound to: 3'b010 
	Parameter D bound to: 3'b011 
	Parameter E bound to: 3'b100 
	Parameter F bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/clock_divider.v:23]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:54]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:63]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:72]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:81]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:97]
INFO: [Synth 8-6155] done synthesizing module 'moore_10010' (2#1) [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/sources_1/new/moore_10010.v:22]
WARNING: [Synth 8-3917] design moore_10010 has port z driven by constant 0
WARNING: [Synth 8-3331] design clock_divider has unconnected port rst
WARNING: [Synth 8-3331] design moore_10010 has unconnected port w
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1042.055 ; gain = 306.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1042.055 ; gain = 306.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1042.055 ; gain = 306.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1042.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/constrs_1/new/moore_10010.xdc]
Finished Parsing XDC File [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/constrs_1/new/moore_10010.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.srcs/constrs_1/new/moore_10010.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/moore_10010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/moore_10010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1095.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1095.742 ; gain = 360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1095.742 ; gain = 360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1095.742 ; gain = 360.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1095.742 ; gain = 360.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design moore_10010 has port z driven by constant 0
WARNING: [Synth 8-3331] design moore_10010 has unconnected port w
WARNING: [Synth 8-3331] design moore_10010 has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1095.742 ; gain = 360.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1110.508 ; gain = 375.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1110.508 ; gain = 375.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1120.570 ; gain = 385.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |FDRE   |    28|
|5     |IBUF   |     1|
|6     |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    40|
|2     |  inst   |clock_divider |    36|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.320 ; gain = 346.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1135.320 ; gain = 400.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1147.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1153.207 ; gain = 707.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/22110169_22110203_LAB10/22110169_22110203_LAB10.runs/synth_1/moore_10010.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file moore_10010_utilization_synth.rpt -pb moore_10010_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 16:16:57 2024...
