
---------- Begin Simulation Statistics ----------
final_tick                                52480575500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67473528                       # Number of bytes of host memory used
host_seconds                                  1764.12                       # Real time elapsed on the host
host_tick_rate                               29748833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.052481                       # Number of seconds simulated
sim_ticks                                 52480575500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 176186609                       # number of cc regfile reads
system.cpu.cc_regfile_writes                171456407                       # number of cc regfile writes
system.cpu.committedInsts::0                 99999993                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199999993                       # Number of Instructions Simulated
system.cpu.committedOps::0                  155229006                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  155229019                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              310458025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.049612                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.049612                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.524806                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  14881732                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 11428933                       # number of floating regfile writes
system.cpu.idleCycles                           93062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1375408                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              12212917                       # Number of branches executed
system.cpu.iew.exec_branches::1              12209392                       # Number of branches executed
system.cpu.iew.exec_branches::total          24422309                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.265503                       # Inst execution rate
system.cpu.iew.exec_refs::0                  44877052                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  44866481                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              89743533                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                13754502                       # Number of stores executed
system.cpu.iew.exec_stores::1                13752707                       # Number of stores executed
system.cpu.iew.exec_stores::total            27507209                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9013205                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              67724385                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1832                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28304435                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           364594635                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           31122550                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           31113774                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       62236324                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2964737                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             342750917                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1432482                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1229885                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1260788                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3730734                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3649                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       649059                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         726349                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              228719308                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              228724301                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          457443609                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  171242187                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  171180693                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              342422880                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.566768                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.566640                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.566704                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              129630709                       # num instructions producing a value
system.cpu.iew.wb_producers::1              129604259                       # num instructions producing a value
system.cpu.iew.wb_producers::total          259234968                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.631482                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.630896                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.262377                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   171305483                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   171245107                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               342550590                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                584510597                       # number of integer regfile reads
system.cpu.int_regfile_writes               274973065                       # number of integer regfile writes
system.cpu.ipc::0                            0.952733                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.952733                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.905467                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2235305      1.29%      1.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119667311     68.95%     70.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   64      0.00%     70.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41708      0.02%     70.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1680974      0.97%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1460      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8621      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               103508      0.06%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18798      0.01%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356579      1.93%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2578      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           41897      0.02%     73.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          21722      0.01%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32322815     18.62%     91.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12802830      7.38%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          106949      0.06%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1148940      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173562065                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           2235151      1.29%      1.29% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             119617221     68.94%     70.23% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   65      0.00%     70.23% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 41616      0.02%     70.25% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1680855      0.97%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1473      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8598      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu               103131      0.06%     71.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    6      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                18588      0.01%     71.30% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             3356512      1.93%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               2537      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           41839      0.02%     73.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     73.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          21730      0.01%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             32313704     18.62%     91.89% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12801402      7.38%     99.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          115563      0.07%     99.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1152128      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              173512119                       # Type of FU issued
system.cpu.iq.FU_type::total                347074184      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                17582074                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            31431623                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     13700879                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14619972                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 62123240                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 62106586                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            124229826                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.178991                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.178943                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.357935                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                26750909     21.53%     21.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     47      0.00%     21.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  136786      0.11%     21.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                803993      0.65%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   722      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   3486      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7959      0.01%     22.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6754      0.01%     22.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1057188      0.85%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 1438      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                46      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                9      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               78692677     63.34%     86.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              16767812     13.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              573283951                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1017103901                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    328722001                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         404114816                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  364591975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 347074184                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2660                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        54136511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1256773                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            254                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     83646599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     104868090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.309626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.805001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12383597     11.81%     11.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4832510      4.61%     16.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15880223     15.14%     31.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19374558     18.48%     50.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            20008295     19.08%     69.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23631402     22.53%     91.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7308275      6.97%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1276126      1.22%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              173104      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       104868090                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.306692                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2492294                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           649079                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33875897                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14153693                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2520750                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           631234                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             33848488                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14150742                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               141199914                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1404                       # number of misc regfile writes
system.cpu.numCycles                        104961152                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   85                       # Number of system calls
system.cpu.workload1.numSyscalls                   85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        29330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        124353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       865010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1730722                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            220                       # Total number of snoops made to the snoop filter.
sim_insts                                   199999993                       # Number of instructions simulated
sim_ops                                     310458025                       # Number of ops (including micro ops) simulated
host_inst_rate                                 113371                       # Simulator instruction rate (inst/s)
host_op_rate                                   175984                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                33650908                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22819305                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1266499                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17325786                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17257316                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.604809                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 4872437                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                103                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           37084                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              22723                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14361                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2957                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        51729229                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2406                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1255360                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    104285446                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.977002                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.747011                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25197331     24.16%     24.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14778596     14.17%     38.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        15058816     14.44%     52.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13399077     12.85%     65.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         8702365      8.34%     73.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4909275      4.71%     78.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4456196      4.27%     82.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2998765      2.88%     85.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        14785025     14.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    104285446                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99999993                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199999993                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           155229006                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           155229019                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       310458025                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 42788453                       # Number of memory references committed
system.cpu.commit.memRefs::1                 42788460                       # Number of memory references committed
system.cpu.commit.memRefs::total             85576913                       # Number of memory references committed
system.cpu.commit.loads::0                   29449876                       # Number of loads committed
system.cpu.commit.loads::1                   29449883                       # Number of loads committed
system.cpu.commit.loads::total               58899759                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      334                       # Number of memory barriers committed
system.cpu.commit.membars::1                      334                       # Number of memory barriers committed
system.cpu.commit.membars::total                  668                       # Number of memory barriers committed
system.cpu.commit.branches::0                10778507                       # Number of branches committed
system.cpu.commit.branches::1                10778507                       # Number of branches committed
system.cpu.commit.branches::total            21557014                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 6695840                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 6695840                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            13391680                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                149456633                       # Number of committed integer instructions.
system.cpu.commit.integer::1                149456646                       # Number of committed integer instructions.
system.cpu.commit.integer::total            298913279                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0            1895992                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1895992                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        3791984                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916505      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105360616     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674215      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35477      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3354093      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29407281     18.94%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227999      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42595      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110578      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155229006                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1916505      1.23%      1.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    105360622     67.87%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           38      0.00%     69.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        40525      0.03%     69.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1674215      1.08%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1248      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     70.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7936      0.01%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     70.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        35477      0.02%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            6      0.00%     70.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        16318      0.01%     70.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      3354093      2.16%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         2037      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        21026      0.01%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        10513      0.01%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     29407288     18.94%     91.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12227999      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        42595      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1110578      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    155229019                       # Class of committed instruction
system.cpu.commit.committedInstType::total    310458025      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      14785025                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     79436667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         79436667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     79436667                       # number of overall hits
system.cpu.dcache.overall_hits::total        79436667                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1501672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1501672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1501672                       # number of overall misses
system.cpu.dcache.overall_misses::total       1501672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24822542296                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24822542296                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24822542296                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24822542296                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     80938339                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     80938339                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     80938339                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     80938339                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018553                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16529.936162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16529.936162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16529.936162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16529.936162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       226908                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2899                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.271128                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       858944                       # number of writebacks
system.cpu.dcache.writebacks::total            858944                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       642538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       642538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       642538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       642538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       859134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       859134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       859134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       859134                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14417129296                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14417129296                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14417129296                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14417129296                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010615                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16781.001911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16781.001911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16781.001911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16781.001911                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19159                       # number of replacements
system.cpu.dcache.expired                      839785                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     52844835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        52844835                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1416347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1416347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19526297000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19526297000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     54261182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     54261182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13786.379327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13786.379327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       642513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       642513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       773834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       773834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9206601500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9206601500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11897.385615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11897.385615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26591832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26591832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        85325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5296245296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5296245296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26677157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26677157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62071.436226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62071.436226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        85300                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85300                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5210527796                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5210527796                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61084.733834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61084.733834                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           190.426051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80295801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            859134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.461324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   190.426051                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.371926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.371926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         648365846                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        648365846                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 62153393                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              41682636                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  91028661                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              13610702                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1260788                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             15858980                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11890                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              371729906                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4402938                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    62330420                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27522869                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       1209739                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        149188                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1039619                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      242824699                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33650908                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22152476                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     103659640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1272305                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1664                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   77                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  71476206                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3893                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      681                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           104868090                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.497027                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.503168                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   167090      0.16%      0.16% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  52411626     49.98%     50.14% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  52289374     49.86%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             104868090                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          104868090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.712084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.821471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24792438     23.64%     23.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  3382409      3.23%     26.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 11173756     10.66%     37.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11234557     10.71%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11143199     10.63%     58.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 11626203     11.09%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  9734532      9.28%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5513453      5.26%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16267543     15.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            104868090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.320603                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.313472                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     71468147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         71468147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     71468147                       # number of overall hits
system.cpu.icache.overall_hits::total        71468147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8056                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8056                       # number of overall misses
system.cpu.icache.overall_misses::total          8056                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    393823500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    393823500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    393823500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    393823500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     71476203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     71476203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     71476203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     71476203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48885.737339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48885.737339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48885.737339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48885.737339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          256                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    25.600000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6066                       # number of writebacks
system.cpu.icache.writebacks::total              6066                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1478                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1478                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1478                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1478                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    328118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    328118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    328118500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    328118500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49881.194892                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49881.194892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49881.194892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49881.194892                       # average overall mshr miss latency
system.cpu.icache.replacements                   6066                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     71468147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        71468147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8056                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    393823500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    393823500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     71476203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     71476203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48885.737339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48885.737339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1478                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1478                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    328118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    328118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49881.194892                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49881.194892                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.882575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            71474725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10865.722864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.882575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         571816202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        571816202                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    71477278                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2442                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3965979                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4425995                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1711                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1830                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 815115                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     3983396                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 4398588                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1676                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                1819                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 812165                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   1422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  52480575500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1260788                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 71871167                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                21251656                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          35004                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  94228103                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21089462                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              366906302                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2169107                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0             130502                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             130070                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         260572                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             3735136                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             3739800                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         7474936                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 769                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 842                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            1611                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             4410812                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             4433322                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total         8844134                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0       624695                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1       627382                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      1252077                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           487576542                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1002664203                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                627654014                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  15313823                       # Number of floating rename lookups
system.cpu.rename.committedMaps             423709509                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 63866817                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1479                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1435                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  29870830                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1117278362                       # The number of ROB reads
system.cpu.rob.writes                       731646584                       # The number of ROB writes
system.cpu.thread21941.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21941.numOps               155229019                       # Number of Ops committed
system.cpu.thread21941.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               768374                       # number of demand (read+write) hits
system.l2.demand_hits::total                   770755                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2381                       # number of overall hits
system.l2.overall_hits::.cpu.data              768374                       # number of overall hits
system.l2.overall_hits::total                  770755                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              90760                       # number of demand (read+write) misses
system.l2.demand_misses::total                  94956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4196                       # number of overall misses
system.l2.overall_misses::.cpu.data             90760                       # number of overall misses
system.l2.overall_misses::total                 94956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    304634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6268680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6573314500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    304634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6268680000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6573314500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           859134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               865711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          859134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              865711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.637981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.105641                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.637981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.105641                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72601.167779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69068.752755                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69224.846245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72601.167779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69068.752755                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69224.846245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  2                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              2                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               21556                       # number of writebacks
system.l2.writebacks::total                     21556                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          4196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         90753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             94949                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        90753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95023                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    279458500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5723821000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6003279500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    279458500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5723821000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      4914887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6008194387                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.637981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.105633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109677                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.637981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.105633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109763                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66601.167779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63070.322744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63226.358361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66601.167779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63070.322744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66417.391892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63228.843406                       # average overall mshr miss latency
system.l2.replacements                          29550                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       801636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           801636                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       801636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       801636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        63342                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            63342                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        63342                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        63342                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           74                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             74                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      4914887                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      4914887                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66417.391892                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66417.391892                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             12098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12098                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4995251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4995251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         85302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.858174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68237.405060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68237.405060                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4556027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4556027000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.858174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62237.405060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62237.405060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    304634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    304634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.637981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.637981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72601.167779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72601.167779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    279458500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    279458500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.637981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.637981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66601.167779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66601.167779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        756276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            756276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1273429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1273429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       773832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        773832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.022687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72535.258601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72535.258601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1167794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1167794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66544.760385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66544.760385                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     128                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 128                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    24                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 62679.071941                       # Cycle average of tags in use
system.l2.tags.total_refs                     1730756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.202007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.753110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2581.304085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     59995.247652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    46.767093                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.039388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.915455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956407                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         65489                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        64983                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000717                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999283                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27786110                       # Number of tag accesses
system.l2.tags.data_accesses                 27786110                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples     10758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     45407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.018584989652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds          592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds          592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             118537                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             10125                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      47573                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     10758                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    47573                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   10758                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    28                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.21                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     52.95                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                47573                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               10758                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  27678                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  19264                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    447                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    141                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                   509                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   535                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   587                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                   593                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                   595                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                   597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                   593                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                   601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                   597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                   648                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                   683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                   603                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                   594                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                   593                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                   592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                   592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples          592                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     80.283784                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.578020                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1194.816803                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511          591     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28672-29183            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          592                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          592                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.065878                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.046219                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.829277                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              53      8.95%      8.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              22      3.72%     12.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             354     59.80%     72.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             159     26.86%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          592                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   1792                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                3044672                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              688512                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                    58.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    13.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  52425182000                       # Total gap between requests
system.mem_ctrls0.avgGap                    898753.36                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       134528                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      2906048                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher         2304                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks       684480                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2563386.523838710506                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 55373783.010439738631                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 43901.957591909406                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 13042539.901263086125                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         2102                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        45435                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           36                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks        10758                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     61168738                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   1162418170                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       819026                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 2628522908363                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     29100.26                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     25584.20                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     22750.72                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 244331930.50                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       134528                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      2907840                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      3044672                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks       688512                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total       688512                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         2102                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        45435                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         47573                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks        10758                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total        10758                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2563387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data     55407929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        43902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total        58015217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2563387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2563387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks     13119368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total       13119368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks     13119368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2563387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data     55407929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        43902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total       71134586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               47545                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts              10695                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         1486                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         1441                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         1414                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         1404                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         1350                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         1271                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         1365                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         1358                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         1463                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         1425                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         1321                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         1305                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         1259                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         1380                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         1369                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         1494                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         1447                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         1611                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         1458                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         1685                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         1625                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         1711                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         1594                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         1591                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         1628                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         1669                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         1610                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         1620                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         1589                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         1568                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         1584                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         1450                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0          333                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1          358                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2          335                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3          342                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4          307                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5          320                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6          315                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7          309                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8          301                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9          358                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10          271                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11          315                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12          272                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13          336                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14          293                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15          319                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16          345                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17          382                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18          269                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19          380                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20          381                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21          371                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22          373                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23          338                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24          345                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25          367                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26          354                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27          321                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28          333                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29          379                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30          333                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31          340                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              392748794                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            158419940                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        1224405934                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat                8260.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          25752.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              40820                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits              7133                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           85.86                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          66.69                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples        10287                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   362.336930                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   225.496470                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   351.115297                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         2257     21.94%     21.94% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         3259     31.68%     53.62% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         1301     12.65%     66.27% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511          723      7.03%     73.30% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          409      3.98%     77.27% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          211      2.05%     79.32% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          177      1.72%     81.04% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          125      1.22%     82.26% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         1825     17.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total        10287                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              3042880                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten            684480                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW              57.981071                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW              13.042540                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   0.37                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              82.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   14146659.072000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   18807801.868800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  92980632.864000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 19108193.664000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 9337445207.328062                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 5051492850.298589                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 30377946998.784740                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 44911928343.880371                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   855.781933                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  46425858059                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2359000000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   3695717441                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   17935942.752000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   23845605.940800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  107008699.391998                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 21088921.056000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 9337445207.328062                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 7229352589.805705                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 28704563244.134995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 45441240210.409950                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   865.867795                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  43852611327                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2359000000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   6268964173                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples     10798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      2094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     45294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.018025565652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds          593                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds          593                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             118350                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             10157                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      47450                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     10798                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    47450                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   10798                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    24                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.23                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     53.03                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                47450                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               10798                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  27542                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  19244                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    465                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    148                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   522                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   545                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   588                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   598                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   595                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   596                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   598                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   602                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   606                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   649                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                   594                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   593                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   593                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                   593                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples          593                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     79.939292                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.513331                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1172.561669                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511          592     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28160-28671            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          593                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          593                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.106239                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.087803                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.803610                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              48      8.09%      8.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              16      2.70%     10.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             356     60.03%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             172     29.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          593                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   1536                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                3036800                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              691072                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                    57.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    13.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  52450013000                       # Total gap between requests
system.mem_ctrls1.avgGap                    900460.32                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       134016                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      2898816                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         2432                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks       687168                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2553630.533262730576                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 55235979.643554024398                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 46340.955235904374                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 13093758.851786980405                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         2094                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        45318                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           38                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks        10798                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     60274312                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   1158993120                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       963290                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 2589023831802                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28784.29                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     25574.67                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     25349.74                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 239768830.51                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       134016                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      2900352                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      3036800                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       134016                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       134016                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks       691072                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total       691072                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         2094                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        45318                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         47450                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks        10798                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total        10798                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2553631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data     55265248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        46341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total        57865219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2553631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2553631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks     13168148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total       13168148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks     13168148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2553631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data     55265248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        46341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total       71033367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               47426                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts              10737                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         1470                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         1443                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         1429                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         1402                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         1324                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         1284                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         1360                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         1360                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         1469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         1408                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         1308                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         1301                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         1260                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         1359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         1362                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         1486                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         1452                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         1585                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         1445                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         1660                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         1642                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         1718                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         1588                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         1602                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         1625                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         1667                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         1608                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         1622                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         1588                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         1566                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         1590                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         1443                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0          348                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1          380                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2          308                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3          332                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4          320                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5          328                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6          320                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7          322                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8          327                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9          335                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10          309                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11          303                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12          255                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13          340                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14          322                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15          336                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16          347                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17          359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18          279                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19          381                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20          358                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21          366                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22          359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23          345                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24          356                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25          376                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26          329                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27          336                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28          351                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29          349                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30          330                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31          331                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              390655130                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            158023432                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        1220230722                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat                8237.15                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          25729.15                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              40737                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits              7196                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           85.90                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          67.02                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples        10230                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   363.874096                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   226.281944                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   351.485497                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         2262     22.11%     22.11% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         3175     31.04%     53.15% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383         1277     12.48%     65.63% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511          785      7.67%     73.30% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          379      3.70%     77.01% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          210      2.05%     79.06% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          190      1.86%     80.92% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          152      1.49%     82.40% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         1800     17.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total        10230                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              3035264                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten            687168                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW              57.835951                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW              13.093759                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   0.37                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              82.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   14106115.296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   18753899.438400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  92644127.520000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 19487801.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 9337445207.328062                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 5056322309.741790                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 30374236227.687141                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 44912995688.771568                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   855.802271                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  46420287820                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2359000000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   3701287680                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   17798717.664000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   23663166.945599                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  106844653.036799                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 20867169.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 9337445207.328062                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 7229688047.568894                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 28704305491.277416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 45440612453.613174                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   865.855834                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  43851332945                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2359000000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   6270242555                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21556                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7774                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73204                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73204                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21819                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       109870                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       109506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       219376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 219376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      3733184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      3727872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      7461056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7461056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95023                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           116410400                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           116223410                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          502419037                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            780410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7994                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85302                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85302                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       773832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19221                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2577212                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2596433                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       809152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    109956992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              110766144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           29667                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1379648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           895378                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000283                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016807                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 895125     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    253      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             895378                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52480575500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1730371000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9907918                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1288715471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
