
solenoid_GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080015d0  080015d0  000115d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080015f4  080015f4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080015f4  080015f4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080015f4  080015f4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080015f4  080015f4  000115f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080015f8  080015f8  000115f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080015fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  2000000c  08001608  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000054  08001608  00020054  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009041  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000168a  00000000  00000000  00029076  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000518  00000000  00000000  0002a700  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000480  00000000  00000000  0002ac18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001440f  00000000  00000000  0002b098  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000053ca  00000000  00000000  0003f4a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b27f  00000000  00000000  00044871  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000afaf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001334  00000000  00000000  000afb6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080015b8 	.word	0x080015b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080015b8 	.word	0x080015b8

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fa03 	bl	8000568 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 f8e4 	bl	8001334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fa0d 	bl	80005b6 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80001b4:	f000 f9e3 	bl	800057e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	2b00      	cmp	r3, #0
 800021c:	d101      	bne.n	8000222 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e0ed      	b.n	80003fe <HAL_CAN_Init+0x1ee>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000228:	b2db      	uxtb	r3, r3
 800022a:	2b00      	cmp	r3, #0
 800022c:	d102      	bne.n	8000234 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800022e:	6878      	ldr	r0, [r7, #4]
 8000230:	f001 f8b2 	bl	8001398 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	f022 0202 	bic.w	r2, r2, #2
 8000242:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000244:	f7ff ffda 	bl	80001fc <HAL_GetTick>
 8000248:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800024a:	e012      	b.n	8000272 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800024c:	f7ff ffd6 	bl	80001fc <HAL_GetTick>
 8000250:	4602      	mov	r2, r0
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	2b0a      	cmp	r3, #10
 8000258:	d90b      	bls.n	8000272 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800025e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2205      	movs	r2, #5
 800026a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800026e:	2301      	movs	r3, #1
 8000270:	e0c5      	b.n	80003fe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	685b      	ldr	r3, [r3, #4]
 8000278:	f003 0302 	and.w	r3, r3, #2
 800027c:	2b00      	cmp	r3, #0
 800027e:	d1e5      	bne.n	800024c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	f042 0201 	orr.w	r2, r2, #1
 800028e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000290:	f7ff ffb4 	bl	80001fc <HAL_GetTick>
 8000294:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000296:	e012      	b.n	80002be <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000298:	f7ff ffb0 	bl	80001fc <HAL_GetTick>
 800029c:	4602      	mov	r2, r0
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	1ad3      	subs	r3, r2, r3
 80002a2:	2b0a      	cmp	r3, #10
 80002a4:	d90b      	bls.n	80002be <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002aa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2205      	movs	r2, #5
 80002b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80002ba:	2301      	movs	r3, #1
 80002bc:	e09f      	b.n	80003fe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	685b      	ldr	r3, [r3, #4]
 80002c4:	f003 0301 	and.w	r3, r3, #1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d0e5      	beq.n	8000298 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	7e1b      	ldrb	r3, [r3, #24]
 80002d0:	2b01      	cmp	r3, #1
 80002d2:	d108      	bne.n	80002e6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	681a      	ldr	r2, [r3, #0]
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	e007      	b.n	80002f6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	681a      	ldr	r2, [r3, #0]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80002f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	7e5b      	ldrb	r3, [r3, #25]
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d108      	bne.n	8000310 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	681a      	ldr	r2, [r3, #0]
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	e007      	b.n	8000320 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	681a      	ldr	r2, [r3, #0]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800031e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	7e9b      	ldrb	r3, [r3, #26]
 8000324:	2b01      	cmp	r3, #1
 8000326:	d108      	bne.n	800033a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	681a      	ldr	r2, [r3, #0]
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	f042 0220 	orr.w	r2, r2, #32
 8000336:	601a      	str	r2, [r3, #0]
 8000338:	e007      	b.n	800034a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	f022 0220 	bic.w	r2, r2, #32
 8000348:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	7edb      	ldrb	r3, [r3, #27]
 800034e:	2b01      	cmp	r3, #1
 8000350:	d108      	bne.n	8000364 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	681a      	ldr	r2, [r3, #0]
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	f022 0210 	bic.w	r2, r2, #16
 8000360:	601a      	str	r2, [r3, #0]
 8000362:	e007      	b.n	8000374 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	681a      	ldr	r2, [r3, #0]
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f042 0210 	orr.w	r2, r2, #16
 8000372:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	7f1b      	ldrb	r3, [r3, #28]
 8000378:	2b01      	cmp	r3, #1
 800037a:	d108      	bne.n	800038e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	681a      	ldr	r2, [r3, #0]
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f042 0208 	orr.w	r2, r2, #8
 800038a:	601a      	str	r2, [r3, #0]
 800038c:	e007      	b.n	800039e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	681a      	ldr	r2, [r3, #0]
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	f022 0208 	bic.w	r2, r2, #8
 800039c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	7f5b      	ldrb	r3, [r3, #29]
 80003a2:	2b01      	cmp	r3, #1
 80003a4:	d108      	bne.n	80003b8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	f042 0204 	orr.w	r2, r2, #4
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	e007      	b.n	80003c8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	f022 0204 	bic.w	r2, r2, #4
 80003c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	689a      	ldr	r2, [r3, #8]
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	68db      	ldr	r3, [r3, #12]
 80003d0:	431a      	orrs	r2, r3
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	691b      	ldr	r3, [r3, #16]
 80003d6:	431a      	orrs	r2, r3
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	695b      	ldr	r3, [r3, #20]
 80003dc:	ea42 0103 	orr.w	r1, r2, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	685b      	ldr	r3, [r3, #4]
 80003e4:	1e5a      	subs	r2, r3, #1
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	430a      	orrs	r2, r1
 80003ec:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	2200      	movs	r2, #0
 80003f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	2201      	movs	r2, #1
 80003f8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80003fc:	2300      	movs	r3, #0
}
 80003fe:	4618      	mov	r0, r3
 8000400:	3710      	adds	r7, #16
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
	...

08000408 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000408:	b480      	push	{r7}
 800040a:	b085      	sub	sp, #20
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	f003 0307 	and.w	r3, r3, #7
 8000416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000418:	4b0c      	ldr	r3, [pc, #48]	; (800044c <NVIC_SetPriorityGrouping+0x44>)
 800041a:	68db      	ldr	r3, [r3, #12]
 800041c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800041e:	68ba      	ldr	r2, [r7, #8]
 8000420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000424:	4013      	ands	r3, r2
 8000426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800043a:	4a04      	ldr	r2, [pc, #16]	; (800044c <NVIC_SetPriorityGrouping+0x44>)
 800043c:	68bb      	ldr	r3, [r7, #8]
 800043e:	60d3      	str	r3, [r2, #12]
}
 8000440:	bf00      	nop
 8000442:	3714      	adds	r7, #20
 8000444:	46bd      	mov	sp, r7
 8000446:	bc80      	pop	{r7}
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	e000ed00 	.word	0xe000ed00

08000450 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000454:	4b04      	ldr	r3, [pc, #16]	; (8000468 <NVIC_GetPriorityGrouping+0x18>)
 8000456:	68db      	ldr	r3, [r3, #12]
 8000458:	0a1b      	lsrs	r3, r3, #8
 800045a:	f003 0307 	and.w	r3, r3, #7
}
 800045e:	4618      	mov	r0, r3
 8000460:	46bd      	mov	sp, r7
 8000462:	bc80      	pop	{r7}
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	e000ed00 	.word	0xe000ed00

0800046c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	4603      	mov	r3, r0
 8000474:	6039      	str	r1, [r7, #0]
 8000476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800047c:	2b00      	cmp	r3, #0
 800047e:	da0b      	bge.n	8000498 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	b2da      	uxtb	r2, r3
 8000484:	490c      	ldr	r1, [pc, #48]	; (80004b8 <NVIC_SetPriority+0x4c>)
 8000486:	79fb      	ldrb	r3, [r7, #7]
 8000488:	f003 030f 	and.w	r3, r3, #15
 800048c:	3b04      	subs	r3, #4
 800048e:	0112      	lsls	r2, r2, #4
 8000490:	b2d2      	uxtb	r2, r2
 8000492:	440b      	add	r3, r1
 8000494:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000496:	e009      	b.n	80004ac <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	b2da      	uxtb	r2, r3
 800049c:	4907      	ldr	r1, [pc, #28]	; (80004bc <NVIC_SetPriority+0x50>)
 800049e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a2:	0112      	lsls	r2, r2, #4
 80004a4:	b2d2      	uxtb	r2, r2
 80004a6:	440b      	add	r3, r1
 80004a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bc80      	pop	{r7}
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	e000ed00 	.word	0xe000ed00
 80004bc:	e000e100 	.word	0xe000e100

080004c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b089      	sub	sp, #36	; 0x24
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	f003 0307 	and.w	r3, r3, #7
 80004d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80004d4:	69fb      	ldr	r3, [r7, #28]
 80004d6:	f1c3 0307 	rsb	r3, r3, #7
 80004da:	2b04      	cmp	r3, #4
 80004dc:	bf28      	it	cs
 80004de:	2304      	movcs	r3, #4
 80004e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80004e2:	69fb      	ldr	r3, [r7, #28]
 80004e4:	3304      	adds	r3, #4
 80004e6:	2b06      	cmp	r3, #6
 80004e8:	d902      	bls.n	80004f0 <NVIC_EncodePriority+0x30>
 80004ea:	69fb      	ldr	r3, [r7, #28]
 80004ec:	3b03      	subs	r3, #3
 80004ee:	e000      	b.n	80004f2 <NVIC_EncodePriority+0x32>
 80004f0:	2300      	movs	r3, #0
 80004f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80004f8:	69bb      	ldr	r3, [r7, #24]
 80004fa:	fa02 f303 	lsl.w	r3, r2, r3
 80004fe:	43da      	mvns	r2, r3
 8000500:	68bb      	ldr	r3, [r7, #8]
 8000502:	401a      	ands	r2, r3
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000508:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	fa01 f303 	lsl.w	r3, r1, r3
 8000512:	43d9      	mvns	r1, r3
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000518:	4313      	orrs	r3, r2
         );
}
 800051a:	4618      	mov	r0, r3
 800051c:	3724      	adds	r7, #36	; 0x24
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr

08000524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	3b01      	subs	r3, #1
 8000530:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000534:	d301      	bcc.n	800053a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000536:	2301      	movs	r3, #1
 8000538:	e00f      	b.n	800055a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800053a:	4a0a      	ldr	r2, [pc, #40]	; (8000564 <SysTick_Config+0x40>)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	3b01      	subs	r3, #1
 8000540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000542:	210f      	movs	r1, #15
 8000544:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000548:	f7ff ff90 	bl	800046c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800054c:	4b05      	ldr	r3, [pc, #20]	; (8000564 <SysTick_Config+0x40>)
 800054e:	2200      	movs	r2, #0
 8000550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000552:	4b04      	ldr	r3, [pc, #16]	; (8000564 <SysTick_Config+0x40>)
 8000554:	2207      	movs	r2, #7
 8000556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000558:	2300      	movs	r3, #0
}
 800055a:	4618      	mov	r0, r3
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	e000e010 	.word	0xe000e010

08000568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000570:	6878      	ldr	r0, [r7, #4]
 8000572:	f7ff ff49 	bl	8000408 <NVIC_SetPriorityGrouping>
}
 8000576:	bf00      	nop
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800057e:	b580      	push	{r7, lr}
 8000580:	b086      	sub	sp, #24
 8000582:	af00      	add	r7, sp, #0
 8000584:	4603      	mov	r3, r0
 8000586:	60b9      	str	r1, [r7, #8]
 8000588:	607a      	str	r2, [r7, #4]
 800058a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000590:	f7ff ff5e 	bl	8000450 <NVIC_GetPriorityGrouping>
 8000594:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000596:	687a      	ldr	r2, [r7, #4]
 8000598:	68b9      	ldr	r1, [r7, #8]
 800059a:	6978      	ldr	r0, [r7, #20]
 800059c:	f7ff ff90 	bl	80004c0 <NVIC_EncodePriority>
 80005a0:	4602      	mov	r2, r0
 80005a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005a6:	4611      	mov	r1, r2
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff ff5f 	bl	800046c <NVIC_SetPriority>
}
 80005ae:	bf00      	nop
 80005b0:	3718      	adds	r7, #24
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}

080005b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005b6:	b580      	push	{r7, lr}
 80005b8:	b082      	sub	sp, #8
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	f7ff ffb0 	bl	8000524 <SysTick_Config>
 80005c4:	4603      	mov	r3, r0
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b08b      	sub	sp, #44	; 0x2c
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80005da:	2300      	movs	r3, #0
 80005dc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80005de:	2300      	movs	r3, #0
 80005e0:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80005e6:	2300      	movs	r3, #0
 80005e8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80005ea:	2300      	movs	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80005ee:	2300      	movs	r3, #0
 80005f0:	627b      	str	r3, [r7, #36]	; 0x24
 80005f2:	e127      	b.n	8000844 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80005f4:	2201      	movs	r2, #1
 80005f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005f8:	fa02 f303 	lsl.w	r3, r2, r3
 80005fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	69fa      	ldr	r2, [r7, #28]
 8000604:	4013      	ands	r3, r2
 8000606:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000608:	69ba      	ldr	r2, [r7, #24]
 800060a:	69fb      	ldr	r3, [r7, #28]
 800060c:	429a      	cmp	r2, r3
 800060e:	f040 8116 	bne.w	800083e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	2b12      	cmp	r3, #18
 8000618:	d034      	beq.n	8000684 <HAL_GPIO_Init+0xb4>
 800061a:	2b12      	cmp	r3, #18
 800061c:	d80d      	bhi.n	800063a <HAL_GPIO_Init+0x6a>
 800061e:	2b02      	cmp	r3, #2
 8000620:	d02b      	beq.n	800067a <HAL_GPIO_Init+0xaa>
 8000622:	2b02      	cmp	r3, #2
 8000624:	d804      	bhi.n	8000630 <HAL_GPIO_Init+0x60>
 8000626:	2b00      	cmp	r3, #0
 8000628:	d031      	beq.n	800068e <HAL_GPIO_Init+0xbe>
 800062a:	2b01      	cmp	r3, #1
 800062c:	d01c      	beq.n	8000668 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800062e:	e048      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000630:	2b03      	cmp	r3, #3
 8000632:	d043      	beq.n	80006bc <HAL_GPIO_Init+0xec>
 8000634:	2b11      	cmp	r3, #17
 8000636:	d01b      	beq.n	8000670 <HAL_GPIO_Init+0xa0>
          break;
 8000638:	e043      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800063a:	4a87      	ldr	r2, [pc, #540]	; (8000858 <HAL_GPIO_Init+0x288>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d026      	beq.n	800068e <HAL_GPIO_Init+0xbe>
 8000640:	4a85      	ldr	r2, [pc, #532]	; (8000858 <HAL_GPIO_Init+0x288>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d806      	bhi.n	8000654 <HAL_GPIO_Init+0x84>
 8000646:	4a85      	ldr	r2, [pc, #532]	; (800085c <HAL_GPIO_Init+0x28c>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d020      	beq.n	800068e <HAL_GPIO_Init+0xbe>
 800064c:	4a84      	ldr	r2, [pc, #528]	; (8000860 <HAL_GPIO_Init+0x290>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d01d      	beq.n	800068e <HAL_GPIO_Init+0xbe>
          break;
 8000652:	e036      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000654:	4a83      	ldr	r2, [pc, #524]	; (8000864 <HAL_GPIO_Init+0x294>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d019      	beq.n	800068e <HAL_GPIO_Init+0xbe>
 800065a:	4a83      	ldr	r2, [pc, #524]	; (8000868 <HAL_GPIO_Init+0x298>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d016      	beq.n	800068e <HAL_GPIO_Init+0xbe>
 8000660:	4a82      	ldr	r2, [pc, #520]	; (800086c <HAL_GPIO_Init+0x29c>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d013      	beq.n	800068e <HAL_GPIO_Init+0xbe>
          break;
 8000666:	e02c      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	623b      	str	r3, [r7, #32]
          break;
 800066e:	e028      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	68db      	ldr	r3, [r3, #12]
 8000674:	3304      	adds	r3, #4
 8000676:	623b      	str	r3, [r7, #32]
          break;
 8000678:	e023      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	68db      	ldr	r3, [r3, #12]
 800067e:	3308      	adds	r3, #8
 8000680:	623b      	str	r3, [r7, #32]
          break;
 8000682:	e01e      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	68db      	ldr	r3, [r3, #12]
 8000688:	330c      	adds	r3, #12
 800068a:	623b      	str	r3, [r7, #32]
          break;
 800068c:	e019      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	689b      	ldr	r3, [r3, #8]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d102      	bne.n	800069c <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000696:	2304      	movs	r3, #4
 8000698:	623b      	str	r3, [r7, #32]
          break;
 800069a:	e012      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d105      	bne.n	80006b0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80006a4:	2308      	movs	r3, #8
 80006a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	69fa      	ldr	r2, [r7, #28]
 80006ac:	611a      	str	r2, [r3, #16]
          break;
 80006ae:	e008      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80006b0:	2308      	movs	r3, #8
 80006b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	69fa      	ldr	r2, [r7, #28]
 80006b8:	615a      	str	r2, [r3, #20]
          break;
 80006ba:	e002      	b.n	80006c2 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80006bc:	2300      	movs	r3, #0
 80006be:	623b      	str	r3, [r7, #32]
          break;
 80006c0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006c2:	69bb      	ldr	r3, [r7, #24]
 80006c4:	2bff      	cmp	r3, #255	; 0xff
 80006c6:	d801      	bhi.n	80006cc <HAL_GPIO_Init+0xfc>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	e001      	b.n	80006d0 <HAL_GPIO_Init+0x100>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3304      	adds	r3, #4
 80006d0:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	2bff      	cmp	r3, #255	; 0xff
 80006d6:	d802      	bhi.n	80006de <HAL_GPIO_Init+0x10e>
 80006d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	e002      	b.n	80006e4 <HAL_GPIO_Init+0x114>
 80006de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e0:	3b08      	subs	r3, #8
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	210f      	movs	r1, #15
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	fa01 f303 	lsl.w	r3, r1, r3
 80006f2:	43db      	mvns	r3, r3
 80006f4:	401a      	ands	r2, r3
 80006f6:	6a39      	ldr	r1, [r7, #32]
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	431a      	orrs	r2, r3
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	2b00      	cmp	r3, #0
 800070e:	f000 8096 	beq.w	800083e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000712:	4b57      	ldr	r3, [pc, #348]	; (8000870 <HAL_GPIO_Init+0x2a0>)
 8000714:	699b      	ldr	r3, [r3, #24]
 8000716:	4a56      	ldr	r2, [pc, #344]	; (8000870 <HAL_GPIO_Init+0x2a0>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	6193      	str	r3, [r2, #24]
 800071e:	4b54      	ldr	r3, [pc, #336]	; (8000870 <HAL_GPIO_Init+0x2a0>)
 8000720:	699b      	ldr	r3, [r3, #24]
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800072a:	4a52      	ldr	r2, [pc, #328]	; (8000874 <HAL_GPIO_Init+0x2a4>)
 800072c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072e:	089b      	lsrs	r3, r3, #2
 8000730:	3302      	adds	r3, #2
 8000732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000736:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	f003 0303 	and.w	r3, r3, #3
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	220f      	movs	r2, #15
 8000742:	fa02 f303 	lsl.w	r3, r2, r3
 8000746:	43db      	mvns	r3, r3
 8000748:	697a      	ldr	r2, [r7, #20]
 800074a:	4013      	ands	r3, r2
 800074c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4a49      	ldr	r2, [pc, #292]	; (8000878 <HAL_GPIO_Init+0x2a8>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d013      	beq.n	800077e <HAL_GPIO_Init+0x1ae>
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4a48      	ldr	r2, [pc, #288]	; (800087c <HAL_GPIO_Init+0x2ac>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d00d      	beq.n	800077a <HAL_GPIO_Init+0x1aa>
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4a47      	ldr	r2, [pc, #284]	; (8000880 <HAL_GPIO_Init+0x2b0>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d007      	beq.n	8000776 <HAL_GPIO_Init+0x1a6>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4a46      	ldr	r2, [pc, #280]	; (8000884 <HAL_GPIO_Init+0x2b4>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d101      	bne.n	8000772 <HAL_GPIO_Init+0x1a2>
 800076e:	2303      	movs	r3, #3
 8000770:	e006      	b.n	8000780 <HAL_GPIO_Init+0x1b0>
 8000772:	2304      	movs	r3, #4
 8000774:	e004      	b.n	8000780 <HAL_GPIO_Init+0x1b0>
 8000776:	2302      	movs	r3, #2
 8000778:	e002      	b.n	8000780 <HAL_GPIO_Init+0x1b0>
 800077a:	2301      	movs	r3, #1
 800077c:	e000      	b.n	8000780 <HAL_GPIO_Init+0x1b0>
 800077e:	2300      	movs	r3, #0
 8000780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000782:	f002 0203 	and.w	r2, r2, #3
 8000786:	0092      	lsls	r2, r2, #2
 8000788:	4093      	lsls	r3, r2
 800078a:	697a      	ldr	r2, [r7, #20]
 800078c:	4313      	orrs	r3, r2
 800078e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000790:	4938      	ldr	r1, [pc, #224]	; (8000874 <HAL_GPIO_Init+0x2a4>)
 8000792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000794:	089b      	lsrs	r3, r3, #2
 8000796:	3302      	adds	r3, #2
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d006      	beq.n	80007b8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80007aa:	4b37      	ldr	r3, [pc, #220]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	4936      	ldr	r1, [pc, #216]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	4313      	orrs	r3, r2
 80007b4:	600b      	str	r3, [r1, #0]
 80007b6:	e006      	b.n	80007c6 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80007b8:	4b33      	ldr	r3, [pc, #204]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	69bb      	ldr	r3, [r7, #24]
 80007be:	43db      	mvns	r3, r3
 80007c0:	4931      	ldr	r1, [pc, #196]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007c2:	4013      	ands	r3, r2
 80007c4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d006      	beq.n	80007e0 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80007d2:	4b2d      	ldr	r3, [pc, #180]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007d4:	685a      	ldr	r2, [r3, #4]
 80007d6:	492c      	ldr	r1, [pc, #176]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	4313      	orrs	r3, r2
 80007dc:	604b      	str	r3, [r1, #4]
 80007de:	e006      	b.n	80007ee <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80007e0:	4b29      	ldr	r3, [pc, #164]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007e2:	685a      	ldr	r2, [r3, #4]
 80007e4:	69bb      	ldr	r3, [r7, #24]
 80007e6:	43db      	mvns	r3, r3
 80007e8:	4927      	ldr	r1, [pc, #156]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007ea:	4013      	ands	r3, r2
 80007ec:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d006      	beq.n	8000808 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80007fa:	4b23      	ldr	r3, [pc, #140]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 80007fc:	689a      	ldr	r2, [r3, #8]
 80007fe:	4922      	ldr	r1, [pc, #136]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 8000800:	69bb      	ldr	r3, [r7, #24]
 8000802:	4313      	orrs	r3, r2
 8000804:	608b      	str	r3, [r1, #8]
 8000806:	e006      	b.n	8000816 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000808:	4b1f      	ldr	r3, [pc, #124]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	43db      	mvns	r3, r3
 8000810:	491d      	ldr	r1, [pc, #116]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 8000812:	4013      	ands	r3, r2
 8000814:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800081e:	2b00      	cmp	r3, #0
 8000820:	d006      	beq.n	8000830 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000822:	4b19      	ldr	r3, [pc, #100]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 8000824:	68da      	ldr	r2, [r3, #12]
 8000826:	4918      	ldr	r1, [pc, #96]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 8000828:	69bb      	ldr	r3, [r7, #24]
 800082a:	4313      	orrs	r3, r2
 800082c:	60cb      	str	r3, [r1, #12]
 800082e:	e006      	b.n	800083e <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000830:	4b15      	ldr	r3, [pc, #84]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 8000832:	68da      	ldr	r2, [r3, #12]
 8000834:	69bb      	ldr	r3, [r7, #24]
 8000836:	43db      	mvns	r3, r3
 8000838:	4913      	ldr	r1, [pc, #76]	; (8000888 <HAL_GPIO_Init+0x2b8>)
 800083a:	4013      	ands	r3, r2
 800083c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800083e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000840:	3301      	adds	r3, #1
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
 8000844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000846:	2b0f      	cmp	r3, #15
 8000848:	f67f aed4 	bls.w	80005f4 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800084c:	bf00      	nop
 800084e:	372c      	adds	r7, #44	; 0x2c
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	10210000 	.word	0x10210000
 800085c:	10110000 	.word	0x10110000
 8000860:	10120000 	.word	0x10120000
 8000864:	10310000 	.word	0x10310000
 8000868:	10320000 	.word	0x10320000
 800086c:	10220000 	.word	0x10220000
 8000870:	40021000 	.word	0x40021000
 8000874:	40010000 	.word	0x40010000
 8000878:	40010800 	.word	0x40010800
 800087c:	40010c00 	.word	0x40010c00
 8000880:	40011000 	.word	0x40011000
 8000884:	40011400 	.word	0x40011400
 8000888:	40010400 	.word	0x40010400

0800088c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	807b      	strh	r3, [r7, #2]
 8000898:	4613      	mov	r3, r2
 800089a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800089c:	787b      	ldrb	r3, [r7, #1]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d003      	beq.n	80008aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80008a2:	887a      	ldrh	r2, [r7, #2]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80008a8:	e003      	b.n	80008b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008aa:	887b      	ldrh	r3, [r7, #2]
 80008ac:	041a      	lsls	r2, r3, #16
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	611a      	str	r2, [r3, #16]
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr

080008bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80008c4:	2300      	movs	r3, #0
 80008c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	f000 8087 	beq.w	80009e4 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008d6:	4b92      	ldr	r3, [pc, #584]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f003 030c 	and.w	r3, r3, #12
 80008de:	2b04      	cmp	r3, #4
 80008e0:	d00c      	beq.n	80008fc <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008e2:	4b8f      	ldr	r3, [pc, #572]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f003 030c 	and.w	r3, r3, #12
 80008ea:	2b08      	cmp	r3, #8
 80008ec:	d112      	bne.n	8000914 <HAL_RCC_OscConfig+0x58>
 80008ee:	4b8c      	ldr	r3, [pc, #560]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008fa:	d10b      	bne.n	8000914 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008fc:	4b88      	ldr	r3, [pc, #544]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000904:	2b00      	cmp	r3, #0
 8000906:	d06c      	beq.n	80009e2 <HAL_RCC_OscConfig+0x126>
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d168      	bne.n	80009e2 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000910:	2301      	movs	r3, #1
 8000912:	e22d      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800091c:	d106      	bne.n	800092c <HAL_RCC_OscConfig+0x70>
 800091e:	4b80      	ldr	r3, [pc, #512]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a7f      	ldr	r2, [pc, #508]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000928:	6013      	str	r3, [r2, #0]
 800092a:	e02e      	b.n	800098a <HAL_RCC_OscConfig+0xce>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d10c      	bne.n	800094e <HAL_RCC_OscConfig+0x92>
 8000934:	4b7a      	ldr	r3, [pc, #488]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a79      	ldr	r2, [pc, #484]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 800093a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800093e:	6013      	str	r3, [r2, #0]
 8000940:	4b77      	ldr	r3, [pc, #476]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a76      	ldr	r2, [pc, #472]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800094a:	6013      	str	r3, [r2, #0]
 800094c:	e01d      	b.n	800098a <HAL_RCC_OscConfig+0xce>
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000956:	d10c      	bne.n	8000972 <HAL_RCC_OscConfig+0xb6>
 8000958:	4b71      	ldr	r3, [pc, #452]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a70      	ldr	r2, [pc, #448]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 800095e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000962:	6013      	str	r3, [r2, #0]
 8000964:	4b6e      	ldr	r3, [pc, #440]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a6d      	ldr	r2, [pc, #436]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 800096a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800096e:	6013      	str	r3, [r2, #0]
 8000970:	e00b      	b.n	800098a <HAL_RCC_OscConfig+0xce>
 8000972:	4b6b      	ldr	r3, [pc, #428]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a6a      	ldr	r2, [pc, #424]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000978:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800097c:	6013      	str	r3, [r2, #0]
 800097e:	4b68      	ldr	r3, [pc, #416]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a67      	ldr	r2, [pc, #412]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000984:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000988:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d013      	beq.n	80009ba <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000992:	f7ff fc33 	bl	80001fc <HAL_GetTick>
 8000996:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000998:	e008      	b.n	80009ac <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800099a:	f7ff fc2f 	bl	80001fc <HAL_GetTick>
 800099e:	4602      	mov	r2, r0
 80009a0:	693b      	ldr	r3, [r7, #16]
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	2b64      	cmp	r3, #100	; 0x64
 80009a6:	d901      	bls.n	80009ac <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80009a8:	2303      	movs	r3, #3
 80009aa:	e1e1      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ac:	4b5c      	ldr	r3, [pc, #368]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d0f0      	beq.n	800099a <HAL_RCC_OscConfig+0xde>
 80009b8:	e014      	b.n	80009e4 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009ba:	f7ff fc1f 	bl	80001fc <HAL_GetTick>
 80009be:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c0:	e008      	b.n	80009d4 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009c2:	f7ff fc1b 	bl	80001fc <HAL_GetTick>
 80009c6:	4602      	mov	r2, r0
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	2b64      	cmp	r3, #100	; 0x64
 80009ce:	d901      	bls.n	80009d4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80009d0:	2303      	movs	r3, #3
 80009d2:	e1cd      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009d4:	4b52      	ldr	r3, [pc, #328]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1f0      	bne.n	80009c2 <HAL_RCC_OscConfig+0x106>
 80009e0:	e000      	b.n	80009e4 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f003 0302 	and.w	r3, r3, #2
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d063      	beq.n	8000ab8 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80009f0:	4b4b      	ldr	r3, [pc, #300]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	f003 030c 	and.w	r3, r3, #12
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d00b      	beq.n	8000a14 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80009fc:	4b48      	ldr	r3, [pc, #288]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f003 030c 	and.w	r3, r3, #12
 8000a04:	2b08      	cmp	r3, #8
 8000a06:	d11c      	bne.n	8000a42 <HAL_RCC_OscConfig+0x186>
 8000a08:	4b45      	ldr	r3, [pc, #276]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d116      	bne.n	8000a42 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a14:	4b42      	ldr	r3, [pc, #264]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f003 0302 	and.w	r3, r3, #2
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d005      	beq.n	8000a2c <HAL_RCC_OscConfig+0x170>
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	691b      	ldr	r3, [r3, #16]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d001      	beq.n	8000a2c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e1a1      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a2c:	4b3c      	ldr	r3, [pc, #240]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	695b      	ldr	r3, [r3, #20]
 8000a38:	00db      	lsls	r3, r3, #3
 8000a3a:	4939      	ldr	r1, [pc, #228]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a40:	e03a      	b.n	8000ab8 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	691b      	ldr	r3, [r3, #16]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d020      	beq.n	8000a8c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a4a:	4b36      	ldr	r3, [pc, #216]	; (8000b24 <HAL_RCC_OscConfig+0x268>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a50:	f7ff fbd4 	bl	80001fc <HAL_GetTick>
 8000a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a56:	e008      	b.n	8000a6a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a58:	f7ff fbd0 	bl	80001fc <HAL_GetTick>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	693b      	ldr	r3, [r7, #16]
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d901      	bls.n	8000a6a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000a66:	2303      	movs	r3, #3
 8000a68:	e182      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a6a:	4b2d      	ldr	r3, [pc, #180]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d0f0      	beq.n	8000a58 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a76:	4b2a      	ldr	r3, [pc, #168]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	695b      	ldr	r3, [r3, #20]
 8000a82:	00db      	lsls	r3, r3, #3
 8000a84:	4926      	ldr	r1, [pc, #152]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000a86:	4313      	orrs	r3, r2
 8000a88:	600b      	str	r3, [r1, #0]
 8000a8a:	e015      	b.n	8000ab8 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a8c:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <HAL_RCC_OscConfig+0x268>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a92:	f7ff fbb3 	bl	80001fc <HAL_GetTick>
 8000a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a98:	e008      	b.n	8000aac <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a9a:	f7ff fbaf 	bl	80001fc <HAL_GetTick>
 8000a9e:	4602      	mov	r2, r0
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d901      	bls.n	8000aac <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	e161      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000aac:	4b1c      	ldr	r3, [pc, #112]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f003 0302 	and.w	r3, r3, #2
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d1f0      	bne.n	8000a9a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f003 0308 	and.w	r3, r3, #8
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d039      	beq.n	8000b38 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d019      	beq.n	8000b00 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000acc:	4b16      	ldr	r3, [pc, #88]	; (8000b28 <HAL_RCC_OscConfig+0x26c>)
 8000ace:	2201      	movs	r2, #1
 8000ad0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ad2:	f7ff fb93 	bl	80001fc <HAL_GetTick>
 8000ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ad8:	e008      	b.n	8000aec <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ada:	f7ff fb8f 	bl	80001fc <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d901      	bls.n	8000aec <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e141      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <HAL_RCC_OscConfig+0x264>)
 8000aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af0:	f003 0302 	and.w	r3, r3, #2
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d0f0      	beq.n	8000ada <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000af8:	2001      	movs	r0, #1
 8000afa:	f000 fab1 	bl	8001060 <RCC_Delay>
 8000afe:	e01b      	b.n	8000b38 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b00:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <HAL_RCC_OscConfig+0x26c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b06:	f7ff fb79 	bl	80001fc <HAL_GetTick>
 8000b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b0c:	e00e      	b.n	8000b2c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b0e:	f7ff fb75 	bl	80001fc <HAL_GetTick>
 8000b12:	4602      	mov	r2, r0
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d907      	bls.n	8000b2c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000b1c:	2303      	movs	r3, #3
 8000b1e:	e127      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
 8000b20:	40021000 	.word	0x40021000
 8000b24:	42420000 	.word	0x42420000
 8000b28:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b2c:	4b92      	ldr	r3, [pc, #584]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d1ea      	bne.n	8000b0e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f003 0304 	and.w	r3, r3, #4
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	f000 80a6 	beq.w	8000c92 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b46:	2300      	movs	r3, #0
 8000b48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b4a:	4b8b      	ldr	r3, [pc, #556]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000b4c:	69db      	ldr	r3, [r3, #28]
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d10d      	bne.n	8000b72 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b56:	4b88      	ldr	r3, [pc, #544]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000b58:	69db      	ldr	r3, [r3, #28]
 8000b5a:	4a87      	ldr	r2, [pc, #540]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b60:	61d3      	str	r3, [r2, #28]
 8000b62:	4b85      	ldr	r3, [pc, #532]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000b64:	69db      	ldr	r3, [r3, #28]
 8000b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b72:	4b82      	ldr	r3, [pc, #520]	; (8000d7c <HAL_RCC_OscConfig+0x4c0>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d118      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b7e:	4b7f      	ldr	r3, [pc, #508]	; (8000d7c <HAL_RCC_OscConfig+0x4c0>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a7e      	ldr	r2, [pc, #504]	; (8000d7c <HAL_RCC_OscConfig+0x4c0>)
 8000b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b8a:	f7ff fb37 	bl	80001fc <HAL_GetTick>
 8000b8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b90:	e008      	b.n	8000ba4 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b92:	f7ff fb33 	bl	80001fc <HAL_GetTick>
 8000b96:	4602      	mov	r2, r0
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b64      	cmp	r3, #100	; 0x64
 8000b9e:	d901      	bls.n	8000ba4 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e0e5      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ba4:	4b75      	ldr	r3, [pc, #468]	; (8000d7c <HAL_RCC_OscConfig+0x4c0>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d0f0      	beq.n	8000b92 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d106      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x30a>
 8000bb8:	4b6f      	ldr	r3, [pc, #444]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bba:	6a1b      	ldr	r3, [r3, #32]
 8000bbc:	4a6e      	ldr	r2, [pc, #440]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6213      	str	r3, [r2, #32]
 8000bc4:	e02d      	b.n	8000c22 <HAL_RCC_OscConfig+0x366>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	68db      	ldr	r3, [r3, #12]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d10c      	bne.n	8000be8 <HAL_RCC_OscConfig+0x32c>
 8000bce:	4b6a      	ldr	r3, [pc, #424]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bd0:	6a1b      	ldr	r3, [r3, #32]
 8000bd2:	4a69      	ldr	r2, [pc, #420]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bd4:	f023 0301 	bic.w	r3, r3, #1
 8000bd8:	6213      	str	r3, [r2, #32]
 8000bda:	4b67      	ldr	r3, [pc, #412]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bdc:	6a1b      	ldr	r3, [r3, #32]
 8000bde:	4a66      	ldr	r2, [pc, #408]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000be0:	f023 0304 	bic.w	r3, r3, #4
 8000be4:	6213      	str	r3, [r2, #32]
 8000be6:	e01c      	b.n	8000c22 <HAL_RCC_OscConfig+0x366>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	2b05      	cmp	r3, #5
 8000bee:	d10c      	bne.n	8000c0a <HAL_RCC_OscConfig+0x34e>
 8000bf0:	4b61      	ldr	r3, [pc, #388]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bf2:	6a1b      	ldr	r3, [r3, #32]
 8000bf4:	4a60      	ldr	r2, [pc, #384]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bf6:	f043 0304 	orr.w	r3, r3, #4
 8000bfa:	6213      	str	r3, [r2, #32]
 8000bfc:	4b5e      	ldr	r3, [pc, #376]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000bfe:	6a1b      	ldr	r3, [r3, #32]
 8000c00:	4a5d      	ldr	r2, [pc, #372]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c02:	f043 0301 	orr.w	r3, r3, #1
 8000c06:	6213      	str	r3, [r2, #32]
 8000c08:	e00b      	b.n	8000c22 <HAL_RCC_OscConfig+0x366>
 8000c0a:	4b5b      	ldr	r3, [pc, #364]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c0c:	6a1b      	ldr	r3, [r3, #32]
 8000c0e:	4a5a      	ldr	r2, [pc, #360]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c10:	f023 0301 	bic.w	r3, r3, #1
 8000c14:	6213      	str	r3, [r2, #32]
 8000c16:	4b58      	ldr	r3, [pc, #352]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c18:	6a1b      	ldr	r3, [r3, #32]
 8000c1a:	4a57      	ldr	r2, [pc, #348]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c1c:	f023 0304 	bic.w	r3, r3, #4
 8000c20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	68db      	ldr	r3, [r3, #12]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d015      	beq.n	8000c56 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c2a:	f7ff fae7 	bl	80001fc <HAL_GetTick>
 8000c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c30:	e00a      	b.n	8000c48 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c32:	f7ff fae3 	bl	80001fc <HAL_GetTick>
 8000c36:	4602      	mov	r2, r0
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	1ad3      	subs	r3, r2, r3
 8000c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d901      	bls.n	8000c48 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000c44:	2303      	movs	r3, #3
 8000c46:	e093      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c48:	4b4b      	ldr	r3, [pc, #300]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c4a:	6a1b      	ldr	r3, [r3, #32]
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d0ee      	beq.n	8000c32 <HAL_RCC_OscConfig+0x376>
 8000c54:	e014      	b.n	8000c80 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c56:	f7ff fad1 	bl	80001fc <HAL_GetTick>
 8000c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c5c:	e00a      	b.n	8000c74 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c5e:	f7ff facd 	bl	80001fc <HAL_GetTick>
 8000c62:	4602      	mov	r2, r0
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	1ad3      	subs	r3, r2, r3
 8000c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d901      	bls.n	8000c74 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000c70:	2303      	movs	r3, #3
 8000c72:	e07d      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c74:	4b40      	ldr	r3, [pc, #256]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c76:	6a1b      	ldr	r3, [r3, #32]
 8000c78:	f003 0302 	and.w	r3, r3, #2
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d1ee      	bne.n	8000c5e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c80:	7dfb      	ldrb	r3, [r7, #23]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d105      	bne.n	8000c92 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c86:	4b3c      	ldr	r3, [pc, #240]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	4a3b      	ldr	r2, [pc, #236]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69db      	ldr	r3, [r3, #28]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d069      	beq.n	8000d6e <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c9a:	4b37      	ldr	r3, [pc, #220]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f003 030c 	and.w	r3, r3, #12
 8000ca2:	2b08      	cmp	r3, #8
 8000ca4:	d061      	beq.n	8000d6a <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	69db      	ldr	r3, [r3, #28]
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d146      	bne.n	8000d3c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000cae:	4b34      	ldr	r3, [pc, #208]	; (8000d80 <HAL_RCC_OscConfig+0x4c4>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb4:	f7ff faa2 	bl	80001fc <HAL_GetTick>
 8000cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cba:	e008      	b.n	8000cce <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cbc:	f7ff fa9e 	bl	80001fc <HAL_GetTick>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d901      	bls.n	8000cce <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	e050      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cce:	4b2a      	ldr	r3, [pc, #168]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d1f0      	bne.n	8000cbc <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6a1b      	ldr	r3, [r3, #32]
 8000cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ce2:	d108      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ce4:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	4921      	ldr	r1, [pc, #132]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000cf6:	4b20      	ldr	r3, [pc, #128]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6a19      	ldr	r1, [r3, #32]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d06:	430b      	orrs	r3, r1
 8000d08:	491b      	ldr	r1, [pc, #108]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	; (8000d80 <HAL_RCC_OscConfig+0x4c4>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d14:	f7ff fa72 	bl	80001fc <HAL_GetTick>
 8000d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d1a:	e008      	b.n	8000d2e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d1c:	f7ff fa6e 	bl	80001fc <HAL_GetTick>
 8000d20:	4602      	mov	r2, r0
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d901      	bls.n	8000d2e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	e020      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0f0      	beq.n	8000d1c <HAL_RCC_OscConfig+0x460>
 8000d3a:	e018      	b.n	8000d6e <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d3c:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <HAL_RCC_OscConfig+0x4c4>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d42:	f7ff fa5b 	bl	80001fc <HAL_GetTick>
 8000d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d48:	e008      	b.n	8000d5c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d4a:	f7ff fa57 	bl	80001fc <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d901      	bls.n	8000d5c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	e009      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <HAL_RCC_OscConfig+0x4bc>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d1f0      	bne.n	8000d4a <HAL_RCC_OscConfig+0x48e>
 8000d68:	e001      	b.n	8000d6e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e000      	b.n	8000d70 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000d6e:	2300      	movs	r3, #0
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40007000 	.word	0x40007000
 8000d80:	42420060 	.word	0x42420060

08000d84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d92:	4b7e      	ldr	r3, [pc, #504]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d910      	bls.n	8000dc2 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000da0:	4b7a      	ldr	r3, [pc, #488]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f023 0207 	bic.w	r2, r3, #7
 8000da8:	4978      	ldr	r1, [pc, #480]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000db0:	4b76      	ldr	r3, [pc, #472]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0307 	and.w	r3, r3, #7
 8000db8:	683a      	ldr	r2, [r7, #0]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d001      	beq.n	8000dc2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e0e0      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d020      	beq.n	8000e10 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f003 0304 	and.w	r3, r3, #4
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d005      	beq.n	8000de6 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000dda:	4b6d      	ldr	r3, [pc, #436]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	4a6c      	ldr	r2, [pc, #432]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000de0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000de4:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0308 	and.w	r3, r3, #8
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d005      	beq.n	8000dfe <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000df2:	4b67      	ldr	r3, [pc, #412]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	4a66      	ldr	r2, [pc, #408]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000df8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000dfc:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000dfe:	4b64      	ldr	r3, [pc, #400]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	4961      	ldr	r1, [pc, #388]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d06a      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d107      	bne.n	8000e34 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e24:	4b5a      	ldr	r3, [pc, #360]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d115      	bne.n	8000e5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	e0a7      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	d107      	bne.n	8000e4c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e3c:	4b54      	ldr	r3, [pc, #336]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d109      	bne.n	8000e5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e09b      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e4c:	4b50      	ldr	r3, [pc, #320]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e093      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e5c:	4b4c      	ldr	r3, [pc, #304]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f023 0203 	bic.w	r2, r3, #3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	4949      	ldr	r1, [pc, #292]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e6e:	f7ff f9c5 	bl	80001fc <HAL_GetTick>
 8000e72:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d112      	bne.n	8000ea2 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e7c:	e00a      	b.n	8000e94 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e7e:	f7ff f9bd 	bl	80001fc <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e077      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e94:	4b3e      	ldr	r3, [pc, #248]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f003 030c 	and.w	r3, r3, #12
 8000e9c:	2b04      	cmp	r3, #4
 8000e9e:	d1ee      	bne.n	8000e7e <HAL_RCC_ClockConfig+0xfa>
 8000ea0:	e027      	b.n	8000ef2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d11d      	bne.n	8000ee6 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000eaa:	e00a      	b.n	8000ec2 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eac:	f7ff f9a6 	bl	80001fc <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e060      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ec2:	4b33      	ldr	r3, [pc, #204]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f003 030c 	and.w	r3, r3, #12
 8000eca:	2b08      	cmp	r3, #8
 8000ecc:	d1ee      	bne.n	8000eac <HAL_RCC_ClockConfig+0x128>
 8000ece:	e010      	b.n	8000ef2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ed0:	f7ff f994 	bl	80001fc <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e04e      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ee6:	4b2a      	ldr	r3, [pc, #168]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 030c 	and.w	r3, r3, #12
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1ee      	bne.n	8000ed0 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ef2:	4b26      	ldr	r3, [pc, #152]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d210      	bcs.n	8000f22 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f00:	4b22      	ldr	r3, [pc, #136]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f023 0207 	bic.w	r2, r3, #7
 8000f08:	4920      	ldr	r1, [pc, #128]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f10:	4b1e      	ldr	r3, [pc, #120]	; (8000f8c <HAL_RCC_ClockConfig+0x208>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f003 0307 	and.w	r3, r3, #7
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d001      	beq.n	8000f22 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e030      	b.n	8000f84 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d008      	beq.n	8000f40 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	4915      	ldr	r1, [pc, #84]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d009      	beq.n	8000f60 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f4c:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	00db      	lsls	r3, r3, #3
 8000f5a:	490d      	ldr	r1, [pc, #52]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f60:	f000 f81c 	bl	8000f9c <HAL_RCC_GetSysClockFreq>
 8000f64:	4601      	mov	r1, r0
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <HAL_RCC_ClockConfig+0x20c>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	091b      	lsrs	r3, r3, #4
 8000f6c:	f003 030f 	and.w	r3, r3, #15
 8000f70:	4a08      	ldr	r2, [pc, #32]	; (8000f94 <HAL_RCC_ClockConfig+0x210>)
 8000f72:	5cd3      	ldrb	r3, [r2, r3]
 8000f74:	fa21 f303 	lsr.w	r3, r1, r3
 8000f78:	4a07      	ldr	r2, [pc, #28]	; (8000f98 <HAL_RCC_ClockConfig+0x214>)
 8000f7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f7ff f8fb 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40022000 	.word	0x40022000
 8000f90:	40021000 	.word	0x40021000
 8000f94:	080015e4 	.word	0x080015e4
 8000f98:	20000008 	.word	0x20000008

08000f9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f9c:	b490      	push	{r4, r7}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000fa2:	4b2a      	ldr	r3, [pc, #168]	; (800104c <HAL_RCC_GetSysClockFreq+0xb0>)
 8000fa4:	1d3c      	adds	r4, r7, #4
 8000fa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fa8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000fac:	4b28      	ldr	r3, [pc, #160]	; (8001050 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61fb      	str	r3, [r7, #28]
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
 8000fba:	2300      	movs	r3, #0
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000fc6:	4b23      	ldr	r3, [pc, #140]	; (8001054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	f003 030c 	and.w	r3, r3, #12
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	d002      	beq.n	8000fdc <HAL_RCC_GetSysClockFreq+0x40>
 8000fd6:	2b08      	cmp	r3, #8
 8000fd8:	d003      	beq.n	8000fe2 <HAL_RCC_GetSysClockFreq+0x46>
 8000fda:	e02d      	b.n	8001038 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000fde:	623b      	str	r3, [r7, #32]
      break;
 8000fe0:	e02d      	b.n	800103e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	0c9b      	lsrs	r3, r3, #18
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000fee:	4413      	add	r3, r2
 8000ff0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000ff4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d013      	beq.n	8001028 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001000:	4b14      	ldr	r3, [pc, #80]	; (8001054 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	0c5b      	lsrs	r3, r3, #17
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800100e:	4413      	add	r3, r2
 8001010:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001014:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <HAL_RCC_GetSysClockFreq+0xbc>)
 800101a:	fb02 f203 	mul.w	r2, r2, r3
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	fbb2 f3f3 	udiv	r3, r2, r3
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
 8001026:	e004      	b.n	8001032 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4a0c      	ldr	r2, [pc, #48]	; (800105c <HAL_RCC_GetSysClockFreq+0xc0>)
 800102c:	fb02 f303 	mul.w	r3, r2, r3
 8001030:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001034:	623b      	str	r3, [r7, #32]
      break;
 8001036:	e002      	b.n	800103e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001038:	4b07      	ldr	r3, [pc, #28]	; (8001058 <HAL_RCC_GetSysClockFreq+0xbc>)
 800103a:	623b      	str	r3, [r7, #32]
      break;
 800103c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800103e:	6a3b      	ldr	r3, [r7, #32]
}
 8001040:	4618      	mov	r0, r3
 8001042:	3728      	adds	r7, #40	; 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bc90      	pop	{r4, r7}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	080015d0 	.word	0x080015d0
 8001050:	080015e0 	.word	0x080015e0
 8001054:	40021000 	.word	0x40021000
 8001058:	007a1200 	.word	0x007a1200
 800105c:	003d0900 	.word	0x003d0900

08001060 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001068:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <RCC_Delay+0x34>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a0a      	ldr	r2, [pc, #40]	; (8001098 <RCC_Delay+0x38>)
 800106e:	fba2 2303 	umull	r2, r3, r2, r3
 8001072:	0a5b      	lsrs	r3, r3, #9
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	fb02 f303 	mul.w	r3, r2, r3
 800107a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800107c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	1e5a      	subs	r2, r3, #1
 8001082:	60fa      	str	r2, [r7, #12]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1f9      	bne.n	800107c <RCC_Delay+0x1c>
}
 8001088:	bf00      	nop
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000008 	.word	0x20000008
 8001098:	10624dd3 	.word	0x10624dd3

0800109c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a0:	f7ff f854 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a4:	f000 f858 	bl	8001158 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a8:	f000 f8d2 	bl	8001250 <MX_GPIO_Init>
  MX_CAN_Init();
 80010ac:	f000 f89a 	bl	80011e4 <MX_CAN_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  serial_drive(0b00000000);
 80010b0:	2000      	movs	r0, #0
 80010b2:	f000 f801 	bl	80010b8 <serial_drive>
 80010b6:	e7fb      	b.n	80010b0 <main+0x14>

080010b8 <serial_drive>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

void serial_drive(uint8_t order) {
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	uint32_t cmda = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
	uint32_t cmdb = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
	cmda |= ((0b00000111) & (order)) << 8; //set1~3
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	60fb      	str	r3, [r7, #12]
	cmda |= ((0b00001000) & (order)) << 9; //set4
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	025b      	lsls	r3, r3, #9
 80010dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
	cmda |= ((0b00110000) & (order)) >> 2; //set5~6
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	089b      	lsrs	r3, r3, #2
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	f003 030c 	and.w	r3, r3, #12
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	60fb      	str	r3, [r7, #12]
	cmda |= ((0b01000000) & (order)) >> 1; //set7
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	085b      	lsrs	r3, r3, #1
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	f003 0320 	and.w	r3, r3, #32
 8001100:	68fa      	ldr	r2, [r7, #12]
 8001102:	4313      	orrs	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
	cmda |= ((0b0001011100101100 & (~cmda))<<16);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	43db      	mvns	r3, r3
 800110a:	041a      	lsls	r2, r3, #16
 800110c:	4b0f      	ldr	r3, [pc, #60]	; (800114c <serial_drive+0x94>)
 800110e:	4013      	ands	r3, r2
 8001110:	68fa      	ldr	r2, [r7, #12]
 8001112:	4313      	orrs	r3, r2
 8001114:	60fb      	str	r3, [r7, #12]
	cmdb |= ((0b10000000) & (order)) >> 2; //set8
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	089b      	lsrs	r3, r3, #2
 800111a:	b2db      	uxtb	r3, r3
 800111c:	f003 0320 	and.w	r3, r3, #32
 8001120:	68ba      	ldr	r2, [r7, #8]
 8001122:	4313      	orrs	r3, r2
 8001124:	60bb      	str	r3, [r7, #8]
	cmdb |= ((0b0000000000100000 & (~cmdb))<<16);
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	43db      	mvns	r3, r3
 800112a:	041b      	lsls	r3, r3, #16
 800112c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001130:	68ba      	ldr	r2, [r7, #8]
 8001132:	4313      	orrs	r3, r2
 8001134:	60bb      	str	r3, [r7, #8]
	GPIOA->BSRR = cmda;
 8001136:	4a06      	ldr	r2, [pc, #24]	; (8001150 <serial_drive+0x98>)
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	6113      	str	r3, [r2, #16]
	GPIOB->BSRR = cmdb;
 800113c:	4a05      	ldr	r2, [pc, #20]	; (8001154 <serial_drive+0x9c>)
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	6113      	str	r3, [r2, #16]
}
 8001142:	bf00      	nop
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	172c0000 	.word	0x172c0000
 8001150:	40010800 	.word	0x40010800
 8001154:	40010c00 	.word	0x40010c00

08001158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b090      	sub	sp, #64	; 0x40
 800115c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115e:	f107 0318 	add.w	r3, r7, #24
 8001162:	2228      	movs	r2, #40	; 0x28
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f000 fa1e 	bl	80015a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800117a:	2301      	movs	r3, #1
 800117c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800117e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001182:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001188:	2301      	movs	r3, #1
 800118a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118c:	2302      	movs	r3, #2
 800118e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001190:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001194:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001196:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800119a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fb8b 	bl	80008bc <HAL_RCC_OscConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80011ac:	f000 f8bc 	bl	8001328 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b0:	230f      	movs	r3, #15
 80011b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b4:	2302      	movs	r3, #2
 80011b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b8:	2300      	movs	r3, #0
 80011ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	2102      	movs	r1, #2
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fdda 	bl	8000d84 <HAL_RCC_ClockConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011d6:	f000 f8a7 	bl	8001328 <Error_Handler>
  }
}
 80011da:	bf00      	nop
 80011dc:	3740      	adds	r7, #64	; 0x40
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80011e8:	4b17      	ldr	r3, [pc, #92]	; (8001248 <MX_CAN_Init+0x64>)
 80011ea:	4a18      	ldr	r2, [pc, #96]	; (800124c <MX_CAN_Init+0x68>)
 80011ec:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 48;
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <MX_CAN_Init+0x64>)
 80011f0:	2230      	movs	r2, #48	; 0x30
 80011f2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80011f4:	4b14      	ldr	r3, [pc, #80]	; (8001248 <MX_CAN_Init+0x64>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011fa:	4b13      	ldr	r3, [pc, #76]	; (8001248 <MX_CAN_Init+0x64>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_CAN_Init+0x64>)
 8001202:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001206:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_CAN_Init+0x64>)
 800120a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800120e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001210:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <MX_CAN_Init+0x64>)
 8001212:	2200      	movs	r2, #0
 8001214:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001216:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_CAN_Init+0x64>)
 8001218:	2200      	movs	r2, #0
 800121a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <MX_CAN_Init+0x64>)
 800121e:	2200      	movs	r2, #0
 8001220:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <MX_CAN_Init+0x64>)
 8001224:	2200      	movs	r2, #0
 8001226:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <MX_CAN_Init+0x64>)
 800122a:	2200      	movs	r2, #0
 800122c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <MX_CAN_Init+0x64>)
 8001230:	2200      	movs	r2, #0
 8001232:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001234:	4804      	ldr	r0, [pc, #16]	; (8001248 <MX_CAN_Init+0x64>)
 8001236:	f7fe ffeb 	bl	8000210 <HAL_CAN_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001240:	f000 f872 	bl	8001328 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2000002c 	.word	0x2000002c
 800124c:	40006400 	.word	0x40006400

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001264:	4b2d      	ldr	r3, [pc, #180]	; (800131c <MX_GPIO_Init+0xcc>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a2c      	ldr	r2, [pc, #176]	; (800131c <MX_GPIO_Init+0xcc>)
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b2a      	ldr	r3, [pc, #168]	; (800131c <MX_GPIO_Init+0xcc>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f003 0310 	and.w	r3, r3, #16
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <MX_GPIO_Init+0xcc>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a26      	ldr	r2, [pc, #152]	; (800131c <MX_GPIO_Init+0xcc>)
 8001282:	f043 0320 	orr.w	r3, r3, #32
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b24      	ldr	r3, [pc, #144]	; (800131c <MX_GPIO_Init+0xcc>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0320 	and.w	r3, r3, #32
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <MX_GPIO_Init+0xcc>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a20      	ldr	r2, [pc, #128]	; (800131c <MX_GPIO_Init+0xcc>)
 800129a:	f043 0304 	orr.w	r3, r3, #4
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b1e      	ldr	r3, [pc, #120]	; (800131c <MX_GPIO_Init+0xcc>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0304 	and.w	r3, r3, #4
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ac:	4b1b      	ldr	r3, [pc, #108]	; (800131c <MX_GPIO_Init+0xcc>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a1a      	ldr	r2, [pc, #104]	; (800131c <MX_GPIO_Init+0xcc>)
 80012b2:	f043 0308 	orr.w	r3, r3, #8
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b18      	ldr	r3, [pc, #96]	; (800131c <MX_GPIO_Init+0xcc>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0308 	and.w	r3, r3, #8
 80012c0:	603b      	str	r3, [r7, #0]
 80012c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8 
 80012c4:	2200      	movs	r2, #0
 80012c6:	f241 712c 	movw	r1, #5932	; 0x172c
 80012ca:	4815      	ldr	r0, [pc, #84]	; (8001320 <MX_GPIO_Init+0xd0>)
 80012cc:	f7ff fade 	bl	800088c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2120      	movs	r1, #32
 80012d4:	4813      	ldr	r0, [pc, #76]	; (8001324 <MX_GPIO_Init+0xd4>)
 80012d6:	f7ff fad9 	bl	800088c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA5 PA8 
                           PA9 PA10 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8 
 80012da:	f241 732c 	movw	r3, #5932	; 0x172c
 80012de:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2302      	movs	r3, #2
 80012ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	f107 0310 	add.w	r3, r7, #16
 80012f0:	4619      	mov	r1, r3
 80012f2:	480b      	ldr	r0, [pc, #44]	; (8001320 <MX_GPIO_Init+0xd0>)
 80012f4:	f7ff f96c 	bl	80005d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012f8:	2320      	movs	r3, #32
 80012fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001304:	2302      	movs	r3, #2
 8001306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	4619      	mov	r1, r3
 800130e:	4805      	ldr	r0, [pc, #20]	; (8001324 <MX_GPIO_Init+0xd4>)
 8001310:	f7ff f95e 	bl	80005d0 <HAL_GPIO_Init>

}
 8001314:	bf00      	nop
 8001316:	3720      	adds	r7, #32
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40021000 	.word	0x40021000
 8001320:	40010800 	.word	0x40010800
 8001324:	40010c00 	.word	0x40010c00

08001328 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr

08001334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <HAL_MspInit+0x5c>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	4a14      	ldr	r2, [pc, #80]	; (8001390 <HAL_MspInit+0x5c>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6193      	str	r3, [r2, #24]
 8001346:	4b12      	ldr	r3, [pc, #72]	; (8001390 <HAL_MspInit+0x5c>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001352:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <HAL_MspInit+0x5c>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	4a0e      	ldr	r2, [pc, #56]	; (8001390 <HAL_MspInit+0x5c>)
 8001358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800135c:	61d3      	str	r3, [r2, #28]
 800135e:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <HAL_MspInit+0x5c>)
 8001360:	69db      	ldr	r3, [r3, #28]
 8001362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800136a:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <HAL_MspInit+0x60>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	4a04      	ldr	r2, [pc, #16]	; (8001394 <HAL_MspInit+0x60>)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr
 8001390:	40021000 	.word	0x40021000
 8001394:	40010000 	.word	0x40010000

08001398 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	; 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a25      	ldr	r2, [pc, #148]	; (8001448 <HAL_CAN_MspInit+0xb0>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d143      	bne.n	8001440 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <HAL_CAN_MspInit+0xb4>)
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	4a23      	ldr	r2, [pc, #140]	; (800144c <HAL_CAN_MspInit+0xb4>)
 80013be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013c2:	61d3      	str	r3, [r2, #28]
 80013c4:	4b21      	ldr	r3, [pc, #132]	; (800144c <HAL_CAN_MspInit+0xb4>)
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d0:	4b1e      	ldr	r3, [pc, #120]	; (800144c <HAL_CAN_MspInit+0xb4>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a1d      	ldr	r2, [pc, #116]	; (800144c <HAL_CAN_MspInit+0xb4>)
 80013d6:	f043 0308 	orr.w	r3, r3, #8
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b1b      	ldr	r3, [pc, #108]	; (800144c <HAL_CAN_MspInit+0xb4>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80013e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ee:	2300      	movs	r3, #0
 80013f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	4814      	ldr	r0, [pc, #80]	; (8001450 <HAL_CAN_MspInit+0xb8>)
 80013fe:	f7ff f8e7 	bl	80005d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001402:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001408:	2302      	movs	r3, #2
 800140a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800140c:	2303      	movs	r3, #3
 800140e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4619      	mov	r1, r3
 8001416:	480e      	ldr	r0, [pc, #56]	; (8001450 <HAL_CAN_MspInit+0xb8>)
 8001418:	f7ff f8da 	bl	80005d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800141c:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <HAL_CAN_MspInit+0xbc>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
 8001422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001424:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
 800142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
 8001432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
 800143a:	4a06      	ldr	r2, [pc, #24]	; (8001454 <HAL_CAN_MspInit+0xbc>)
 800143c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001440:	bf00      	nop
 8001442:	3728      	adds	r7, #40	; 0x28
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40006400 	.word	0x40006400
 800144c:	40021000 	.word	0x40021000
 8001450:	40010c00 	.word	0x40010c00
 8001454:	40010000 	.word	0x40010000

08001458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr

08001464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <HardFault_Handler+0x4>

0800146a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <MemManage_Handler+0x4>

08001470 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <BusFault_Handler+0x4>

08001476 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <UsageFault_Handler+0x4>

0800147c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr

08001488 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a4:	f7fe fe98 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}

080014ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <SystemInit+0x5c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a14      	ldr	r2, [pc, #80]	; (8001508 <SystemInit+0x5c>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <SystemInit+0x5c>)
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	4911      	ldr	r1, [pc, #68]	; (8001508 <SystemInit+0x5c>)
 80014c2:	4b12      	ldr	r3, [pc, #72]	; (800150c <SystemInit+0x60>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <SystemInit+0x5c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0e      	ldr	r2, [pc, #56]	; (8001508 <SystemInit+0x5c>)
 80014ce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014d6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014d8:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <SystemInit+0x5c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a0a      	ldr	r2, [pc, #40]	; (8001508 <SystemInit+0x5c>)
 80014de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <SystemInit+0x5c>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	4a07      	ldr	r2, [pc, #28]	; (8001508 <SystemInit+0x5c>)
 80014ea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80014ee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <SystemInit+0x5c>)
 80014f2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80014f6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <SystemInit+0x64>)
 80014fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80014fe:	609a      	str	r2, [r3, #8]
#endif 
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000
 800150c:	f8ff0000 	.word	0xf8ff0000
 8001510:	e000ed00 	.word	0xe000ed00

08001514 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001514:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001516:	e003      	b.n	8001520 <LoopCopyDataInit>

08001518 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800151a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800151c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800151e:	3104      	adds	r1, #4

08001520 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001520:	480a      	ldr	r0, [pc, #40]	; (800154c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001524:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001526:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001528:	d3f6      	bcc.n	8001518 <CopyDataInit>
  ldr r2, =_sbss
 800152a:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800152c:	e002      	b.n	8001534 <LoopFillZerobss>

0800152e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800152e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001530:	f842 3b04 	str.w	r3, [r2], #4

08001534 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001536:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001538:	d3f9      	bcc.n	800152e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800153a:	f7ff ffb7 	bl	80014ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800153e:	f000 f80f 	bl	8001560 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001542:	f7ff fdab 	bl	800109c <main>
  bx lr
 8001546:	4770      	bx	lr
  ldr r3, =_sidata
 8001548:	080015fc 	.word	0x080015fc
  ldr r0, =_sdata
 800154c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001550:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001554:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001558:	20000054 	.word	0x20000054

0800155c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800155c:	e7fe      	b.n	800155c <ADC1_2_IRQHandler>
	...

08001560 <__libc_init_array>:
 8001560:	b570      	push	{r4, r5, r6, lr}
 8001562:	2500      	movs	r5, #0
 8001564:	4e0c      	ldr	r6, [pc, #48]	; (8001598 <__libc_init_array+0x38>)
 8001566:	4c0d      	ldr	r4, [pc, #52]	; (800159c <__libc_init_array+0x3c>)
 8001568:	1ba4      	subs	r4, r4, r6
 800156a:	10a4      	asrs	r4, r4, #2
 800156c:	42a5      	cmp	r5, r4
 800156e:	d109      	bne.n	8001584 <__libc_init_array+0x24>
 8001570:	f000 f822 	bl	80015b8 <_init>
 8001574:	2500      	movs	r5, #0
 8001576:	4e0a      	ldr	r6, [pc, #40]	; (80015a0 <__libc_init_array+0x40>)
 8001578:	4c0a      	ldr	r4, [pc, #40]	; (80015a4 <__libc_init_array+0x44>)
 800157a:	1ba4      	subs	r4, r4, r6
 800157c:	10a4      	asrs	r4, r4, #2
 800157e:	42a5      	cmp	r5, r4
 8001580:	d105      	bne.n	800158e <__libc_init_array+0x2e>
 8001582:	bd70      	pop	{r4, r5, r6, pc}
 8001584:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001588:	4798      	blx	r3
 800158a:	3501      	adds	r5, #1
 800158c:	e7ee      	b.n	800156c <__libc_init_array+0xc>
 800158e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001592:	4798      	blx	r3
 8001594:	3501      	adds	r5, #1
 8001596:	e7f2      	b.n	800157e <__libc_init_array+0x1e>
 8001598:	080015f4 	.word	0x080015f4
 800159c:	080015f4 	.word	0x080015f4
 80015a0:	080015f4 	.word	0x080015f4
 80015a4:	080015f8 	.word	0x080015f8

080015a8 <memset>:
 80015a8:	4603      	mov	r3, r0
 80015aa:	4402      	add	r2, r0
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d100      	bne.n	80015b2 <memset+0xa>
 80015b0:	4770      	bx	lr
 80015b2:	f803 1b01 	strb.w	r1, [r3], #1
 80015b6:	e7f9      	b.n	80015ac <memset+0x4>

080015b8 <_init>:
 80015b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ba:	bf00      	nop
 80015bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015be:	bc08      	pop	{r3}
 80015c0:	469e      	mov	lr, r3
 80015c2:	4770      	bx	lr

080015c4 <_fini>:
 80015c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015c6:	bf00      	nop
 80015c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015ca:	bc08      	pop	{r3}
 80015cc:	469e      	mov	lr, r3
 80015ce:	4770      	bx	lr
