{
  "module_name": "qcom,gcc-sm6125.h",
  "hash_id": "e1a03e90db6e2cda0ddbb6bb39ccd39189d3229113e2adc2332ab4a23f48472c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-sm6125.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM6125_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_SM6125_H\n\n#define GPLL0_OUT_AUX2\t\t\t\t0\n#define GPLL0_OUT_MAIN\t\t\t\t1\n#define GPLL6_OUT_MAIN\t\t\t\t2\n#define GPLL7_OUT_MAIN\t\t\t\t3\n#define GPLL8_OUT_MAIN\t\t\t\t4\n#define GPLL9_OUT_MAIN\t\t\t\t5\n#define GPLL0_OUT_EARLY\t\t\t\t6\n#define GPLL3_OUT_EARLY\t\t\t\t7\n#define GPLL4_OUT_MAIN\t\t\t\t8\n#define GPLL5_OUT_MAIN\t\t\t\t9\n#define GPLL6_OUT_EARLY\t\t\t\t10\n#define GPLL7_OUT_EARLY\t\t\t\t11\n#define GPLL8_OUT_EARLY\t\t\t\t12\n#define GPLL9_OUT_EARLY\t\t\t\t13\n#define GCC_AHB2PHY_CSI_CLK\t\t\t14\n#define GCC_AHB2PHY_USB_CLK\t\t\t15\n#define GCC_APC_VS_CLK\t\t\t\t16\n#define GCC_BOOT_ROM_AHB_CLK\t\t17\n#define GCC_CAMERA_AHB_CLK\t\t\t18\n#define GCC_CAMERA_XO_CLK\t\t\t19\n#define GCC_CAMSS_AHB_CLK_SRC\t\t20\n#define GCC_CAMSS_CCI_AHB_CLK\t\t21\n#define GCC_CAMSS_CCI_CLK\t\t\t22\n#define GCC_CAMSS_CCI_CLK_SRC\t\t\t23\n#define GCC_CAMSS_CPHY_CSID0_CLK\t\t24\n#define GCC_CAMSS_CPHY_CSID1_CLK\t\t25\n#define GCC_CAMSS_CPHY_CSID2_CLK\t\t26\n#define GCC_CAMSS_CPHY_CSID3_CLK\t\t27\n#define GCC_CAMSS_CPP_AHB_CLK\t\t\t28\n#define GCC_CAMSS_CPP_AXI_CLK\t\t\t29\n#define GCC_CAMSS_CPP_CLK\t\t\t30\n#define GCC_CAMSS_CPP_CLK_SRC\t\t\t31\n#define GCC_CAMSS_CPP_VBIF_AHB_CLK\t\t32\n#define GCC_CAMSS_CSI0_AHB_CLK\t\t\t33\n#define GCC_CAMSS_CSI0_CLK\t\t\t\t34\n#define GCC_CAMSS_CSI0_CLK_SRC\t\t\t35\n#define GCC_CAMSS_CSI0PHYTIMER_CLK\t\t36\n#define GCC_CAMSS_CSI0PHYTIMER_CLK_SRC\t37\n#define GCC_CAMSS_CSI0PIX_CLK\t\t\t38\n#define GCC_CAMSS_CSI0RDI_CLK\t\t\t39\n#define GCC_CAMSS_CSI1_AHB_CLK\t\t\t40\n#define GCC_CAMSS_CSI1_CLK\t\t\t\t41\n#define GCC_CAMSS_CSI1_CLK_SRC\t\t\t42\n#define GCC_CAMSS_CSI1PHYTIMER_CLK\t\t43\n#define GCC_CAMSS_CSI1PHYTIMER_CLK_SRC\t44\n#define GCC_CAMSS_CSI1PIX_CLK\t\t\t45\n#define GCC_CAMSS_CSI1RDI_CLK\t\t\t46\n#define GCC_CAMSS_CSI2_AHB_CLK\t\t\t47\n#define GCC_CAMSS_CSI2_CLK\t\t\t\t48\n#define GCC_CAMSS_CSI2_CLK_SRC\t\t\t49\n#define GCC_CAMSS_CSI2PHYTIMER_CLK\t\t50\n#define GCC_CAMSS_CSI2PHYTIMER_CLK_SRC\t51\n#define GCC_CAMSS_CSI2PIX_CLK\t\t\t52\n#define GCC_CAMSS_CSI2RDI_CLK\t\t\t53\n#define GCC_CAMSS_CSI3_AHB_CLK\t\t\t54\n#define GCC_CAMSS_CSI3_CLK\t\t\t\t55\n#define GCC_CAMSS_CSI3_CLK_SRC\t\t\t56\n#define GCC_CAMSS_CSI3PIX_CLK\t\t\t57\n#define GCC_CAMSS_CSI3RDI_CLK\t\t\t58\n#define GCC_CAMSS_CSI_VFE0_CLK\t\t\t59\n#define GCC_CAMSS_CSI_VFE1_CLK\t\t\t60\n#define GCC_CAMSS_CSIPHY0_CLK\t\t\t61\n#define GCC_CAMSS_CSIPHY1_CLK\t\t\t62\n#define GCC_CAMSS_CSIPHY2_CLK\t\t\t63\n#define GCC_CAMSS_CSIPHY_CLK_SRC\t\t64\n#define GCC_CAMSS_GP0_CLK\t\t\t\t65\n#define GCC_CAMSS_GP0_CLK_SRC\t\t\t66\n#define GCC_CAMSS_GP1_CLK\t\t\t\t67\n#define GCC_CAMSS_GP1_CLK_SRC\t\t\t68\n#define GCC_CAMSS_ISPIF_AHB_CLK\t\t\t69\n#define GCC_CAMSS_JPEG_AHB_CLK\t\t\t70\n#define GCC_CAMSS_JPEG_AXI_CLK\t\t\t71\n#define GCC_CAMSS_JPEG_CLK\t\t\t\t72\n#define GCC_CAMSS_JPEG_CLK_SRC\t\t\t73\n#define GCC_CAMSS_MCLK0_CLK\t\t\t\t74\n#define GCC_CAMSS_MCLK0_CLK_SRC\t\t\t75\n#define GCC_CAMSS_MCLK1_CLK\t\t\t\t76\n#define GCC_CAMSS_MCLK1_CLK_SRC\t\t\t77\n#define GCC_CAMSS_MCLK2_CLK\t\t\t\t78\n#define GCC_CAMSS_MCLK2_CLK_SRC\t\t\t79\n#define GCC_CAMSS_MCLK3_CLK\t\t\t\t80\n#define GCC_CAMSS_MCLK3_CLK_SRC\t\t\t81\n#define GCC_CAMSS_MICRO_AHB_CLK\t\t\t82\n#define GCC_CAMSS_THROTTLE_NRT_AXI_CLK\t83\n#define GCC_CAMSS_THROTTLE_RT_AXI_CLK\t84\n#define GCC_CAMSS_TOP_AHB_CLK\t\t\t85\n#define GCC_CAMSS_VFE0_AHB_CLK\t\t\t86\n#define GCC_CAMSS_VFE0_CLK\t\t\t\t87\n#define GCC_CAMSS_VFE0_CLK_SRC\t\t\t88\n#define GCC_CAMSS_VFE0_STREAM_CLK\t\t89\n#define GCC_CAMSS_VFE1_AHB_CLK\t\t\t90\n#define GCC_CAMSS_VFE1_CLK\t\t\t\t91\n#define GCC_CAMSS_VFE1_CLK_SRC\t\t\t92\n#define GCC_CAMSS_VFE1_STREAM_CLK\t\t93\n#define GCC_CAMSS_VFE_TSCTR_CLK\t\t\t94\n#define GCC_CAMSS_VFE_VBIF_AHB_CLK\t\t95\n#define GCC_CAMSS_VFE_VBIF_AXI_CLK\t\t96\n#define GCC_CE1_AHB_CLK\t\t\t\t\t97\n#define GCC_CE1_AXI_CLK\t\t\t\t\t98\n#define GCC_CE1_CLK\t\t\t\t\t\t99\n#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK\t100\n#define GCC_CPUSS_GNOC_CLK\t\t\t\t101\n#define GCC_DISP_AHB_CLK\t\t\t\t102\n#define GCC_DISP_GPLL0_DIV_CLK_SRC\t\t103\n#define GCC_DISP_HF_AXI_CLK\t\t\t\t104\n#define GCC_DISP_THROTTLE_CORE_CLK\t\t105\n#define GCC_DISP_XO_CLK\t\t\t\t\t106\n#define GCC_GP1_CLK\t\t\t\t\t\t107\n#define GCC_GP1_CLK_SRC\t\t\t\t\t108\n#define GCC_GP2_CLK\t\t\t\t\t\t109\n#define GCC_GP2_CLK_SRC\t\t\t\t\t110\n#define GCC_GP3_CLK\t\t\t\t\t\t111\n#define GCC_GP3_CLK_SRC\t\t\t\t\t112\n#define GCC_GPU_CFG_AHB_CLK\t\t\t\t113\n#define GCC_GPU_GPLL0_CLK_SRC\t\t\t114\n#define GCC_GPU_GPLL0_DIV_CLK_SRC\t\t115\n#define GCC_GPU_MEMNOC_GFX_CLK\t\t\t116\n#define GCC_GPU_SNOC_DVM_GFX_CLK\t\t117\n#define GCC_GPU_THROTTLE_CORE_CLK\t\t118\n#define GCC_GPU_THROTTLE_XO_CLK\t\t\t119\n#define GCC_MSS_VS_CLK\t\t\t\t\t120\n#define GCC_PDM2_CLK\t\t\t\t\t121\n#define GCC_PDM2_CLK_SRC\t\t\t\t122\n#define GCC_PDM_AHB_CLK\t\t\t\t\t123\n#define GCC_PDM_XO4_CLK\t\t\t\t\t124\n#define GCC_PRNG_AHB_CLK\t\t\t\t125\n#define GCC_QMIP_CAMERA_NRT_AHB_CLK\t\t126\n#define GCC_QMIP_CAMERA_RT_AHB_CLK\t\t127\n#define GCC_QMIP_DISP_AHB_CLK\t\t\t128\n#define GCC_QMIP_GPU_CFG_AHB_CLK\t\t129\n#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK\t130\n#define GCC_QUPV3_WRAP0_CORE_2X_CLK\t\t131\n#define GCC_QUPV3_WRAP0_CORE_CLK\t\t132\n#define GCC_QUPV3_WRAP0_S0_CLK\t\t\t133\n#define GCC_QUPV3_WRAP0_S0_CLK_SRC\t\t134\n#define GCC_QUPV3_WRAP0_S1_CLK\t\t\t135\n#define GCC_QUPV3_WRAP0_S1_CLK_SRC\t\t136\n#define GCC_QUPV3_WRAP0_S2_CLK\t\t\t137\n#define GCC_QUPV3_WRAP0_S2_CLK_SRC\t\t138\n#define GCC_QUPV3_WRAP0_S3_CLK\t\t\t139\n#define GCC_QUPV3_WRAP0_S3_CLK_SRC\t\t140\n#define GCC_QUPV3_WRAP0_S4_CLK\t\t\t141\n#define GCC_QUPV3_WRAP0_S4_CLK_SRC\t\t142\n#define GCC_QUPV3_WRAP0_S5_CLK\t\t\t143\n#define GCC_QUPV3_WRAP0_S5_CLK_SRC\t\t144\n#define GCC_QUPV3_WRAP1_CORE_2X_CLK\t\t145\n#define GCC_QUPV3_WRAP1_CORE_CLK\t\t146\n#define GCC_QUPV3_WRAP1_S0_CLK\t\t\t147\n#define GCC_QUPV3_WRAP1_S0_CLK_SRC\t\t148\n#define GCC_QUPV3_WRAP1_S1_CLK\t\t\t149\n#define GCC_QUPV3_WRAP1_S1_CLK_SRC\t\t150\n#define GCC_QUPV3_WRAP1_S2_CLK\t\t\t151\n#define GCC_QUPV3_WRAP1_S2_CLK_SRC\t\t152\n#define GCC_QUPV3_WRAP1_S3_CLK\t\t\t153\n#define GCC_QUPV3_WRAP1_S3_CLK_SRC\t\t154\n#define GCC_QUPV3_WRAP1_S4_CLK\t\t\t155\n#define GCC_QUPV3_WRAP1_S4_CLK_SRC\t\t156\n#define GCC_QUPV3_WRAP1_S5_CLK\t\t\t157\n#define GCC_QUPV3_WRAP1_S5_CLK_SRC\t\t158\n#define GCC_QUPV3_WRAP_0_M_AHB_CLK\t\t159\n#define GCC_QUPV3_WRAP_0_S_AHB_CLK\t\t160\n#define GCC_QUPV3_WRAP_1_M_AHB_CLK\t\t161\n#define GCC_QUPV3_WRAP_1_S_AHB_CLK\t\t162\n#define GCC_SDCC1_AHB_CLK\t\t\t\t163\n#define GCC_SDCC1_APPS_CLK\t\t\t\t164\n#define GCC_SDCC1_APPS_CLK_SRC\t\t\t165\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t166\n#define GCC_SDCC1_ICE_CORE_CLK_SRC\t\t167\n#define GCC_SDCC2_AHB_CLK\t\t\t\t168\n#define GCC_SDCC2_APPS_CLK\t\t\t\t169\n#define GCC_SDCC2_APPS_CLK_SRC\t\t\t170\n#define GCC_SYS_NOC_CPUSS_AHB_CLK\t\t171\n#define GCC_SYS_NOC_UFS_PHY_AXI_CLK\t\t172\n#define GCC_SYS_NOC_USB3_PRIM_AXI_CLK\t173\n#define GCC_UFS_PHY_AHB_CLK\t\t\t\t174\n#define GCC_UFS_PHY_AXI_CLK\t\t\t\t175\n#define GCC_UFS_PHY_AXI_CLK_SRC\t\t\t176\n#define GCC_UFS_PHY_ICE_CORE_CLK\t\t177\n#define GCC_UFS_PHY_ICE_CORE_CLK_SRC\t178\n#define GCC_UFS_PHY_PHY_AUX_CLK\t\t\t179\n#define GCC_UFS_PHY_PHY_AUX_CLK_SRC\t\t180\n#define GCC_UFS_PHY_RX_SYMBOL_0_CLK\t\t181\n#define GCC_UFS_PHY_TX_SYMBOL_0_CLK\t\t182\n#define GCC_UFS_PHY_UNIPRO_CORE_CLK\t\t183\n#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC\t184\n#define GCC_USB30_PRIM_MASTER_CLK\t\t185\n#define GCC_USB30_PRIM_MASTER_CLK_SRC\t186\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK\t187\n#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC\t188\n#define GCC_USB30_PRIM_SLEEP_CLK\t\t189\n#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC\t190\n#define GCC_USB3_PRIM_PHY_COM_AUX_CLK\t191\n#define GCC_USB3_PRIM_PHY_PIPE_CLK\t\t192\n#define GCC_VDDA_VS_CLK\t\t\t\t\t193\n#define GCC_VDDCX_VS_CLK\t\t\t\t194\n#define GCC_VDDMX_VS_CLK\t\t\t\t195\n#define GCC_VIDEO_AHB_CLK\t\t\t\t196\n#define GCC_VIDEO_AXI0_CLK\t\t\t\t197\n#define GCC_VIDEO_THROTTLE_CORE_CLK\t\t198\n#define GCC_VIDEO_XO_CLK\t\t\t\t199\n#define GCC_VS_CTRL_AHB_CLK\t\t\t\t200\n#define GCC_VS_CTRL_CLK\t\t\t\t\t201\n#define GCC_VS_CTRL_CLK_SRC\t\t\t\t202\n#define GCC_VSENSOR_CLK_SRC\t\t\t\t203\n#define GCC_WCSS_VS_CLK\t\t\t\t\t204\n#define GCC_USB3_PRIM_CLKREF_CLK\t\t205\n#define GCC_SYS_NOC_COMPUTE_SF_AXI_CLK\t206\n#define GCC_BIMC_GPU_AXI_CLK\t\t\t207\n#define GCC_UFS_MEM_CLKREF_CLK\t\t\t208\n\n \n#define USB30_PRIM_GDSC\t\t\t\t\t0\n#define UFS_PHY_GDSC\t\t\t\t\t1\n#define CAMSS_VFE0_GDSC\t\t\t\t\t2\n#define CAMSS_VFE1_GDSC\t\t\t\t\t3\n#define CAMSS_TOP_GDSC\t\t\t\t\t4\n#define CAM_CPP_GDSC\t\t\t\t\t5\n#define HLOS1_VOTE_TURING_MMU_TBU1_GDSC\t6\n#define HLOS1_VOTE_MM_SNOC_MMU_TBU_RT_GDSC\t7\n#define HLOS1_VOTE_MM_SNOC_MMU_TBU_NRT_GDSC\t8\n#define HLOS1_VOTE_TURING_MMU_TBU0_GDSC\t9\n\n#define GCC_QUSB2PHY_PRIM_BCR\t\t\t0\n#define GCC_QUSB2PHY_SEC_BCR\t\t\t1\n#define GCC_UFS_PHY_BCR\t\t\t\t2\n#define GCC_USB30_PRIM_BCR\t\t\t3\n#define GCC_USB_PHY_CFG_AHB2PHY_BCR\t\t4\n#define GCC_USB3_PHY_PRIM_SP0_BCR\t\t5\n#define GCC_USB3PHY_PHY_PRIM_SP0_BCR\t\t6\n#define GCC_CAMSS_MICRO_BCR\t\t\t7\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}