// Seed: 751661747
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6
);
  assign id_4#(
      .id_5(1),
      .id_3(1),
      .id_1(1),
      .id_1(1)
  ) = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    output logic id_7,
    input wor id_8,
    input uwire id_9,
    input wire id_10,
    output tri id_11,
    output logic id_12,
    output supply1 id_13
);
  initial begin : LABEL_0
    $signed(47);
    ;
    id_7  <= -1;
    id_12 <= id_5;
  end
  module_0 modCall_1 (
      id_11,
      id_10,
      id_11,
      id_9,
      id_13,
      id_9,
      id_13
  );
  assign modCall_1.id_5 = 0;
endmodule
