{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619593852078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619593852079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 16:10:51 2021 " "Processing started: Wed Apr 28 16:10:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619593852079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619593852079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_07_asyncRAM -c Lab_07_asyncRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619593852079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619593852734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07_asyncram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07_asyncram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_07_asyncRAM-rtl " "Found design unit 1: Lab_07_asyncRAM-rtl" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619593853420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_07_asyncRAM " "Found entity 1: Lab_07_asyncRAM" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619593853420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619593853420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_alu-sample " "Found design unit 1: simple_alu-sample" {  } { { "simple_alu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/simple_alu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619593853430 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_alu " "Found entity 1: simple_alu" {  } { { "simple_alu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/simple_alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619593853430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619593853430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_07_asyncRAM " "Elaborating entity \"Lab_07_asyncRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619593853518 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Lab_07_asyncRAM.vhd(20) " "Verilog HDL or VHDL warning at the Lab_07_asyncRAM.vhd(20): index expression is not wide enough to address all of the elements in the array" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 20 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1619593853522 "|Lab_07_asyncRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_block Lab_07_asyncRAM.vhd(23) " "VHDL Process Statement warning at Lab_07_asyncRAM.vhd(23): signal \"ram_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1619593853522 "|Lab_07_asyncRAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block Lab_07_asyncRAM.vhd(18) " "VHDL Process Statement warning at Lab_07_asyncRAM.vhd(18): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[7\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[6\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[5\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853523 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[4\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[3\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[2\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[1\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[0\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[1\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[2\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853524 "|Lab_07_asyncRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] Lab_07_asyncRAM.vhd(18) " "Inferred latch for \"ram_block\[0\]\[3\]\" at Lab_07_asyncRAM.vhd(18)" {  } { { "Lab_07_asyncRAM.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/Lab_07/Lab_07_asyncRAM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619593853525 "|Lab_07_asyncRAM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1619593854117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619593854434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619593854434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619593854477 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619593854477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619593854477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619593854477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619593854507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 16:10:54 2021 " "Processing ended: Wed Apr 28 16:10:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619593854507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619593854507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619593854507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619593854507 ""}
