/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8295
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8295_REG_DEFINITION_H__
#define __RTL8295_REG_DEFINITION_H__

/*
 * Feature: Chip register
 */
#define RTL8295_GLB_CTRL_BOND_STR_REG0_PAGE (0)
#define RTL8295_GLB_CTRL_BOND_STR_REG0_REG (16)
  #define RTL8295_GLB_CTRL_BOND_STR_REG0_BOND_OPT_OFFSET (0)
  #define RTL8295_GLB_CTRL_BOND_STR_REG0_BOND_OPT_MASK (0xFFFF << RTL8295_GLB_CTRL_BOND_STR_REG0_BOND_OPT_OFFSET)

#define RTL8295_GLB_CTRL_BOND_STR_REG1_PAGE (0)
#define RTL8295_GLB_CTRL_BOND_STR_REG1_REG (17)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_A_MODE_OFFSET (7)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_A_MODE_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG1_A_MODE_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_XTAL_CLK_SEL_OFFSET (6)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_XTAL_CLK_SEL_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG1_XTAL_CLK_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_MMD_EN_OFFSET (4)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_MMD_EN_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG1_MMD_EN_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_BOND_MODE_SEL_OFFSET (0)
  #define RTL8295_GLB_CTRL_BOND_STR_REG1_BOND_MODE_SEL_MASK (0xF << RTL8295_GLB_CTRL_BOND_STR_REG1_BOND_MODE_SEL_OFFSET)

#define RTL8295_GLB_CTRL_BOND_STR_REG2_PAGE (0)
#define RTL8295_GLB_CTRL_BOND_STR_REG2_REG (18)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_RST_DEG_EN_OFFSET (15)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_RST_DEG_EN_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_RST_DEG_EN_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_RST_FORCE_EN_STS_OFFSET (14)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_RST_FORCE_EN_STS_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_RST_FORCE_EN_STS_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_V33_TH_SEL_STS_OFFSET (12)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_V33_TH_SEL_STS_MASK (0x3 << RTL8295_GLB_CTRL_BOND_STR_REG2_V33_TH_SEL_STS_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_V10_TH_SEL_STS_OFFSET (10)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_V10_TH_SEL_STS_MASK (0x3 << RTL8295_GLB_CTRL_BOND_STR_REG2_V10_TH_SEL_STS_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PTP_TMR_EN_OFFSET (9)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PTP_TMR_EN_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_PTP_TMR_EN_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PTP_INTR_OFFSET (8)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PTP_INTR_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_PTP_INTR_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PRMB_SUPP_OFFSET (7)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PRMB_SUPP_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_PRMB_SUPP_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_SHORT_PRMB_OFFSET (6)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_SHORT_PRMB_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_SHORT_PRMB_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_SLV_EDGE_SEL_OFFSET (5)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_SLV_EDGE_SEL_MASK (0x1 << RTL8295_GLB_CTRL_BOND_STR_REG2_SLV_EDGE_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PHY_AD_OFFSET (0)
  #define RTL8295_GLB_CTRL_BOND_STR_REG2_PHY_AD_MASK (0x1F << RTL8295_GLB_CTRL_BOND_STR_REG2_PHY_AD_OFFSET)

#define RTL8295_GLB_CTRL_CHIP_INFO_PAGE (0)
#define RTL8295_GLB_CTRL_CHIP_INFO_REG (19)
  #define RTL8295_GLB_CTRL_CHIP_INFO_PHYAD_BCST_OFFSET (10)
  #define RTL8295_GLB_CTRL_CHIP_INFO_PHYAD_BCST_MASK (0x1F << RTL8295_GLB_CTRL_CHIP_INFO_PHYAD_BCST_OFFSET)
  #define RTL8295_GLB_CTRL_CHIP_INFO_PHYAD_BCST_EN_OFFSET (9)
  #define RTL8295_GLB_CTRL_CHIP_INFO_PHYAD_BCST_EN_MASK (0x1 << RTL8295_GLB_CTRL_CHIP_INFO_PHYAD_BCST_EN_OFFSET)
  #define RTL8295_GLB_CTRL_CHIP_INFO_CHIP_VER_OFFSET (4)
  #define RTL8295_GLB_CTRL_CHIP_INFO_CHIP_VER_MASK (0x1F << RTL8295_GLB_CTRL_CHIP_INFO_CHIP_VER_OFFSET)
  #define RTL8295_GLB_CTRL_CHIP_INFO_CHIP_INFO_EN_OLD_OFFSET (0)
  #define RTL8295_GLB_CTRL_CHIP_INFO_CHIP_INFO_EN_OLD_MASK (0xF << RTL8295_GLB_CTRL_CHIP_INFO_CHIP_INFO_EN_OLD_OFFSET)

#define RTL8295_GLB_CTRL_CHIP_RL_NUMBER_PAGE (0)
#define RTL8295_GLB_CTRL_CHIP_RL_NUMBER_REG (20)
  #define RTL8295_GLB_CTRL_CHIP_RL_NUMBER_RL_ID_OFFSET (0)
  #define RTL8295_GLB_CTRL_CHIP_RL_NUMBER_RL_ID_MASK (0xFFFF << RTL8295_GLB_CTRL_CHIP_RL_NUMBER_RL_ID_OFFSET)

#define RTL8295_GLB_CTRL_CHIP_RTL_ID_PAGE (0)
#define RTL8295_GLB_CTRL_CHIP_RTL_ID_REG (21)
  #define RTL8295_GLB_CTRL_CHIP_RTL_ID_RTL_ID_OFFSET (0)
  #define RTL8295_GLB_CTRL_CHIP_RTL_ID_RTL_ID_MASK (0xFFFF << RTL8295_GLB_CTRL_CHIP_RTL_ID_RTL_ID_OFFSET)

#define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_PAGE (0)
#define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_REG (22)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_RTL_VID_OFFSET (12)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_RTL_VID_MASK (0xF << RTL8295_GLB_CTRL_CHIP_MODEL_INFO_RTL_VID_OFFSET)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_RL_VID_OFFSET (8)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_RL_VID_MASK (0xF << RTL8295_GLB_CTRL_CHIP_MODEL_INFO_RL_VID_OFFSET)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_MCID_OFFSET (4)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_MCID_MASK (0xF << RTL8295_GLB_CTRL_CHIP_MODEL_INFO_MCID_OFFSET)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_BOID_OFFSET (0)
  #define RTL8295_GLB_CTRL_CHIP_MODEL_INFO_BOID_MASK (0xF << RTL8295_GLB_CTRL_CHIP_MODEL_INFO_BOID_OFFSET)

#define RTL8295_GLB_CTRL_CFG_DEBUG_SEL_PAGE (0)
#define RTL8295_GLB_CTRL_CFG_DEBUG_SEL_REG (23)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_SEL_DBG_SEL_OFFSET (0)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_SEL_DBG_SEL_MASK (0xFFFF << RTL8295_GLB_CTRL_CFG_DEBUG_SEL_DBG_SEL_OFFSET)

#define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_0_PAGE (1)
#define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_0_REG (16)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_0_DBG_OUT_1500_OFFSET (0)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_0_DBG_OUT_1500_MASK (0xFFFF << RTL8295_GLB_CTRL_CFG_DEBUG_OUT_0_DBG_OUT_1500_OFFSET)

#define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_1_PAGE (1)
#define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_1_REG (17)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_1_DBG_OUT_3116_OFFSET (0)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_1_DBG_OUT_3116_MASK (0xFFFF << RTL8295_GLB_CTRL_CFG_DEBUG_OUT_1_DBG_OUT_3116_OFFSET)

#define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_PAGE (1)
#define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_REG (18)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_DBG_OUT_SHIFT_OFFSET (4)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_DBG_OUT_SHIFT_MASK (0xF << RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_DBG_OUT_SHIFT_OFFSET)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_DBG_OUT_3532_OFFSET (0)
  #define RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_DBG_OUT_3532_MASK (0xF << RTL8295_GLB_CTRL_CFG_DEBUG_OUT_2_DBG_OUT_3532_OFFSET)

#define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_PAGE (1)
#define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_REG (19)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_EEE_DELETE_OFFSET (15)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_EEE_DELETE_MASK (0x1 << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_EEE_DELETE_OFFSET)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_H_OFFSET (11)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_H_MASK (0xF << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_H_OFFSET)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_L_OFFSET (7)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_L_MASK (0xF << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_L_OFFSET)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_REC_LINK_INTR_OFFSET (6)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_REC_LINK_INTR_MASK (0x1 << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_REC_LINK_INTR_OFFSET)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_LOOPBACK_10G_OFFSET (5)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_LOOPBACK_10G_MASK (0x1 << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_LOOPBACK_10G_OFFSET)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_CLR_FF_10G_OFFSET (4)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_CLR_FF_10G_MASK (0x1 << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_CLR_FF_10G_OFFSET)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_OFFSET (0)
  #define RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_MASK (0xF << RTL8295_GLB_CTRL_XGMII_FIFO_CTRL_WATER_LEVEL_10G_OFFSET)

#define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_PAGE (1)
#define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_REG (20)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_DUMMY_1G_OFFSET (15)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_DUMMY_1G_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_DUMMY_1G_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_SGM_ABLTY_NEW_OFFSET (14)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_SGM_ABLTY_NEW_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_SGM_ABLTY_NEW_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_DED_LINE_DLY_SEL_OFFSET (11)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_DED_LINE_DLY_SEL_MASK (0x7 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_DED_LINE_DLY_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_AUTO_CLR_DIS_OFFSET (10)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_AUTO_CLR_DIS_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_AUTO_CLR_DIS_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_SRC_SEL_1G_OFFSET (9)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_SRC_SEL_1G_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_SRC_SEL_1G_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_LOOPBACK_1G_OFFSET (8)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_LOOPBACK_1G_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_LOOPBACK_1G_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_CLR_FF_1G_OFFSET (7)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_CLR_FF_1G_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_CLR_FF_1G_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_NON_FF_OUT_1G_OFFSET (6)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_NON_FF_OUT_1G_MASK (0x1 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_NON_FF_OUT_1G_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_WATER_LEVEL_1G_FD_OFFSET (3)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_WATER_LEVEL_1G_FD_MASK (0x7 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_WATER_LEVEL_1G_FD_OFFSET)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_WATER_LEVEL_1G_OFFSET (0)
  #define RTL8295_GLB_CTRL_GMII_FIFO_CTRL_WATER_LEVEL_1G_MASK (0x7 << RTL8295_GLB_CTRL_GMII_FIFO_CTRL_WATER_LEVEL_1G_OFFSET)

#define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_PAGE (1)
#define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_REG (21)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_PDOWN_PTP_OFFSET (7)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_PDOWN_PTP_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_PDOWN_PTP_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_PDOWN_PKG_OFFSET (6)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_PDOWN_PKG_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_PDOWN_PKG_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_CKT_OFFSET (5)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_CKT_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_CKT_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_MISC_OFFSET (4)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_MISC_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_MISC_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_PLL_OFFSET (3)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_PLL_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_PLL_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_SDS4567_OFFSET (2)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_SDS4567_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_SDS4567_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_SDS012_OFFSET (1)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_SDS012_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_SDS012_OFFSET)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_CHIP_OFFSET (0)
  #define RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_CHIP_MASK (0x1 << RTL8295_GLB_CTRL_SOFT_RESET_CTRL_SW_RST_CHIP_OFFSET)

#define RTL8295_GLB_CTRL_SYS_CTRL_REG00_PAGE (1)
#define RTL8295_GLB_CTRL_SYS_CTRL_REG00_REG (22)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SEQ_RSV_ON_OFFSET (15)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SEQ_RSV_ON_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_SEQ_RSV_ON_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_ERROR_ON_OFFSET (14)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_ERROR_ON_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_ERROR_ON_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FAULT_ON_OFFSET (13)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FAULT_ON_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_FAULT_ON_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FIB_FB_ON_OFFSET (12)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FIB_FB_ON_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_FIB_FB_ON_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FIFO_FB_DET_OFFSET (11)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FIFO_FB_DET_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_FIFO_FB_DET_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SPD_UXSG_5G_FRC_OFFSET (10)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SPD_UXSG_5G_FRC_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_SPD_UXSG_5G_FRC_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SPD_XGM_2P5G_OFFSET (9)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SPD_XGM_2P5G_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_SPD_XGM_2P5G_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_AUTO_1G_SEL_OFFSET (8)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_AUTO_1G_SEL_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_AUTO_1G_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SEL_LINK_ORI_OFFSET (7)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SEL_LINK_ORI_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_SEL_LINK_ORI_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_MMD_CHIP_SEL_OFFSET (6)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_MMD_CHIP_SEL_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_MMD_CHIP_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_LINK_SEL_OFFSET (5)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_LINK_SEL_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_LINK_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SDS_TMO_SEL_OFFSET (4)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SDS_TMO_SEL_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_SDS_TMO_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FRCLD_SDS_SEL_OFFSET (2)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_FRCLD_SDS_SEL_MASK (0x3 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_FRCLD_SDS_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SYS_CLK_SEL_OFFSET (0)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG00_SYS_CLK_SEL_MASK (0x3 << RTL8295_GLB_CTRL_SYS_CTRL_REG00_SYS_CLK_SEL_OFFSET)

#define RTL8295_GLB_CTRL_SYS_CTRL_REG01_PAGE (1)
#define RTL8295_GLB_CTRL_SYS_CTRL_REG01_REG (23)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S4_OFFSET (15)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S4_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S4_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S1_OFFSET (14)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S1_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S1S4_S1_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S4_OFFSET (13)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S4_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S4_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S0_OFFSET (12)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S0_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S4_S0_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S2_S2_OFFSET (11)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S2_S2_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S2_S2_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S2_S0_OFFSET (10)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S2_S0_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S2_S0_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S1_OFFSET (9)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S1_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S1_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S0_OFFSET (8)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S0_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_UDRUN_S0S1_S0_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S4_OFFSET (7)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S4_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S4_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S1_OFFSET (6)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S1_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S1S4_S1_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S4_OFFSET (5)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S4_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S4_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S0_OFFSET (4)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S0_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S4_S0_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S2_S2_OFFSET (3)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S2_S2_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S2_S2_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S2_S0_OFFSET (2)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S2_S0_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S2_S0_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S1_OFFSET (1)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S1_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S1_OFFSET)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S0_OFFSET (0)
  #define RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S0_MASK (0x1 << RTL8295_GLB_CTRL_SYS_CTRL_REG01_XGFIFO_OVRUN_S0S1_S0_OFFSET)

#define RTL8295_GLB_CTRL_LED_CTRL_REG_00_PAGE (2)
#define RTL8295_GLB_CTRL_LED_CTRL_REG_00_REG (16)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_BLINK_SEL_OFFSET (9)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_BLINK_SEL_MASK (0x3 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_BLINK_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_POLARITY_OFFSET (8)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_POLARITY_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_POLARITY_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S7_OFFSET (7)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S7_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S7_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S6_OFFSET (6)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S6_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S6_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S5_OFFSET (5)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S5_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S5_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S4_OFFSET (4)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S4_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S4_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S3_OFFSET (3)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S3_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S3_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S2_OFFSET (2)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S2_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S2_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S1_OFFSET (1)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S1_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S1_OFFSET)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S0_OFFSET (0)
  #define RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S0_MASK (0x1 << RTL8295_GLB_CTRL_LED_CTRL_REG_00_LED_EN_S0_OFFSET)

#define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PAGE (2)
#define RTL8295_GLB_CTRL_PTP_CTRL_REG00_REG (17)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_TMR_CLK_SEL_OFFSET (12)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_TMR_CLK_SEL_MASK (0x3 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_TMR_CLK_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_RXCLK_SEL_OFFSET (11)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_RXCLK_SEL_MASK (0x1 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_RXCLK_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_INTR_POLARITY_OFFSET (10)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_INTR_POLARITY_MASK (0x1 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_PTP_INTR_POLARITY_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_UTP_SD_TMR_OFFSET (8)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_UTP_SD_TMR_MASK (0x3 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_UTP_SD_TMR_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_UTP_LINK_TMR_OFFSET (6)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_UTP_LINK_TMR_MASK (0x3 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_UTP_LINK_TMR_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_FIB_SD_TMR_OFFSET (4)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_FIB_SD_TMR_MASK (0x3 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_FIB_SD_TMR_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_FIB_LINK_TMR_OFFSET (2)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_FIB_LINK_TMR_MASK (0x3 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_FIB_LINK_TMR_OFFSET)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_FINAL_TMR_OFFSET (0)
  #define RTL8295_GLB_CTRL_PTP_CTRL_REG00_FINAL_TMR_MASK (0x3 << RTL8295_GLB_CTRL_PTP_CTRL_REG00_FINAL_TMR_OFFSET)

#define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_PAGE (2)
#define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_REG (18)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_SMT_OFFSET (10)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_SMT_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_SMT_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_SLEW_OFFSET (9)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_DRV_OFFSET (8)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MAC_125M_CLK_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_SMT_OFFSET (7)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_SMT_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_SMT_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_SMT_OFFSET (6)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_SMT_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_SMT_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_SLEW_OFFSET (5)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_DRV_OFFSET (4)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_EXT_CLK_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_IO_SLEW_OFFSET (3)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_IO_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_IO_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_IO_DRV_OFFSET (2)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_IO_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_IO_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_SLEW_OFFSET (1)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_DRV_OFFSET (0)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_00_MDX_CK_DRV_OFFSET)

#define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_PAGE (2)
#define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_REG (19)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S7_SLEW_OFFSET (10)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S7_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S7_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S7_DRV_OFFSET (9)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S7_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S7_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S6_SLEW_OFFSET (8)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S6_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S6_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S6_DRV_OFFSET (7)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S6_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S6_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S5_SLEW_OFFSET (6)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S5_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S5_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S5_DRV_OFFSET (5)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S5_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S5_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S4_SLEW_OFFSET (4)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S4_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S4_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S4_DRV_OFFSET (3)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S4_DRV_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S4_DRV_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S2_SLEW_OFFSET (2)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S2_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S2_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S1_SLEW_OFFSET (1)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S1_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S1_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S0_SLEW_OFFSET (0)
  #define RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S0_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_IO_PAD_CTRL_01_LED_S0_SLEW_OFFSET)

#define RTL8295_GLB_CTRL_DBG_CTRL_REG00_PAGE (2)
#define RTL8295_GLB_CTRL_DBG_CTRL_REG00_REG (20)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_15_OFFSET (15)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_15_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_15_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_14_OFFSET (14)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_14_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_14_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_13_OFFSET (13)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_13_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_13_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_12_OFFSET (12)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_12_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_12_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_11_OFFSET (11)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_11_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_11_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_10_OFFSET (10)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_10_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_10_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_9_OFFSET (9)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_9_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_9_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_8_OFFSET (8)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_8_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_8_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_7_OFFSET (7)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_7_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_7_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_6_OFFSET (6)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_6_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_6_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_5_OFFSET (5)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_5_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_5_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_4_OFFSET (4)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_4_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_4_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_3_OFFSET (3)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_3_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_3_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_2_OFFSET (2)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_2_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_2_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_1_OFFSET (1)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_1_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_1_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_0_OFFSET (0)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_0_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG00_DBG_PIN_SEL_0_OFFSET)

#define RTL8295_GLB_CTRL_DBG_CTRL_REG01_PAGE (2)
#define RTL8295_GLB_CTRL_DBG_CTRL_REG01_REG (21)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_31_OFFSET (15)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_31_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_31_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_30_OFFSET (14)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_30_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_30_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_29_OFFSET (13)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_29_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_29_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_28_OFFSET (12)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_28_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_28_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_27_OFFSET (11)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_27_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_27_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_26_OFFSET (10)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_26_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_26_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_25_OFFSET (9)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_25_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_25_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_24_OFFSET (8)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_24_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_24_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_23_OFFSET (7)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_23_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_23_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_22_OFFSET (6)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_22_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_22_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_21_OFFSET (5)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_21_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_21_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_20_OFFSET (4)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_20_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_20_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_19_OFFSET (3)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_19_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_19_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_18_OFFSET (2)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_18_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_18_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_17_OFFSET (1)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_17_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_17_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_16_OFFSET (0)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_16_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG01_DBG_PIN_SEL_16_OFFSET)

#define RTL8295_GLB_CTRL_DBG_CTRL_REG02_PAGE (2)
#define RTL8295_GLB_CTRL_DBG_CTRL_REG02_REG (22)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_SLEW_OFFSET (4)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_SLEW_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_SLEW_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_35_OFFSET (3)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_35_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_35_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_34_OFFSET (2)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_34_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_34_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_33_OFFSET (1)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_33_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_33_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_32_OFFSET (0)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_32_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG02_DBG_PIN_SEL_32_OFFSET)

#define RTL8295_GLB_CTRL_DBG_CTRL_REG03_PAGE (2)
#define RTL8295_GLB_CTRL_DBG_CTRL_REG03_REG (23)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_15_OFFSET (15)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_15_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_15_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_14_OFFSET (14)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_14_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_14_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_13_OFFSET (13)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_13_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_13_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_12_OFFSET (12)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_12_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_12_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_11_OFFSET (11)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_11_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_11_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_10_OFFSET (10)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_10_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_10_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_9_OFFSET (9)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_9_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_9_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_8_OFFSET (8)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_8_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_8_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_7_OFFSET (7)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_7_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_7_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_6_OFFSET (6)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_6_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_6_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_5_OFFSET (5)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_5_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_5_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_4_OFFSET (4)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_4_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_4_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_3_OFFSET (3)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_3_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_3_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_2_OFFSET (2)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_2_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_2_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_1_OFFSET (1)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_1_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_1_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_0_OFFSET (0)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_0_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG03_DBG_PIN_DRV_0_OFFSET)

#define RTL8295_GLB_CTRL_DBG_CTRL_REG04_PAGE (3)
#define RTL8295_GLB_CTRL_DBG_CTRL_REG04_REG (16)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_31_OFFSET (15)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_31_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_31_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_30_OFFSET (14)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_30_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_30_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_29_OFFSET (13)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_29_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_29_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_28_OFFSET (12)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_28_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_28_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_27_OFFSET (11)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_27_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_27_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_26_OFFSET (10)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_26_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_26_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_25_OFFSET (9)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_25_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_25_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_24_OFFSET (8)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_24_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_24_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_23_OFFSET (7)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_23_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_23_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_22_OFFSET (6)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_22_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_22_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_21_OFFSET (5)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_21_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_21_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_20_OFFSET (4)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_20_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_20_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_19_OFFSET (3)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_19_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_19_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_18_OFFSET (2)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_18_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_18_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_17_OFFSET (1)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_17_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_17_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_16_OFFSET (0)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_16_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG04_DBG_PIN_DRV_16_OFFSET)

#define RTL8295_GLB_CTRL_DBG_CTRL_REG05_PAGE (3)
#define RTL8295_GLB_CTRL_DBG_CTRL_REG05_REG (17)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S7_RXIDLE_OFFSET (15)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S7_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S7_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S6_RXIDLE_OFFSET (14)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S6_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S6_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S5_RXIDLE_OFFSET (13)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S5_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S5_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S4_RXIDLE_OFFSET (12)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S4_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S4_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S1_RXIDLE_OFFSET (11)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S1_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S1_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S0_RXIDLE_OFFSET (10)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S0_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_IMR_SERDES_S0_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S7_RXIDLE_OFFSET (9)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S7_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S7_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S6_RXIDLE_OFFSET (8)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S6_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S6_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S5_RXIDLE_OFFSET (7)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S5_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S5_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S4_RXIDLE_OFFSET (6)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S4_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S4_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S1_RXIDLE_OFFSET (5)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S1_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S1_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S0_RXIDLE_OFFSET (4)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S0_RXIDLE_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_ISR_SERDES_S0_RXIDLE_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_35_OFFSET (3)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_35_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_35_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_34_OFFSET (2)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_34_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_34_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_33_OFFSET (1)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_33_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_33_OFFSET)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_32_OFFSET (0)
  #define RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_32_MASK (0x1 << RTL8295_GLB_CTRL_DBG_CTRL_REG05_DBG_PIN_DRV_32_OFFSET)

#define RTL8295_GLB_CTRL_TX_DIS_PAGE (3)
#define RTL8295_GLB_CTRL_TX_DIS_REG (18)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS7_GPI_EN_OFFSET (14)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS7_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS7_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS6_GPI_EN_OFFSET (13)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS6_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS6_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS5_GPI_EN_OFFSET (12)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS5_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS5_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS4_GPI_EN_OFFSET (11)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS4_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS4_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS2_GPI_EN_OFFSET (10)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS2_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS2_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS1_GPI_EN_OFFSET (9)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS1_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS1_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS0_GPI_EN_OFFSET (8)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS0_GPI_EN_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS0_GPI_EN_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS_ALL_OFFSET (7)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS_ALL_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS_ALL_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS7_OFFSET (6)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS7_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS7_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS6_OFFSET (5)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS6_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS6_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS5_OFFSET (4)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS5_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS5_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS4_OFFSET (3)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS4_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS4_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS2_OFFSET (2)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS2_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS2_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS1_OFFSET (1)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS1_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS1_OFFSET)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS0_OFFSET (0)
  #define RTL8295_GLB_CTRL_TX_DIS_TX_DIS0_MASK (0x1 << RTL8295_GLB_CTRL_TX_DIS_TX_DIS0_OFFSET)

#define RTL8295_GLB_CTRL_STS_DEVAD_00_PAGE (3)
#define RTL8295_GLB_CTRL_STS_DEVAD_00_REG (19)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_XF_PKT_CLR_ALL_OFFSET (9)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_XF_PKT_CLR_ALL_MASK (0x1 << RTL8295_GLB_CTRL_STS_DEVAD_00_XF_PKT_CLR_ALL_OFFSET)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_XF_PKT_CLR_SEL_OFFSET (8)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_XF_PKT_CLR_SEL_MASK (0x1 << RTL8295_GLB_CTRL_STS_DEVAD_00_XF_PKT_CLR_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_INT_PIN_SEL_OFFSET (6)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_INT_PIN_SEL_MASK (0x3 << RTL8295_GLB_CTRL_STS_DEVAD_00_INT_PIN_SEL_OFFSET)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_EN_TA_CHECK_OFFSET (5)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_EN_TA_CHECK_MASK (0x1 << RTL8295_GLB_CTRL_STS_DEVAD_00_EN_TA_CHECK_OFFSET)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_MMD_DEVAD_STS_OFFSET (0)
  #define RTL8295_GLB_CTRL_STS_DEVAD_00_MMD_DEVAD_STS_MASK (0x1F << RTL8295_GLB_CTRL_STS_DEVAD_00_MMD_DEVAD_STS_OFFSET)

#define RTL8295_GLB_CTRL_STS_REGAD_00_PAGE (3)
#define RTL8295_GLB_CTRL_STS_REGAD_00_REG (20)
  #define RTL8295_GLB_CTRL_STS_REGAD_00_MMD_REGAD_STS_OFFSET (0)
  #define RTL8295_GLB_CTRL_STS_REGAD_00_MMD_REGAD_STS_MASK (0xFFFF << RTL8295_GLB_CTRL_STS_REGAD_00_MMD_REGAD_STS_OFFSET)

#define RTL8295_GLB_CTRL_XF_DBG_REG00_PAGE (3)
#define RTL8295_GLB_CTRL_XF_DBG_REG00_REG (21)
  #define RTL8295_GLB_CTRL_XF_DBG_REG00_XF_PKT_NUM_1500_OFFSET (0)
  #define RTL8295_GLB_CTRL_XF_DBG_REG00_XF_PKT_NUM_1500_MASK (0xFFFF << RTL8295_GLB_CTRL_XF_DBG_REG00_XF_PKT_NUM_1500_OFFSET)

#define RTL8295_GLB_CTRL_XF_DBG_REG01_PAGE (3)
#define RTL8295_GLB_CTRL_XF_DBG_REG01_REG (22)
  #define RTL8295_GLB_CTRL_XF_DBG_REG01_XF_PKT_NUM_3116_OFFSET (0)
  #define RTL8295_GLB_CTRL_XF_DBG_REG01_XF_PKT_NUM_3116_MASK (0xFFFF << RTL8295_GLB_CTRL_XF_DBG_REG01_XF_PKT_NUM_3116_OFFSET)

#define RTL8295_GLB_CTRL_XF_DBG_REG02_PAGE (3)
#define RTL8295_GLB_CTRL_XF_DBG_REG02_REG (23)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S7_LINK_STS_CHG_OFFSET (15)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S7_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S7_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S6_LINK_STS_CHG_OFFSET (14)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S6_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S6_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S5_LINK_STS_CHG_OFFSET (13)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S5_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S5_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S4_LINK_STS_CHG_OFFSET (12)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S4_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S4_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S1_LINK_STS_CHG_OFFSET (11)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S1_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S1_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S0_LINK_STS_CHG_OFFSET (10)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S0_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_IMR_S0_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S7_LINK_STS_CHG_OFFSET (9)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S7_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S7_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S6_LINK_STS_CHG_OFFSET (8)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S6_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S6_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S5_LINK_STS_CHG_OFFSET (7)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S5_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S5_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S4_LINK_STS_CHG_OFFSET (6)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S4_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S4_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S1_LINK_STS_CHG_OFFSET (5)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S1_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S1_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S0_LINK_STS_CHG_OFFSET (4)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S0_LINK_STS_CHG_MASK (0x1 << RTL8295_GLB_CTRL_XF_DBG_REG02_ISR_S0_LINK_STS_CHG_OFFSET)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_XF_PKT_SEL_OFFSET (0)
  #define RTL8295_GLB_CTRL_XF_DBG_REG02_XF_PKT_SEL_MASK (0xF << RTL8295_GLB_CTRL_XF_DBG_REG02_XF_PKT_SEL_OFFSET)

#define RTL8295_SDS_CTRL_SDS_INDACS_CMD_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_INDACS_CMD_REG (16)
  #define RTL8295_SDS_CTRL_SDS_INDACS_CMD_SDS_REG_IDACS_EN_OFFSET (2)
  #define RTL8295_SDS_CTRL_SDS_INDACS_CMD_SDS_REG_IDACS_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_INDACS_CMD_SDS_REG_IDACS_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_INDACS_CMD_RWOP_OFFSET (1)
  #define RTL8295_SDS_CTRL_SDS_INDACS_CMD_RWOP_MASK (0x1 << RTL8295_SDS_CTRL_SDS_INDACS_CMD_RWOP_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_INDACS_CMD_CMD_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_INDACS_CMD_CMD_MASK (0x1 << RTL8295_SDS_CTRL_SDS_INDACS_CMD_CMD_OFFSET)

#define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_REG (17)
  #define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_INDEX_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_INDEX_MASK (0x1F << RTL8295_SDS_CTRL_SDS_INDACS_ADDR_INDEX_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_PAGE_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_PAGE_MASK (0x3F << RTL8295_SDS_CTRL_SDS_INDACS_ADDR_PAGE_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_REG_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_INDACS_ADDR_REG_MASK (0x1F << RTL8295_SDS_CTRL_SDS_INDACS_ADDR_REG_OFFSET)

#define RTL8295_SDS_CTRL_SDS_INDACS_WDATA_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_INDACS_WDATA_REG (18)
  #define RTL8295_SDS_CTRL_SDS_INDACS_WDATA_WDATA_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_INDACS_WDATA_WDATA_MASK (0xFFFF << RTL8295_SDS_CTRL_SDS_INDACS_WDATA_WDATA_OFFSET)

#define RTL8295_SDS_CTRL_SDS_INDACS_RDATA_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_INDACS_RDATA_REG (19)
  #define RTL8295_SDS_CTRL_SDS_INDACS_RDATA_RDATA_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_INDACS_RDATA_RDATA_MASK (0xFFFF << RTL8295_SDS_CTRL_SDS_INDACS_RDATA_RDATA_OFFSET)

#define RTL8295_SDS_CTRL_SDS_REG_BCST_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_REG_BCST_REG (20)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_FRCLD_10G_EN_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_FRCLD_10G_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_FRCLD_10G_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_SPD_FRC_1G_EN_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_SPD_FRC_1G_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_SPD_FRC_1G_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_AUTO_CHG_EN_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_AUTO_CHG_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_AUTO_CHG_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_BCST_IDX_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_BCST_IDX_MASK (0x1F << RTL8295_SDS_CTRL_SDS_REG_BCST_SDS_BCST_IDX_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S7_ON_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S7_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S7_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S6_ON_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S6_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S6_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S5_ON_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S5_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S5_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S4_ON_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S4_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S4_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S3_ON_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S3_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S3_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S2_ON_OFFSET (2)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S2_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S2_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S1_ON_OFFSET (1)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S1_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S1_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S0_ON_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S0_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_REG_BCST_SDSREG_BCST_S0_ON_OFFSET)

#define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_REG (21)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_VAL_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_EN_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S7_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_VAL_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_EN_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S6_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_VAL_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_EN_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S5_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_VAL_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_EN_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S4_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_VAL_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_EN_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S3_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S2_PHYSIDE_FRC_VAL_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S2_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S2_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S2_PHYSIDE_FRC_EN_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S2_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S2_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_VAL_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_EN_OFFSET (2)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S1_PHYSIDE_FRC_EN_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_VAL_OFFSET (1)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_VAL_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_VAL_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_EN_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_EN_MASK (0x1 << RTL8295_SDS_CTRL_SDS_PHY_SIDE_FRC_S0_PHYSIDE_FRC_EN_OFFSET)

#define RTL8295_SDS_CTRL_SDS_OUI_00_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_OUI_00_REG (22)
  #define RTL8295_SDS_CTRL_SDS_OUI_00_REALTEK_OUI_1500_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_OUI_00_REALTEK_OUI_1500_MASK (0xFFFF << RTL8295_SDS_CTRL_SDS_OUI_00_REALTEK_OUI_1500_OFFSET)

#define RTL8295_SDS_CTRL_SDS_OUI_01_PAGE (4)
#define RTL8295_SDS_CTRL_SDS_OUI_01_REG (23)
  #define RTL8295_SDS_CTRL_SDS_OUI_01_MODEL_NO_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_OUI_01_MODEL_NO_MASK (0x3F << RTL8295_SDS_CTRL_SDS_OUI_01_MODEL_NO_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_OUI_01_REALTEK_OUI_2316_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_OUI_01_REALTEK_OUI_2316_MASK (0xFF << RTL8295_SDS_CTRL_SDS_OUI_01_REALTEK_OUI_2316_OFFSET)

#define RTL8295_SDS_CTRL_SDS_OUI_02_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_OUI_02_REG (16)
  #define RTL8295_SDS_CTRL_SDS_OUI_02_REVISION_NO_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_OUI_02_REVISION_NO_MASK (0xF << RTL8295_SDS_CTRL_SDS_OUI_02_REVISION_NO_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S0_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S0_REG (17)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_TX_DISABLE_S0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_TX_DISABLE_S0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_TX_DISABLE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_RX_DISABLE_S0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_RX_DISABLE_S0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_RX_DISABLE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_SDS_FRC_LD_S0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_SDS_FRC_LD_S0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_SDS_FRC_LD_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_LOAD_SDS_DFT_S0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_LOAD_SDS_DFT_S0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_LOAD_SDS_DFT_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_ANA_10P9375G_S0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_ANA_10P9375G_S0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_ANA_10P9375G_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_ECC_MODE_S0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_ECC_MODE_S0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S0_ECC_MODE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_SERDES_MODE_S0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S0_SERDES_MODE_S0_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S0_SERDES_MODE_S0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S1_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S1_REG (18)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_TX_DISABLE_S1_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_TX_DISABLE_S1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_TX_DISABLE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_RX_DISABLE_S1_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_RX_DISABLE_S1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_RX_DISABLE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_SDS_FRC_LD_S1_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_SDS_FRC_LD_S1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_SDS_FRC_LD_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_LOAD_SDS_DFT_S1_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_LOAD_SDS_DFT_S1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_LOAD_SDS_DFT_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_ANA_10P9375G_S1_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_ANA_10P9375G_S1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_ANA_10P9375G_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_ECC_MODE_S1_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_ECC_MODE_S1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S1_ECC_MODE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_SERDES_MODE_S1_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S1_SERDES_MODE_S1_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S1_SERDES_MODE_S1_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S2_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S2_REG (19)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_TX_DISABLE_S2_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_TX_DISABLE_S2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_TX_DISABLE_S2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_RX_DISABLE_S2_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_RX_DISABLE_S2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_RX_DISABLE_S2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_SDS_FRC_LD_S2_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_SDS_FRC_LD_S2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_SDS_FRC_LD_S2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_LOAD_SDS_DFT_S2_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_LOAD_SDS_DFT_S2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_LOAD_SDS_DFT_S2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_ANA_10P9375G_S2_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_ANA_10P9375G_S2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_ANA_10P9375G_S2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_ECC_MODE_S2_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_ECC_MODE_S2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S2_ECC_MODE_S2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_SERDES_MODE_S2_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S2_SERDES_MODE_S2_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S2_SERDES_MODE_S2_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S4_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S4_REG (20)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_TX_DISABLE_S4_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_TX_DISABLE_S4_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_TX_DISABLE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_RX_DISABLE_S4_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_RX_DISABLE_S4_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_RX_DISABLE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_SDS_FRC_LD_S4_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_SDS_FRC_LD_S4_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_SDS_FRC_LD_S4_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_LOAD_SDS_DFT_S4_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_LOAD_SDS_DFT_S4_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_LOAD_SDS_DFT_S4_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_ANA_10P9375G_S4_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_ANA_10P9375G_S4_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_ANA_10P9375G_S4_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_ECC_MODE_S4_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_ECC_MODE_S4_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S4_ECC_MODE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_SERDES_MODE_S4_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S4_SERDES_MODE_S4_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S4_SERDES_MODE_S4_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S5_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S5_REG (21)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_TX_DISABLE_S5_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_TX_DISABLE_S5_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_TX_DISABLE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_RX_DISABLE_S5_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_RX_DISABLE_S5_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_RX_DISABLE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_SDS_FRC_LD_S5_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_SDS_FRC_LD_S5_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_SDS_FRC_LD_S5_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_LOAD_SDS_DFT_S5_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_LOAD_SDS_DFT_S5_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_LOAD_SDS_DFT_S5_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_ANA_10P9375G_S5_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_ANA_10P9375G_S5_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_ANA_10P9375G_S5_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_ECC_MODE_S5_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_ECC_MODE_S5_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S5_ECC_MODE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_SERDES_MODE_S5_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S5_SERDES_MODE_S5_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S5_SERDES_MODE_S5_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S6_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S6_REG (22)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_TX_DISABLE_S6_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_TX_DISABLE_S6_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_TX_DISABLE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_RX_DISABLE_S6_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_RX_DISABLE_S6_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_RX_DISABLE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_SDS_FRC_LD_S6_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_SDS_FRC_LD_S6_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_SDS_FRC_LD_S6_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_LOAD_SDS_DFT_S6_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_LOAD_SDS_DFT_S6_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_LOAD_SDS_DFT_S6_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_ANA_10P9375G_S6_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_ANA_10P9375G_S6_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_ANA_10P9375G_S6_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_ECC_MODE_S6_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_ECC_MODE_S6_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S6_ECC_MODE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_SERDES_MODE_S6_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S6_SERDES_MODE_S6_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S6_SERDES_MODE_S6_OFFSET)

#define RTL8295_SDS_CTRL_SDS_CTRL_S7_PAGE (5)
#define RTL8295_SDS_CTRL_SDS_CTRL_S7_REG (23)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_TX_DISABLE_S7_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_TX_DISABLE_S7_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_TX_DISABLE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_RX_DISABLE_S7_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_RX_DISABLE_S7_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_RX_DISABLE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_SDS_ISO_ON_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_SDS_ISO_ON_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_SDS_FRC_LD_S7_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_SDS_FRC_LD_S7_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_SDS_FRC_LD_S7_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_LOAD_SDS_DFT_S7_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_LOAD_SDS_DFT_S7_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_LOAD_SDS_DFT_S7_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_ANA_10P9375G_S7_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_ANA_10P9375G_S7_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_ANA_10P9375G_S7_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_ECC_MODE_S7_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_ECC_MODE_S7_MASK (0x1 << RTL8295_SDS_CTRL_SDS_CTRL_S7_ECC_MODE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_SERDES_MODE_S7_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_CTRL_S7_SERDES_MODE_S7_MASK (0x1F << RTL8295_SDS_CTRL_SDS_CTRL_S7_SERDES_MODE_S7_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_REG (16)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_MEDIA_S0_P0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_MEDIA_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_MEDIA_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_S0_P0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_SPD_B3_S0_P0_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_SPD_B3_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_SPD_B3_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_ABLTY_SRC_S0_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_ABLTY_SRC_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_ABLTY_SRC_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_1G_S0_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_1G_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_1G_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_100M_S0_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_100M_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_EEE_100M_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_NWAY_FLT_S0_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_NWAY_FLT_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_NWAY_FLT_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_MST_MODE_S0_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_MST_MODE_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_MST_MODE_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_NWAY_EN_S0_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_NWAY_EN_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_NWAY_EN_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_TX_FC_S0_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_TX_FC_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_TX_FC_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_RX_FC_S0_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_RX_FC_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_RX_FC_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_LINK_S0_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_LINK_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_LINK_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_DUPLEX_S0_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_DUPLEX_S0_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_DUPLEX_S0_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_SPD_S0_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_SPD_S0_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P0_PHY_SPD_S0_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_REG (17)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_MEDIA_S0_P1_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_MEDIA_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_MEDIA_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_S0_P1_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_SPD_B3_S0_P1_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_SPD_B3_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_SPD_B3_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_ABLTY_SRC_S0_P1_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_ABLTY_SRC_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_ABLTY_SRC_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_1G_S0_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_1G_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_1G_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_100M_S0_P1_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_100M_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_EEE_100M_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_NWAY_FLT_S0_P1_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_NWAY_FLT_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_NWAY_FLT_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_MST_MODE_S0_P1_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_MST_MODE_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_MST_MODE_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_NWAY_EN_S0_P1_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_NWAY_EN_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_NWAY_EN_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_TX_FC_S0_P1_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_TX_FC_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_TX_FC_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_RX_FC_S0_P1_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_RX_FC_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_RX_FC_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_LINK_S0_P1_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_LINK_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_LINK_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_DUPLEX_S0_P1_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_DUPLEX_S0_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_DUPLEX_S0_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_SPD_S0_P1_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_SPD_S0_P1_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P1_PHY_SPD_S0_P1_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_REG (18)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_MEDIA_S0_P2_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_MEDIA_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_MEDIA_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_S0_P2_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_SPD_B3_S0_P2_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_SPD_B3_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_SPD_B3_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_ABLTY_SRC_S0_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_ABLTY_SRC_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_ABLTY_SRC_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_1G_S0_P2_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_1G_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_1G_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_100M_S0_P2_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_100M_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_EEE_100M_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_NWAY_FLT_S0_P2_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_NWAY_FLT_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_NWAY_FLT_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_MST_MODE_S0_P2_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_MST_MODE_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_MST_MODE_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_NWAY_EN_S0_P2_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_NWAY_EN_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_NWAY_EN_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_TX_FC_S0_P2_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_TX_FC_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_TX_FC_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_RX_FC_S0_P2_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_RX_FC_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_RX_FC_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_LINK_S0_P2_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_LINK_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_LINK_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_DUPLEX_S0_P2_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_DUPLEX_S0_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_DUPLEX_S0_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_SPD_S0_P2_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_SPD_S0_P2_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P2_PHY_SPD_S0_P2_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_REG (19)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_MEDIA_S0_P3_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_MEDIA_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_MEDIA_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_S0_P3_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_SPD_B3_S0_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_SPD_B3_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_SPD_B3_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_ABLTY_SRC_S0_P3_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_ABLTY_SRC_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_ABLTY_SRC_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_1G_S0_P3_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_1G_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_1G_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_100M_S0_P3_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_100M_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_EEE_100M_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_NWAY_FLT_S0_P3_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_NWAY_FLT_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_NWAY_FLT_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_MST_MODE_S0_P3_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_MST_MODE_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_MST_MODE_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_NWAY_EN_S0_P3_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_NWAY_EN_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_NWAY_EN_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_TX_FC_S0_P3_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_TX_FC_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_TX_FC_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_RX_FC_S0_P3_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_RX_FC_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_RX_FC_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_LINK_S0_P3_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_LINK_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_LINK_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_DUPLEX_S0_P3_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_DUPLEX_S0_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_DUPLEX_S0_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_SPD_S0_P3_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_SPD_S0_P3_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S0_P3_PHY_SPD_S0_P3_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_REG (20)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_MEDIA_S1_P0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_MEDIA_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_MEDIA_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_S1_P0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_SPD_B3_S1_P0_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_SPD_B3_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_SPD_B3_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_ABLTY_SRC_S1_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_ABLTY_SRC_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_ABLTY_SRC_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_1G_S1_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_1G_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_1G_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_100M_S1_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_100M_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_EEE_100M_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_NWAY_FLT_S1_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_NWAY_FLT_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_NWAY_FLT_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_MST_MODE_S1_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_MST_MODE_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_MST_MODE_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_NWAY_EN_S1_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_NWAY_EN_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_NWAY_EN_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_TX_FC_S1_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_TX_FC_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_TX_FC_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_RX_FC_S1_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_RX_FC_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_RX_FC_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_LINK_S1_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_LINK_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_LINK_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_DUPLEX_S1_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_DUPLEX_S1_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_DUPLEX_S1_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_SPD_S1_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_SPD_S1_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P0_PHY_SPD_S1_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_REG (21)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_MEDIA_S1_P1_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_MEDIA_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_MEDIA_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_S1_P1_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_SPD_B3_S1_P1_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_SPD_B3_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_SPD_B3_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_ABLTY_SRC_S1_P1_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_ABLTY_SRC_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_ABLTY_SRC_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_1G_S1_P1_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_1G_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_1G_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_100M_S1_P1_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_100M_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_EEE_100M_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_NWAY_FLT_S1_P1_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_NWAY_FLT_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_NWAY_FLT_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_MST_MODE_S1_P1_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_MST_MODE_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_MST_MODE_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_NWAY_EN_S1_P1_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_NWAY_EN_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_NWAY_EN_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_TX_FC_S1_P1_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_TX_FC_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_TX_FC_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_RX_FC_S1_P1_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_RX_FC_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_RX_FC_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_LINK_S1_P1_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_LINK_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_LINK_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_DUPLEX_S1_P1_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_DUPLEX_S1_P1_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_DUPLEX_S1_P1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_SPD_S1_P1_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_SPD_S1_P1_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P1_PHY_SPD_S1_P1_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_REG (22)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_MEDIA_S1_P2_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_MEDIA_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_MEDIA_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_S1_P2_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_SPD_B3_S1_P2_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_SPD_B3_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_SPD_B3_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_ABLTY_SRC_S1_P2_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_ABLTY_SRC_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_ABLTY_SRC_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_1G_S1_P2_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_1G_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_1G_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_100M_S1_P2_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_100M_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_EEE_100M_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_NWAY_FLT_S1_P2_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_NWAY_FLT_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_NWAY_FLT_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_MST_MODE_S1_P2_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_MST_MODE_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_MST_MODE_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_NWAY_EN_S1_P2_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_NWAY_EN_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_NWAY_EN_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_TX_FC_S1_P2_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_TX_FC_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_TX_FC_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_RX_FC_S1_P2_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_RX_FC_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_RX_FC_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_LINK_S1_P2_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_LINK_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_LINK_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_DUPLEX_S1_P2_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_DUPLEX_S1_P2_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_DUPLEX_S1_P2_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_SPD_S1_P2_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_SPD_S1_P2_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P2_PHY_SPD_S1_P2_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PAGE (6)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_REG (23)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_MEDIA_S1_P3_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_MEDIA_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_MEDIA_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_S1_P3_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_SPD_B3_S1_P3_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_SPD_B3_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_SPD_B3_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_ABLTY_SRC_S1_P3_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_ABLTY_SRC_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_ABLTY_SRC_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_1G_S1_P3_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_1G_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_1G_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_100M_S1_P3_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_100M_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_EEE_100M_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_NWAY_FLT_S1_P3_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_NWAY_FLT_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_NWAY_FLT_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_MST_MODE_S1_P3_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_MST_MODE_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_MST_MODE_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_NWAY_EN_S1_P3_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_NWAY_EN_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_NWAY_EN_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_TX_FC_S1_P3_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_TX_FC_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_TX_FC_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_RX_FC_S1_P3_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_RX_FC_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_RX_FC_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_LINK_S1_P3_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_LINK_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_LINK_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_DUPLEX_S1_P3_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_DUPLEX_S1_P3_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_DUPLEX_S1_P3_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_SPD_S1_P3_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_SPD_S1_P3_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S1_P3_PHY_SPD_S1_P3_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_REG (16)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_ABLTY_SRC_S2_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_ABLTY_SRC_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_ABLTY_SRC_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_EEE_1G_S2_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_EEE_1G_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_EEE_1G_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_EEE_100M_S2_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_EEE_100M_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_EEE_100M_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_NWAY_FLT_S2_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_NWAY_FLT_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_NWAY_FLT_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_MST_MODE_S2_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_MST_MODE_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_MST_MODE_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_NWAY_EN_S2_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_NWAY_EN_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_NWAY_EN_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_TX_FC_S2_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_TX_FC_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_TX_FC_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_RX_FC_S2_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_RX_FC_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_RX_FC_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_LINK_S2_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_LINK_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_LINK_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_DUPLEX_S2_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_DUPLEX_S2_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_DUPLEX_S2_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_SPD_S2_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_SPD_S2_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S2_P0_PHY_SPD_S2_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_REG (17)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_MEDIA_S4_P0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_MEDIA_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_MEDIA_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_S4_P0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_SPD_B3_S4_P0_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_SPD_B3_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_SPD_B3_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_ABLTY_SRC_S4_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_ABLTY_SRC_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_ABLTY_SRC_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_1G_S4_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_1G_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_1G_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_100M_S4_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_100M_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_EEE_100M_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_NWAY_FLT_S4_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_NWAY_FLT_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_NWAY_FLT_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_MST_MODE_S4_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_MST_MODE_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_MST_MODE_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_NWAY_EN_S4_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_NWAY_EN_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_NWAY_EN_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_TX_FC_S4_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_TX_FC_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_TX_FC_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_RX_FC_S4_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_RX_FC_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_RX_FC_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_LINK_S4_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_LINK_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_LINK_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_DUPLEX_S4_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_DUPLEX_S4_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_DUPLEX_S4_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_SPD_S4_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_SPD_S4_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S4_P0_PHY_SPD_S4_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_REG (18)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_MEDIA_S5_P0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_MEDIA_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_MEDIA_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_S5_P0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_SPD_B3_S5_P0_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_SPD_B3_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_SPD_B3_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_ABLTY_SRC_S5_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_ABLTY_SRC_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_ABLTY_SRC_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_1G_S5_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_1G_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_1G_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_100M_S5_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_100M_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_EEE_100M_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_NWAY_FLT_S5_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_NWAY_FLT_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_NWAY_FLT_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_MST_MODE_S5_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_MST_MODE_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_MST_MODE_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_NWAY_EN_S5_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_NWAY_EN_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_NWAY_EN_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_TX_FC_S5_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_TX_FC_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_TX_FC_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_RX_FC_S5_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_RX_FC_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_RX_FC_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_LINK_S5_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_LINK_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_LINK_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_DUPLEX_S5_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_DUPLEX_S5_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_DUPLEX_S5_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_SPD_S5_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_SPD_S5_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S5_P0_PHY_SPD_S5_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_REG (19)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_MEDIA_S6_P0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_MEDIA_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_MEDIA_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_S6_P0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_SPD_B3_S6_P0_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_SPD_B3_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_SPD_B3_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_ABLTY_SRC_S6_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_ABLTY_SRC_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_ABLTY_SRC_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_1G_S6_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_1G_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_1G_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_100M_S6_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_100M_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_EEE_100M_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_NWAY_FLT_S6_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_NWAY_FLT_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_NWAY_FLT_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_MST_MODE_S6_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_MST_MODE_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_MST_MODE_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_NWAY_EN_S6_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_NWAY_EN_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_NWAY_EN_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_TX_FC_S6_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_TX_FC_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_TX_FC_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_RX_FC_S6_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_RX_FC_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_RX_FC_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_LINK_S6_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_LINK_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_LINK_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_DUPLEX_S6_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_DUPLEX_S6_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_DUPLEX_S6_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_SPD_S6_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_SPD_S6_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S6_P0_PHY_SPD_S6_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_REG (20)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_MEDIA_S7_P0_OFFSET (15)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_MEDIA_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_MEDIA_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_S7_P0_OFFSET (14)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_SPD_B3_S7_P0_OFFSET (13)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_SPD_B3_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_SPD_B3_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_ABLTY_SRC_S7_P0_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_ABLTY_SRC_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_ABLTY_SRC_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_1G_S7_P0_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_1G_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_1G_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_100M_S7_P0_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_100M_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_EEE_100M_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_NWAY_FLT_S7_P0_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_NWAY_FLT_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_NWAY_FLT_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_MST_MODE_S7_P0_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_MST_MODE_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_MST_MODE_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_NWAY_EN_S7_P0_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_NWAY_EN_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_NWAY_EN_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_TX_FC_S7_P0_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_TX_FC_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_TX_FC_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_RX_FC_S7_P0_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_RX_FC_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_RX_FC_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_LINK_S7_P0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_LINK_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_LINK_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_DUPLEX_S7_P0_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_DUPLEX_S7_P0_MASK (0x1 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_DUPLEX_S7_P0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_SPD_S7_P0_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_SPD_S7_P0_MASK (0x7 << RTL8295_SDS_CTRL_SDS_ABLTY_S7_P0_PHY_SPD_S7_P0_OFFSET)

#define RTL8295_SDS_CTRL_SDS_1G_LINK_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_1G_LINK_REG (21)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S7P0_LINK_OFFSET (12)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S7P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S7P0_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S6P0_LINK_OFFSET (11)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S6P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S6P0_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S5P0_LINK_OFFSET (10)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S5P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S5P0_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S4P0_LINK_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S4P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S4P0_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S2P0_LINK_OFFSET (8)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S2P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S2P0_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P3_LINK_OFFSET (7)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P3_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P3_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P2_LINK_OFFSET (6)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P2_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P2_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P1_LINK_OFFSET (5)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P1_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P1_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P0_LINK_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S1P0_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P3_LINK_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P3_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P3_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P2_LINK_OFFSET (2)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P2_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P2_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P1_LINK_OFFSET (1)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P1_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P1_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P0_LINK_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P0_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_1G_LINK_SDS_S0P0_LINK_OFFSET)

#define RTL8295_SDS_CTRL_SDS_10G_LINK_PAGE (7)
#define RTL8295_SDS_CTRL_SDS_10G_LINK_REG (22)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_USXGMII_SUB_MODE_S1_OFFSET (9)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_USXGMII_SUB_MODE_S1_MASK (0x1F << RTL8295_SDS_CTRL_SDS_10G_LINK_USXGMII_SUB_MODE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_USXGMII_SUB_MODE_S0_OFFSET (4)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_USXGMII_SUB_MODE_S0_MASK (0x1F << RTL8295_SDS_CTRL_SDS_10G_LINK_USXGMII_SUB_MODE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S4TG_LINK_OFFSET (3)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S4TG_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S4TG_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S2TG_LINK_OFFSET (2)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S2TG_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S2TG_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S1TG_LINK_OFFSET (1)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S1TG_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S1TG_LINK_OFFSET)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S0TG_LINK_OFFSET (0)
  #define RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S0TG_LINK_MASK (0x1 << RTL8295_SDS_CTRL_SDS_10G_LINK_SDS_S0TG_LINK_OFFSET)

#define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_PAGE (7)
#define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_REG (23)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_SEL_OFFSET (11)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_SEL_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_SEL_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S7_OFFSET (10)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S7_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S7_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S6_OFFSET (9)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S6_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S6_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S5_OFFSET (8)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S5_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S5_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S4_OFFSET (7)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S4_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S4_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S1_OFFSET (6)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S1_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S1_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S0_OFFSET (5)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S0_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_RXIDLE_S0_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_CFG_SDSY_FIBMD_OFFSET (4)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_CFG_SDSY_FIBMD_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_CFG_SDSY_FIBMD_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_SEL_SGM_CHN_OFFSET (2)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_SEL_SGM_CHN_MASK (0x3 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_SEL_SGM_CHN_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_RXAUI_SWAP_CHN_OFFSET (1)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_RXAUI_SWAP_CHN_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_RXAUI_SWAP_CHN_OFFSET)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_RXAUI_SEL_CHN_OFFSET (0)
  #define RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_RXAUI_SEL_CHN_MASK (0x1 << RTL8295_SDS_CTRL_RXAUI_SEL_CHN_SDS_RXAUI_SEL_CHN_OFFSET)

#define RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_PAGE (8)
#define RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_REG (16)
  #define RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_EFUSE_CTRL_DONE_OFFSET (1)
  #define RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_EFUSE_CTRL_DONE_MASK (0x1 << RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_EFUSE_CTRL_DONE_OFFSET)
  #define RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_EFUSE_EN_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_EFUSE_EN_MASK (0x1 << RTL8295_EFUSE_CTRL_EFUSE_CTRL_REG_EFUSE_EN_OFFSET)

#define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_PAGE (8)
#define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_REG (17)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_ADDR_OFFSET (3)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_ADDR_MASK (0xFF << RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_ADDR_OFFSET)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_RWOP_OFFSET (2)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_RWOP_MASK (0x1 << RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_RWOP_OFFSET)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_ACCESS_BUSY_OFFSET (1)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_ACCESS_BUSY_MASK (0x1 << RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_ACCESS_BUSY_OFFSET)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_CMD_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_CMD_MASK (0x1 << RTL8295_EFUSE_CTRL_EFUSE_ACS_REG_EFUSE_CMD_OFFSET)

#define RTL8295_EFUSE_CTRL_EFUSE_WDATA_REG_PAGE (8)
#define RTL8295_EFUSE_CTRL_EFUSE_WDATA_REG_REG (18)
  #define RTL8295_EFUSE_CTRL_EFUSE_WDATA_REG_EFUSE_WDATA_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_EFUSE_WDATA_REG_EFUSE_WDATA_MASK (0xFFFF << RTL8295_EFUSE_CTRL_EFUSE_WDATA_REG_EFUSE_WDATA_OFFSET)

#define RTL8295_EFUSE_CTRL_EFUSE_RDATA_REG_PAGE (8)
#define RTL8295_EFUSE_CTRL_EFUSE_RDATA_REG_REG (19)
  #define RTL8295_EFUSE_CTRL_EFUSE_RDATA_REG_EFUSE_RDATA_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_EFUSE_RDATA_REG_EFUSE_RDATA_MASK (0xFFFF << RTL8295_EFUSE_CTRL_EFUSE_RDATA_REG_EFUSE_RDATA_OFFSET)

#define RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_PAGE (8)
#define RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_REG (20)
  #define RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_SA_SEL_OFFSET (2)
  #define RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_SA_SEL_MASK (0x1 << RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_SA_SEL_OFFSET)
  #define RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_TMRF_SEL_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_TMRF_SEL_MASK (0x3 << RTL8295_EFUSE_CTRL_EFUSE_MACRO_CTRL_TMRF_SEL_OFFSET)

#define RTL8295_EFUSE_CTRL_CHIP_INFO_0_PAGE (8)
#define RTL8295_EFUSE_CTRL_CHIP_INFO_0_REG (21)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_CHAR_1ST_OFFSET (11)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_CHAR_1ST_MASK (0x1F << RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_CHAR_1ST_OFFSET)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_CHAR_2ST_OFFSET (6)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_CHAR_2ST_MASK (0x1F << RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_CHAR_2ST_OFFSET)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_RSV_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_RSV_MASK (0x3F << RTL8295_EFUSE_CTRL_CHIP_INFO_0_MODEL_RSV_OFFSET)

#define RTL8295_EFUSE_CTRL_CHIP_INFO_1_PAGE (8)
#define RTL8295_EFUSE_CTRL_CHIP_INFO_1_REG (22)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_1_CHIP_INFO_EN_OFFSET (0)
  #define RTL8295_EFUSE_CTRL_CHIP_INFO_1_CHIP_INFO_EN_MASK (0xFFFF << RTL8295_EFUSE_CTRL_CHIP_INFO_1_CHIP_INFO_EN_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG0_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG0_REG (16)
  #define RTL8295_PLL_CTRL_PLL_REG0_PLL_REG0_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG0_PLL_REG0_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG0_PLL_REG0_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG1_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG1_REG (17)
  #define RTL8295_PLL_CTRL_PLL_REG1_PLL_REG1_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG1_PLL_REG1_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG1_PLL_REG1_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG2_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG2_REG (18)
  #define RTL8295_PLL_CTRL_PLL_REG2_PLL_REG2_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG2_PLL_REG2_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG2_PLL_REG2_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG3_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG3_REG (19)
  #define RTL8295_PLL_CTRL_PLL_REG3_PLL_REG3_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG3_PLL_REG3_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG3_PLL_REG3_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG4_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG4_REG (20)
  #define RTL8295_PLL_CTRL_PLL_REG4_PLL_REG4_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG4_PLL_REG4_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG4_PLL_REG4_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG5_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG5_REG (21)
  #define RTL8295_PLL_CTRL_PLL_REG5_PLL_REG5_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG5_PLL_REG5_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG5_PLL_REG5_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG6_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG6_REG (22)
  #define RTL8295_PLL_CTRL_PLL_REG6_PLL_REG6_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG6_PLL_REG6_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG6_PLL_REG6_OFFSET)

#define RTL8295_PLL_CTRL_PLL_REG7_PAGE (9)
#define RTL8295_PLL_CTRL_PLL_REG7_REG (23)
  #define RTL8295_PLL_CTRL_PLL_REG7_PLL_REG7_OFFSET (0)
  #define RTL8295_PLL_CTRL_PLL_REG7_PLL_REG7_MASK (0xFFFF << RTL8295_PLL_CTRL_PLL_REG7_PLL_REG7_OFFSET)

#define RTL8295_BGP_CTRL_BGP_REG0_PAGE (10)
#define RTL8295_BGP_CTRL_BGP_REG0_REG (16)
  #define RTL8295_BGP_CTRL_BGP_REG0_BGP_REG0_OFFSET (0)
  #define RTL8295_BGP_CTRL_BGP_REG0_BGP_REG0_MASK (0xFFFF << RTL8295_BGP_CTRL_BGP_REG0_BGP_REG0_OFFSET)

#define RTL8295_BGP_CTRL_BGP_REG1_PAGE (10)
#define RTL8295_BGP_CTRL_BGP_REG1_REG (17)
  #define RTL8295_BGP_CTRL_BGP_REG1_BGP_REG1_OFFSET (0)
  #define RTL8295_BGP_CTRL_BGP_REG1_BGP_REG1_MASK (0xFFFF << RTL8295_BGP_CTRL_BGP_REG1_BGP_REG1_OFFSET)

#define RTL8295_BGP_CTRL_BGP_REG2_PAGE (10)
#define RTL8295_BGP_CTRL_BGP_REG2_REG (18)
  #define RTL8295_BGP_CTRL_BGP_REG2_BGP_REG2_OFFSET (0)
  #define RTL8295_BGP_CTRL_BGP_REG2_BGP_REG2_MASK (0xFFFF << RTL8295_BGP_CTRL_BGP_REG2_BGP_REG2_OFFSET)

#define RTL8295_BGP_CTRL_BGP_REG3_PAGE (10)
#define RTL8295_BGP_CTRL_BGP_REG3_REG (19)
  #define RTL8295_BGP_CTRL_BGP_REG3_BGP_REG3_OFFSET (0)
  #define RTL8295_BGP_CTRL_BGP_REG3_BGP_REG3_MASK (0xFFFF << RTL8295_BGP_CTRL_BGP_REG3_BGP_REG3_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_PAGE (10)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG00_S0P0_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_PAGE (10)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG01_S0P0_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_PAGE (10)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_S0P0_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_S0P0_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_S0P0_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_S0P0_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_S0P0_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG02_S0P0_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG03_PAGE (10)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG03_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG03_S0P0_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG03_S0P0_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG03_S0P0_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG04_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG04_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG04_S0P0_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG04_S0P0_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG04_S0P0_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG05_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG05_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG05_S0P0_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG05_S0P0_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG05_S0P0_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG06_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG06_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG06_S0P0_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG06_S0P0_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG06_S0P0_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG07_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG07_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG07_S0P0_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG07_S0P0_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG07_S0P0_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG08_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG08_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG08_S0P0_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG08_S0P0_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG08_S0P0_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG09_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG09_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG09_S0P0_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG09_S0P0_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG09_S0P0_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG10_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG10_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG10_S0P0_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P0_REG10_S0P0_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P0_REG10_S0P0_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_PAGE (11)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG00_S0P1_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG01_S0P1_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_S0P1_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_S0P1_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_S0P1_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_S0P1_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_S0P1_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG02_S0P1_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG03_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG03_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG03_S0P1_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG03_S0P1_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG03_S0P1_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG04_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG04_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG04_S0P1_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG04_S0P1_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG04_S0P1_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG05_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG05_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG05_S0P1_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG05_S0P1_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG05_S0P1_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG06_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG06_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG06_S0P1_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG06_S0P1_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG06_S0P1_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG07_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG07_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG07_S0P1_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG07_S0P1_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG07_S0P1_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG08_PAGE (12)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG08_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG08_S0P1_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG08_S0P1_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG08_S0P1_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG09_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG09_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG09_S0P1_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG09_S0P1_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG09_S0P1_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG10_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG10_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG10_S0P1_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P1_REG10_S0P1_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P1_REG10_S0P1_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG00_S0P2_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG01_S0P2_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_S0P2_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_S0P2_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_S0P2_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_S0P2_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_S0P2_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG02_S0P2_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG03_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG03_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG03_S0P2_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG03_S0P2_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG03_S0P2_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG04_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG04_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG04_S0P2_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG04_S0P2_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG04_S0P2_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG05_PAGE (13)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG05_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG05_S0P2_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG05_S0P2_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG05_S0P2_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG06_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG06_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG06_S0P2_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG06_S0P2_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG06_S0P2_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG07_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG07_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG07_S0P2_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG07_S0P2_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG07_S0P2_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG08_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG08_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG08_S0P2_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG08_S0P2_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG08_S0P2_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG09_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG09_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG09_S0P2_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG09_S0P2_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG09_S0P2_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG10_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG10_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG10_S0P2_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P2_REG10_S0P2_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P2_REG10_S0P2_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG00_S0P3_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG01_S0P3_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_PAGE (14)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_S0P3_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_S0P3_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_S0P3_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_S0P3_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_S0P3_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG02_S0P3_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG03_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG03_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG03_S0P3_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG03_S0P3_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG03_S0P3_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG04_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG04_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG04_S0P3_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG04_S0P3_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG04_S0P3_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG05_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG05_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG05_S0P3_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG05_S0P3_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG05_S0P3_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG06_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG06_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG06_S0P3_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG06_S0P3_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG06_S0P3_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG07_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG07_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG07_S0P3_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG07_S0P3_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG07_S0P3_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG08_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG08_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG08_S0P3_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG08_S0P3_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG08_S0P3_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG09_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG09_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG09_S0P3_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG09_S0P3_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG09_S0P3_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG10_PAGE (15)
#define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG10_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG10_S0P3_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P3_REG10_S0P3_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S0P3_REG10_S0P3_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG00_S1P0_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG01_S1P0_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_S1P0_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_S1P0_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_S1P0_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_S1P0_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_S1P0_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG02_S1P0_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG03_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG03_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG03_S1P0_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG03_S1P0_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG03_S1P0_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG04_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG04_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG04_S1P0_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG04_S1P0_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG04_S1P0_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG05_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG05_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG05_S1P0_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG05_S1P0_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG05_S1P0_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG06_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG06_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG06_S1P0_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG06_S1P0_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG06_S1P0_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG07_PAGE (16)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG07_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG07_S1P0_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG07_S1P0_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG07_S1P0_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG08_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG08_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG08_S1P0_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG08_S1P0_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG08_S1P0_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG09_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG09_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG09_S1P0_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG09_S1P0_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG09_S1P0_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG10_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG10_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG10_S1P0_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P0_REG10_S1P0_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P0_REG10_S1P0_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG00_S1P1_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG01_S1P1_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_S1P1_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_S1P1_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_S1P1_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_S1P1_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_S1P1_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG02_S1P1_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG03_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG03_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG03_S1P1_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG03_S1P1_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG03_S1P1_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG04_PAGE (17)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG04_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG04_S1P1_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG04_S1P1_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG04_S1P1_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG05_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG05_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG05_S1P1_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG05_S1P1_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG05_S1P1_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG06_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG06_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG06_S1P1_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG06_S1P1_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG06_S1P1_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG07_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG07_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG07_S1P1_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG07_S1P1_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG07_S1P1_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG08_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG08_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG08_S1P1_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG08_S1P1_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG08_S1P1_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG09_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG09_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG09_S1P1_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG09_S1P1_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG09_S1P1_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG10_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG10_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG10_S1P1_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P1_REG10_S1P1_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P1_REG10_S1P1_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG00_S1P2_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_PAGE (18)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG01_S1P2_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_S1P2_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_S1P2_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_S1P2_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_S1P2_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_S1P2_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG02_S1P2_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG03_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG03_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG03_S1P2_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG03_S1P2_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG03_S1P2_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG04_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG04_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG04_S1P2_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG04_S1P2_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG04_S1P2_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG05_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG05_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG05_S1P2_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG05_S1P2_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG05_S1P2_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG06_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG06_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG06_S1P2_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG06_S1P2_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG06_S1P2_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG07_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG07_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG07_S1P2_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG07_S1P2_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG07_S1P2_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG08_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG08_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG08_S1P2_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG08_S1P2_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG08_S1P2_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG09_PAGE (19)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG09_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG09_S1P2_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG09_S1P2_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG09_S1P2_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG10_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG10_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG10_S1P2_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P2_REG10_S1P2_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P2_REG10_S1P2_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG00_S1P3_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG01_S1P3_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_S1P3_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_S1P3_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_S1P3_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_S1P3_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_S1P3_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG02_S1P3_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG03_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG03_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG03_S1P3_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG03_S1P3_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG03_S1P3_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG04_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG04_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG04_S1P3_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG04_S1P3_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG04_S1P3_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG05_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG05_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG05_S1P3_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG05_S1P3_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG05_S1P3_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG06_PAGE (20)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG06_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG06_S1P3_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG06_S1P3_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG06_S1P3_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG07_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG07_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG07_S1P3_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG07_S1P3_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG07_S1P3_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG08_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG08_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG08_S1P3_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG08_S1P3_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG08_S1P3_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG09_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG09_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG09_S1P3_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG09_S1P3_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG09_S1P3_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG10_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG10_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG10_S1P3_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P3_REG10_S1P3_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S1P3_REG10_S1P3_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG00_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG00_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG00_PKTGEN_S2P0_REG00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG00_PKTGEN_S2P0_REG00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG00_PKTGEN_S2P0_REG00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG01_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG01_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG01_PKTGEN_S2P0_REG01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG01_PKTGEN_S2P0_REG01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG01_PKTGEN_S2P0_REG01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG02_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG02_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG02_PKTGEN_S2P0_REG02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG02_PKTGEN_S2P0_REG02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG02_PKTGEN_S2P0_REG02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG03_PAGE (21)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG03_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG03_PKTGEN_S2P0_REG03_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG03_PKTGEN_S2P0_REG03_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG03_PKTGEN_S2P0_REG03_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG04_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG04_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG04_PKTGEN_S2P0_REG04_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG04_PKTGEN_S2P0_REG04_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG04_PKTGEN_S2P0_REG04_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG05_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG05_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG05_PKTGEN_S2P0_REG05_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG05_PKTGEN_S2P0_REG05_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG05_PKTGEN_S2P0_REG05_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG06_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG06_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG06_PKTGEN_S2P0_REG06_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG06_PKTGEN_S2P0_REG06_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG06_PKTGEN_S2P0_REG06_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG07_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG07_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG07_PKTGEN_S2P0_REG07_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG07_PKTGEN_S2P0_REG07_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG07_PKTGEN_S2P0_REG07_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG08_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG08_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG08_PKTGEN_S2P0_REG08_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG08_PKTGEN_S2P0_REG08_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG08_PKTGEN_S2P0_REG08_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG09_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG09_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG09_PKTGEN_S2P0_REG09_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG09_PKTGEN_S2P0_REG09_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG09_PKTGEN_S2P0_REG09_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG10_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG10_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG10_PKTGEN_S2P0_REG10_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S2P0_REG10_PKTGEN_S2P0_REG10_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S2P0_REG10_PKTGEN_S2P0_REG10_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_PAGE (22)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG00_S4P0_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG01_S4P0_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_S4P0_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_S4P0_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_S4P0_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_S4P0_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_S4P0_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG02_S4P0_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG03_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG03_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG03_S4P0_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG03_S4P0_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG03_S4P0_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG04_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG04_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG04_S4P0_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG04_S4P0_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG04_S4P0_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG05_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG05_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG05_S4P0_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG05_S4P0_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG05_S4P0_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG06_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG06_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG06_S4P0_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG06_S4P0_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG06_S4P0_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG07_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG07_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG07_S4P0_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG07_S4P0_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG07_S4P0_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG08_PAGE (23)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG08_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG08_S4P0_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG08_S4P0_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG08_S4P0_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG09_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG09_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG09_S4P0_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG09_S4P0_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG09_S4P0_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG10_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG10_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG10_S4P0_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S4P0_REG10_S4P0_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S4P0_REG10_S4P0_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG00_S5P0_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG01_S5P0_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_S5P0_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_S5P0_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_S5P0_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_S5P0_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_S5P0_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG02_S5P0_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG03_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG03_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG03_S5P0_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG03_S5P0_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG03_S5P0_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG04_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG04_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG04_S5P0_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG04_S5P0_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG04_S5P0_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG05_PAGE (24)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG05_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG05_S5P0_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG05_S5P0_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG05_S5P0_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG06_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG06_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG06_S5P0_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG06_S5P0_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG06_S5P0_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG07_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG07_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG07_S5P0_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG07_S5P0_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG07_S5P0_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG08_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG08_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG08_S5P0_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG08_S5P0_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG08_S5P0_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG09_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG09_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG09_S5P0_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG09_S5P0_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG09_S5P0_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG10_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG10_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG10_S5P0_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S5P0_REG10_S5P0_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S5P0_REG10_S5P0_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG00_S6P0_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG01_S6P0_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_PAGE (25)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_S6P0_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_S6P0_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_S6P0_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_S6P0_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_S6P0_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG02_S6P0_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG03_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG03_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG03_S6P0_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG03_S6P0_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG03_S6P0_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG04_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG04_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG04_S6P0_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG04_S6P0_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG04_S6P0_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG05_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG05_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG05_S6P0_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG05_S6P0_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG05_S6P0_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG06_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG06_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG06_S6P0_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG06_S6P0_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG06_S6P0_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG07_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG07_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG07_S6P0_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG07_S6P0_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG07_S6P0_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG08_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG08_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG08_S6P0_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG08_S6P0_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG08_S6P0_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG09_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG09_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG09_S6P0_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG09_S6P0_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG09_S6P0_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG10_PAGE (26)
#define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG10_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG10_S6P0_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S6P0_REG10_S6P0_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S6P0_REG10_S6P0_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PLEN_SEL_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PLEN_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PLEN_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG00_S7P0_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG01_S7P0_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_S7P0_PAT_SEL_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_S7P0_PAT_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_S7P0_PAT_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_S7P0_TARG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_S7P0_TARG_BC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG02_S7P0_TARG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG03_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG03_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG03_S7P0_TARG_PC_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG03_S7P0_TARG_PC_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG03_S7P0_TARG_PC_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG04_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG04_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG04_S7P0_TARG_PC_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG04_S7P0_TARG_PC_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG04_S7P0_TARG_PC_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG05_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG05_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG05_S7P0_TXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG05_S7P0_TXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG05_S7P0_TXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG06_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG06_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG06_S7P0_TXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG06_S7P0_TXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG06_S7P0_TXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG07_PAGE (27)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG07_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG07_S7P0_RXCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG07_S7P0_RXCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG07_S7P0_RXCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG08_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG08_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG08_S7P0_RXCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG08_S7P0_RXCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG08_S7P0_RXCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG09_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG09_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG09_S7P0_RXERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG09_S7P0_RXERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG09_S7P0_RXERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG10_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG10_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG10_S7P0_RXCRCERR_R_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S7P0_REG10_S7P0_RXCRCERR_R_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_S7P0_REG10_S7P0_RXCRCERR_R_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_SEL_10G_LR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_SEL_10G_LR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_SEL_10G_LR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_STK_MODE_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_STK_MODE_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_STK_MODE_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_TXPKT_CORRECT_SEL_H_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_TXPKT_CORRECT_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_TXPKT_CORRECT_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CORRECT_SEL_H_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CORRECT_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CORRECT_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CODING_ERR_SEL_H_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CODING_ERR_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CODING_ERR_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CRC_ERR_SEL_H_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CRC_ERR_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CRC_ERR_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_TXPKT_CORRECT_CLR_OFFSET (9)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_TXPKT_CORRECT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_TXPKT_CORRECT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CORRECT_CLR_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CORRECT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CORRECT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CODING_ERR_CLR_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CODING_ERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CODING_ERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CRC_ERR_CLR_OFFSET (6)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CRC_ERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_MIB_RXPKT_CRC_ERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_EXTRA_TX_IPG_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_EXTRA_TX_IPG_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_EXTRA_TX_IPG_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_TXLPI_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_TXLPI_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_TXLPI_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_10GMAC_LPK_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_10GMAC_LPK_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0_10GMAC_LPK_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0TG_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0TG_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0TG_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0TG_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0TG_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG00_S0TG_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_BC_OFFSET (9)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_BC_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_BC_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_SEL_LEN_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_SEL_LEN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_SEL_LEN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_SA_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_SA_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_SA_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_DA_OFFSET (6)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_DA_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_INC_DA_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_RAND_LEN_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_RAND_LEN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_RAND_LEN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_RAND_LOAD_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_RAND_LOAD_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_RAND_LOAD_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_STOP_TX_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_STOP_TX_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_STOP_TX_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_TX_CONT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_TX_CONT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_TX_CONT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_TX_PAUSE_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_TX_PAUSE_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_TX_PAUSE_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_START_TX_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_START_TX_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG01_S0_START_TX_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_ERR_OFFSET_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_ERR_OFFSET_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_ERR_OFFSET_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_ERR_POS_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_ERR_POS_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_ERR_POS_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_FRC_ERR_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_FRC_ERR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_FRC_ERR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_FRC_CRC_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_FRC_CRC_ERR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG02_S0_FRC_CRC_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG03_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG03_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG03_S0_ERR_PAUSE_TIMER_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG03_S0_ERR_PAUSE_TIMER_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG03_S0_ERR_PAUSE_TIMER_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG04_PAGE (28)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG04_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG04_S0_ERR_PKTCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG04_S0_ERR_PKTCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG04_S0_ERR_PKTCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG05_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG05_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG05_S0_ERR_PKTCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG05_S0_ERR_PKTCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG05_S0_ERR_PKTCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG06_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG06_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG06_S0_PKTGEN_DATA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG06_S0_PKTGEN_DATA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG06_S0_PKTGEN_DATA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG07_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG07_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG07_S0_PKTGEN_DATA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG07_S0_PKTGEN_DATA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG07_S0_PKTGEN_DATA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG08_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG08_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG08_S0_PKTGEN_DATA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG08_S0_PKTGEN_DATA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG08_S0_PKTGEN_DATA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG09_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG09_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG09_S0_PKTGEN_DATA_03_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG09_S0_PKTGEN_DATA_03_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG09_S0_PKTGEN_DATA_03_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG10_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG10_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG10_S0_PKTGEN_DATA_04_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG10_S0_PKTGEN_DATA_04_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG10_S0_PKTGEN_DATA_04_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG11_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG11_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG11_S0_PKTGEN_DATA_05_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG11_S0_PKTGEN_DATA_05_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG11_S0_PKTGEN_DATA_05_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG12_PAGE (29)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG12_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG12_S0_PKTGEN_DATA_06_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG12_S0_PKTGEN_DATA_06_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG12_S0_PKTGEN_DATA_06_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG13_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG13_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG13_S0_PKTGEN_DATA_07_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG13_S0_PKTGEN_DATA_07_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG13_S0_PKTGEN_DATA_07_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG14_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG14_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG14_S0_PKTGEN_DATA_08_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG14_S0_PKTGEN_DATA_08_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG14_S0_PKTGEN_DATA_08_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG15_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG15_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG15_S0_PKTGEN_DATA_09_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG15_S0_PKTGEN_DATA_09_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG15_S0_PKTGEN_DATA_09_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG16_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG16_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG16_S0_PKTGEN_DATA_10_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG16_S0_PKTGEN_DATA_10_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG16_S0_PKTGEN_DATA_10_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG17_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG17_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG17_S0_PKTGEN_DATA_11_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG17_S0_PKTGEN_DATA_11_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG17_S0_PKTGEN_DATA_11_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG18_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG18_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG18_S0_PKTGEN_DATA_12_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG18_S0_PKTGEN_DATA_12_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG18_S0_PKTGEN_DATA_12_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG19_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG19_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG19_S0_PKTGEN_DATA_13_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG19_S0_PKTGEN_DATA_13_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG19_S0_PKTGEN_DATA_13_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG20_PAGE (30)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG20_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG20_S0_PKTGEN_DATA_14_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG20_S0_PKTGEN_DATA_14_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG20_S0_PKTGEN_DATA_14_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG21_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG21_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG21_S0_PKTGEN_DATA_15_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG21_S0_PKTGEN_DATA_15_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG21_S0_PKTGEN_DATA_15_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG22_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG22_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG22_S0_PKTGEN_DATA_16_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG22_S0_PKTGEN_DATA_16_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG22_S0_PKTGEN_DATA_16_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG23_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG23_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG23_S0_PKTGEN_DATA_17_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG23_S0_PKTGEN_DATA_17_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG23_S0_PKTGEN_DATA_17_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG24_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG24_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG24_S0_PKTGEN_DATA_18_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG24_S0_PKTGEN_DATA_18_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG24_S0_PKTGEN_DATA_18_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG25_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG25_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG25_S0_PKTGEN_DATA_19_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG25_S0_PKTGEN_DATA_19_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG25_S0_PKTGEN_DATA_19_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG26_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG26_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG26_S0_PKTGEN_DATA_20_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG26_S0_PKTGEN_DATA_20_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG26_S0_PKTGEN_DATA_20_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG27_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG27_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG27_S0_PKTGEN_DATA_21_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG27_S0_PKTGEN_DATA_21_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG27_S0_PKTGEN_DATA_21_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG28_PAGE (31)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG28_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG28_S0_TX_PKTCNT_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG28_S0_TX_PKTCNT_HH_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG28_S0_TX_PKTCNT_HH_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_DUMMY_DATA_23_1504_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_DUMMY_DATA_23_1504_MASK (0xFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_DUMMY_DATA_23_1504_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_TXPKT_CORRECT_SEL_HH_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_TXPKT_CORRECT_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_TXPKT_CORRECT_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CORRECT_SEL_HH_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CORRECT_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CORRECT_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CODING_ERR_SEL_HH_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CODING_ERR_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CODING_ERR_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CRC_ERR_SEL_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CRC_ERR_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG29_S0_MIB_RXPKT_CRC_ERR_SEL_HH_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG30_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG30_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG30_S0_PKTGEN_DA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG30_S0_PKTGEN_DA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG30_S0_PKTGEN_DA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG31_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG31_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG31_S0_PKTGEN_DA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG31_S0_PKTGEN_DA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG31_S0_PKTGEN_DA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG32_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG32_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG32_S0_PKTGEN_DA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG32_S0_PKTGEN_DA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG32_S0_PKTGEN_DA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG33_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG33_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG33_S0_PKTGEN_SA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG33_S0_PKTGEN_SA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG33_S0_PKTGEN_SA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG34_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG34_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG34_S0_PKTGEN_SA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG34_S0_PKTGEN_SA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG34_S0_PKTGEN_SA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG35_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG35_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG35_S0_PKTGEN_SA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG35_S0_PKTGEN_SA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG35_S0_PKTGEN_SA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG36_PAGE (32)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG36_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG36_S0_PKTGEN_PKTBC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG36_S0_PKTGEN_PKTBC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG36_S0_PKTGEN_PKTBC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG37_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG37_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG37_S0_PKTGEN_PKTBC_END_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG37_S0_PKTGEN_PKTBC_END_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG37_S0_PKTGEN_PKTBC_END_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG38_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG38_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG38_S0_MIB_TXPKT_CORRECT_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG38_S0_MIB_TXPKT_CORRECT_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG38_S0_MIB_TXPKT_CORRECT_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG39_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG39_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG39_S0_MIB_RXPKT_CORRECT_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG39_S0_MIB_RXPKT_CORRECT_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG39_S0_MIB_RXPKT_CORRECT_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG40_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG40_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG40_S0_MIB_RXPKT_CODING_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG40_S0_MIB_RXPKT_CODING_ERR_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG40_S0_MIB_RXPKT_CODING_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG41_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG41_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG41_S0_MIB_RXPKT_CRC_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG41_S0_MIB_RXPKT_CRC_ERR_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG41_S0_MIB_RXPKT_CRC_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG42_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG42_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG42_S0_PKT_MAX_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG42_S0_PKT_MAX_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG42_S0_PKT_MAX_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG43_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG43_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG43_S0_PKT_MIN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS0_REG43_S0_PKT_MIN_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS0_REG43_S0_PKT_MIN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_PAGE (33)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_SEL_10G_LR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_SEL_10G_LR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_SEL_10G_LR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_STK_MODE_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_STK_MODE_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_STK_MODE_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_TXPKT_CORRECT_SEL_H_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_TXPKT_CORRECT_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_TXPKT_CORRECT_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CORRECT_SEL_H_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CORRECT_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CORRECT_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CODING_ERR_SEL_H_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CODING_ERR_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CODING_ERR_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CRC_ERR_SEL_H_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CRC_ERR_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CRC_ERR_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_TXPKT_CORRECT_CLR_OFFSET (9)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_TXPKT_CORRECT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_TXPKT_CORRECT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CORRECT_CLR_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CORRECT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CORRECT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CODING_ERR_CLR_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CODING_ERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CODING_ERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CRC_ERR_CLR_OFFSET (6)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CRC_ERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_MIB_RXPKT_CRC_ERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_EXTRA_TX_IPG_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_EXTRA_TX_IPG_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_EXTRA_TX_IPG_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_TXLPI_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_TXLPI_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_TXLPI_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_10GMAC_LPK_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_10GMAC_LPK_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1_10GMAC_LPK_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1TG_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1TG_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1TG_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1TG_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1TG_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG00_S1TG_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_BC_OFFSET (9)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_BC_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_BC_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_SEL_LEN_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_SEL_LEN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_SEL_LEN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_SA_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_SA_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_SA_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_DA_OFFSET (6)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_DA_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_INC_DA_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_RAND_LEN_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_RAND_LEN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_RAND_LEN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_RAND_LOAD_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_RAND_LOAD_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_RAND_LOAD_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_STOP_TX_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_STOP_TX_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_STOP_TX_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_TX_CONT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_TX_CONT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_TX_CONT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_TX_PAUSE_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_TX_PAUSE_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_TX_PAUSE_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_START_TX_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_START_TX_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG01_S1_START_TX_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_ERR_OFFSET_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_ERR_OFFSET_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_ERR_OFFSET_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_ERR_POS_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_ERR_POS_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_ERR_POS_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_FRC_ERR_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_FRC_ERR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_FRC_ERR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_FRC_CRC_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_FRC_CRC_ERR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG02_S1_FRC_CRC_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG03_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG03_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG03_S1_ERR_PAUSE_TIMER_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG03_S1_ERR_PAUSE_TIMER_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG03_S1_ERR_PAUSE_TIMER_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG04_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG04_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG04_S1_ERR_PKTCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG04_S1_ERR_PKTCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG04_S1_ERR_PKTCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG05_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG05_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG05_S1_ERR_PKTCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG05_S1_ERR_PKTCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG05_S1_ERR_PKTCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG06_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG06_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG06_S1_PKTGEN_DATA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG06_S1_PKTGEN_DATA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG06_S1_PKTGEN_DATA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG07_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG07_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG07_S1_PKTGEN_DATA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG07_S1_PKTGEN_DATA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG07_S1_PKTGEN_DATA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG08_PAGE (34)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG08_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG08_S1_PKTGEN_DATA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG08_S1_PKTGEN_DATA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG08_S1_PKTGEN_DATA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG09_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG09_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG09_S1_PKTGEN_DATA_03_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG09_S1_PKTGEN_DATA_03_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG09_S1_PKTGEN_DATA_03_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG10_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG10_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG10_S1_PKTGEN_DATA_04_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG10_S1_PKTGEN_DATA_04_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG10_S1_PKTGEN_DATA_04_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG11_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG11_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG11_S1_PKTGEN_DATA_05_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG11_S1_PKTGEN_DATA_05_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG11_S1_PKTGEN_DATA_05_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG12_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG12_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG12_S1_PKTGEN_DATA_06_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG12_S1_PKTGEN_DATA_06_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG12_S1_PKTGEN_DATA_06_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG13_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG13_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG13_S1_PKTGEN_DATA_07_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG13_S1_PKTGEN_DATA_07_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG13_S1_PKTGEN_DATA_07_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG14_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG14_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG14_S1_PKTGEN_DATA_08_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG14_S1_PKTGEN_DATA_08_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG14_S1_PKTGEN_DATA_08_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG15_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG15_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG15_S1_PKTGEN_DATA_09_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG15_S1_PKTGEN_DATA_09_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG15_S1_PKTGEN_DATA_09_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG16_PAGE (35)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG16_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG16_S1_PKTGEN_DATA_10_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG16_S1_PKTGEN_DATA_10_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG16_S1_PKTGEN_DATA_10_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG17_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG17_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG17_S1_PKTGEN_DATA_11_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG17_S1_PKTGEN_DATA_11_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG17_S1_PKTGEN_DATA_11_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG18_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG18_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG18_S1_PKTGEN_DATA_12_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG18_S1_PKTGEN_DATA_12_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG18_S1_PKTGEN_DATA_12_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG19_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG19_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG19_S1_PKTGEN_DATA_13_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG19_S1_PKTGEN_DATA_13_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG19_S1_PKTGEN_DATA_13_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG20_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG20_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG20_S1_PKTGEN_DATA_14_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG20_S1_PKTGEN_DATA_14_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG20_S1_PKTGEN_DATA_14_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG21_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG21_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG21_S1_PKTGEN_DATA_15_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG21_S1_PKTGEN_DATA_15_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG21_S1_PKTGEN_DATA_15_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG22_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG22_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG22_S1_PKTGEN_DATA_16_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG22_S1_PKTGEN_DATA_16_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG22_S1_PKTGEN_DATA_16_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG23_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG23_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG23_S1_PKTGEN_DATA_17_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG23_S1_PKTGEN_DATA_17_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG23_S1_PKTGEN_DATA_17_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG24_PAGE (36)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG24_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG24_S1_PKTGEN_DATA_18_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG24_S1_PKTGEN_DATA_18_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG24_S1_PKTGEN_DATA_18_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG25_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG25_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG25_S1_PKTGEN_DATA_19_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG25_S1_PKTGEN_DATA_19_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG25_S1_PKTGEN_DATA_19_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG26_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG26_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG26_S1_PKTGEN_DATA_20_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG26_S1_PKTGEN_DATA_20_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG26_S1_PKTGEN_DATA_20_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG27_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG27_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG27_S1_PKTGEN_DATA_21_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG27_S1_PKTGEN_DATA_21_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG27_S1_PKTGEN_DATA_21_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG28_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG28_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG28_S1_TX_PKTCNT_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG28_S1_TX_PKTCNT_HH_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG28_S1_TX_PKTCNT_HH_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_DUMMY_DATA_23_1504_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_DUMMY_DATA_23_1504_MASK (0xFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_DUMMY_DATA_23_1504_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_TXPKT_CORRECT_SEL_HH_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_TXPKT_CORRECT_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_TXPKT_CORRECT_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CORRECT_SEL_HH_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CORRECT_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CORRECT_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CODING_ERR_SEL_HH_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CODING_ERR_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CODING_ERR_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CRC_ERR_SEL_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CRC_ERR_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG29_S1_MIB_RXPKT_CRC_ERR_SEL_HH_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG30_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG30_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG30_S1_PKTGEN_DA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG30_S1_PKTGEN_DA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG30_S1_PKTGEN_DA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG31_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG31_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG31_S1_PKTGEN_DA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG31_S1_PKTGEN_DA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG31_S1_PKTGEN_DA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG32_PAGE (37)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG32_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG32_S1_PKTGEN_DA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG32_S1_PKTGEN_DA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG32_S1_PKTGEN_DA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG33_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG33_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG33_S1_PKTGEN_SA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG33_S1_PKTGEN_SA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG33_S1_PKTGEN_SA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG34_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG34_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG34_S1_PKTGEN_SA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG34_S1_PKTGEN_SA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG34_S1_PKTGEN_SA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG35_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG35_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG35_S1_PKTGEN_SA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG35_S1_PKTGEN_SA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG35_S1_PKTGEN_SA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG36_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG36_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG36_S1_PKTGEN_PKTBC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG36_S1_PKTGEN_PKTBC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG36_S1_PKTGEN_PKTBC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG37_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG37_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG37_S1_PKTGEN_PKTBC_END_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG37_S1_PKTGEN_PKTBC_END_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG37_S1_PKTGEN_PKTBC_END_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG38_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG38_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG38_S1_MIB_TXPKT_CORRECT_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG38_S1_MIB_TXPKT_CORRECT_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG38_S1_MIB_TXPKT_CORRECT_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG39_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG39_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG39_S1_MIB_RXPKT_CORRECT_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG39_S1_MIB_RXPKT_CORRECT_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG39_S1_MIB_RXPKT_CORRECT_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG40_PAGE (38)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG40_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG40_S1_MIB_RXPKT_CODING_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG40_S1_MIB_RXPKT_CODING_ERR_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG40_S1_MIB_RXPKT_CODING_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG41_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG41_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG41_S1_MIB_RXPKT_CRC_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG41_S1_MIB_RXPKT_CRC_ERR_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG41_S1_MIB_RXPKT_CRC_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG42_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG42_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG42_S1_PKT_MAX_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG42_S1_PKT_MAX_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG42_S1_PKT_MAX_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG43_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG43_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG43_S1_PKT_MIN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS1_REG43_S1_PKT_MIN_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS1_REG43_S1_PKT_MIN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG00_S0P4_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P4_REG01_S0P4_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG00_S0P5_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P5_REG01_S0P5_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_PAGE (39)
#define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG00_S0P6_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P6_REG01_S0P6_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG00_S0P7_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S0P7_REG01_S0P7_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG00_S1P4_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P4_REG01_S1P4_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG00_S1P5_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P5_REG01_S1P5_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_PAGE (40)
#define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG00_S1P6_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_PAGE (41)
#define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P6_REG01_S1P6_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_PAGE (41)
#define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_TXD_I_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_TXD_I_MASK (0xFF << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_TXD_I_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_SEL_CNT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_SEL_CNT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_SEL_CNT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG00_S1P7_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_PAGE (41)
#define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXCRCERR_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXCRCERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXCRCERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXERR_CLR_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXCNT_CLR_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_RXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_TXCNT_CLR_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_TXCNT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_TXCNT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GEN_TXDER_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GEN_TXDER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GEN_TXDER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GEN_TXER_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GEN_TXER_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GEN_TXER_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GMII_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GMII_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_GMII_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_LINKOK_EN_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_LINKOK_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_LINKOK_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_IPG_BC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_IPG_BC_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_S1P7_REG01_S1P7_IPG_BC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_PAGE (41)
#define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_CLR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_SEL_0403_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_SEL_0403_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_SEL_0403_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_MIN_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_MIN_MASK (0x1F << RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_MIN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_SEL_0200_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_SEL_0200_MASK (0x7 << RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_REC_SEL_0200_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_CUR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_CUR_MASK (0x1F << RTL8295_PKG_CTRL_PKTGEN_1GIPG_REG00_GIGA_IPG_CUR_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG19_PAGE (41)
#define RTL8295_PKG_CTRL_PTP_TIME_REG19_REG (20)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG19_PTP_VERSION_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG19_PTP_VERSION_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG19_PTP_VERSION_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG22_PAGE (41)
#define RTL8295_PKG_CTRL_PTP_TIME_REG22_REG (21)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG22_PTP_TIME_SEC_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG22_PTP_TIME_SEC_HH_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG22_PTP_TIME_SEC_HH_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG23_PAGE (41)
#define RTL8295_PKG_CTRL_PTP_TIME_REG23_REG (22)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG23_RD_PTP_TIME_SEC_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG23_RD_PTP_TIME_SEC_HH_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG23_RD_PTP_TIME_SEC_HH_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG24_PAGE (41)
#define RTL8295_PKG_CTRL_PTP_TIME_REG24_REG (23)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG24_OTAG_TPID_1_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG24_OTAG_TPID_1_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG24_OTAG_TPID_1_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG25_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_TIME_REG25_REG (16)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG25_ITAG_TPID_1_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG25_ITAG_TPID_1_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG25_ITAG_TPID_1_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG26_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_TIME_REG26_REG (17)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG26_OTAG_TPID_2_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG26_OTAG_TPID_2_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG26_OTAG_TPID_2_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG27_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_TIME_REG27_REG (18)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG27_ITAG_TPID_2_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG27_ITAG_TPID_2_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG27_ITAG_TPID_2_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG28_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_TIME_REG28_REG (19)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG28_OTAG_TPID_3_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG28_OTAG_TPID_3_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG28_OTAG_TPID_3_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TIME_REG29_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_TIME_REG29_REG (20)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG29_ITAG_TPID_3_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TIME_REG29_ITAG_TPID_3_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TIME_REG29_ITAG_TPID_3_OFFSET)

#define RTL8295_PKG_CTRL_PTP_S4P0_REG13_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_S4P0_REG13_REG (21)
  #define RTL8295_PKG_CTRL_PTP_S4P0_REG13_PORT_SEC_B47_32_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_S4P0_REG13_PORT_SEC_B47_32_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_S4P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PKG_CTRL_PTP_S5P0_REG13_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_S5P0_REG13_REG (22)
  #define RTL8295_PKG_CTRL_PTP_S5P0_REG13_PORT_SEC_B47_32_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_S5P0_REG13_PORT_SEC_B47_32_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_S5P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PKG_CTRL_PTP_S6P0_REG13_PAGE (42)
#define RTL8295_PKG_CTRL_PTP_S6P0_REG13_REG (23)
  #define RTL8295_PKG_CTRL_PTP_S6P0_REG13_PORT_SEC_B47_32_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_S6P0_REG13_PORT_SEC_B47_32_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_S6P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PKG_CTRL_PTP_S7P0_REG13_PAGE (43)
#define RTL8295_PKG_CTRL_PTP_S7P0_REG13_REG (16)
  #define RTL8295_PKG_CTRL_PTP_S7P0_REG13_PORT_SEC_B47_32_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_S7P0_REG13_PORT_SEC_B47_32_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_S7P0_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PKG_CTRL_PTP_TG_REG13_PAGE (43)
#define RTL8295_PKG_CTRL_PTP_TG_REG13_REG (17)
  #define RTL8295_PKG_CTRL_PTP_TG_REG13_PORT_SEC_B47_32_OFFSET (0)
  #define RTL8295_PKG_CTRL_PTP_TG_REG13_PORT_SEC_B47_32_MASK (0xFFFF << RTL8295_PKG_CTRL_PTP_TG_REG13_PORT_SEC_B47_32_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PAGE (43)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PKTGEN_TGS2_REG31_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PKTGEN_TGS2_REG31_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PKTGEN_TGS2_REG31_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PKG_1G_MIN_PKLEN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PKG_1G_MIN_PKLEN_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG31_PKG_1G_MIN_PKLEN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_PAGE (43)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_PKTGEN_TGS2_REG32_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_PKTGEN_TGS2_REG32_MASK (0x1FFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_PKTGEN_TGS2_REG32_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_4N_ON_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_4N_ON_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_4N_ON_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_COMP_PPM_SEL_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_COMP_PPM_SEL_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_COMP_PPM_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_COMP_ON_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_COMP_ON_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG32_IPG_COMP_ON_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG33_PAGE (43)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG33_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG33_PKTGEN_TGS2_REG33_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG33_PKTGEN_TGS2_REG33_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG33_PKTGEN_TGS2_REG33_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG34_PAGE (43)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG34_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG34_PKTGEN_TGS2_REG34_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG34_PKTGEN_TGS2_REG34_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG34_PKTGEN_TGS2_REG34_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG35_PAGE (43)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG35_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG35_PKTGEN_TGS2_REG35_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG35_PKTGEN_TGS2_REG35_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG35_PKTGEN_TGS2_REG35_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG36_PAGE (43)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG36_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG36_PKTGEN_TGS2_REG36_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG36_PKTGEN_TGS2_REG36_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG36_PKTGEN_TGS2_REG36_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG37_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG37_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG37_PKTGEN_TGS2_REG37_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG37_PKTGEN_TGS2_REG37_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG37_PKTGEN_TGS2_REG37_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG38_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG38_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG38_PKTGEN_TGS2_REG38_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG38_PKTGEN_TGS2_REG38_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG38_PKTGEN_TGS2_REG38_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG39_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG39_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG39_PKTGEN_TGS2_REG39_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG39_PKTGEN_TGS2_REG39_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG39_PKTGEN_TGS2_REG39_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG40_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG40_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG40_PKTGEN_TGS2_REG40_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG40_PKTGEN_TGS2_REG40_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG40_PKTGEN_TGS2_REG40_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG41_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG41_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG41_PKTGEN_TGS2_REG41_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG41_PKTGEN_TGS2_REG41_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG41_PKTGEN_TGS2_REG41_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG42_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG42_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG42_PKTGEN_TGS2_REG42_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG42_PKTGEN_TGS2_REG42_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG42_PKTGEN_TGS2_REG42_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG43_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG43_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG43_PKTGEN_TGS2_REG43_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS2_REG43_PKTGEN_TGS2_REG43_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS2_REG43_PKTGEN_TGS2_REG43_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_PAGE (44)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_SEL_10G_LR_OFFSET (15)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_SEL_10G_LR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_SEL_10G_LR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_STK_MODE_OFFSET (14)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_STK_MODE_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_STK_MODE_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_TXPKT_CORRECT_SEL_H_OFFSET (13)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_TXPKT_CORRECT_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_TXPKT_CORRECT_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CORRECT_SEL_H_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CORRECT_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CORRECT_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CODING_ERR_SEL_H_OFFSET (11)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CODING_ERR_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CODING_ERR_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CRC_ERR_SEL_H_OFFSET (10)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CRC_ERR_SEL_H_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CRC_ERR_SEL_H_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_TXPKT_CORRECT_CLR_OFFSET (9)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_TXPKT_CORRECT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_TXPKT_CORRECT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CORRECT_CLR_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CORRECT_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CORRECT_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CODING_ERR_CLR_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CODING_ERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CODING_ERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CRC_ERR_CLR_OFFSET (6)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CRC_ERR_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_MIB_RXPKT_CRC_ERR_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_EXTRA_TX_IPG_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_EXTRA_TX_IPG_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_EXTRA_TX_IPG_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_TXLPI_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_TXLPI_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_TXLPI_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_10GMAC_LPK_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_10GMAC_LPK_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4_10GMAC_LPK_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4TG_PGRX_EN_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4TG_PGRX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4TG_PGRX_EN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4TG_PGTX_EN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4TG_PGTX_EN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG00_S4TG_PGTX_EN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_BC_OFFSET (9)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_BC_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_BC_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_SEL_LEN_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_SEL_LEN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_SEL_LEN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_SA_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_SA_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_SA_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_DA_OFFSET (6)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_DA_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_INC_DA_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_RAND_LEN_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_RAND_LEN_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_RAND_LEN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_RAND_LOAD_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_RAND_LOAD_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_RAND_LOAD_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_STOP_TX_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_STOP_TX_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_STOP_TX_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_TX_CONT_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_TX_CONT_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_TX_CONT_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_TX_PAUSE_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_TX_PAUSE_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_TX_PAUSE_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_START_TX_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_START_TX_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG01_S4_START_TX_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_ERR_OFFSET_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_ERR_OFFSET_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_ERR_OFFSET_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_ERR_POS_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_ERR_POS_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_ERR_POS_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_FRC_ERR_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_FRC_ERR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_FRC_ERR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_FRC_CRC_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_FRC_CRC_ERR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG02_S4_FRC_CRC_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG03_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG03_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG03_S4_ERR_PAUSE_TIMER_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG03_S4_ERR_PAUSE_TIMER_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG03_S4_ERR_PAUSE_TIMER_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG04_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG04_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG04_S4_ERR_PKTCNT_L_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG04_S4_ERR_PKTCNT_L_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG04_S4_ERR_PKTCNT_L_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG05_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG05_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG05_S4_ERR_PKTCNT_H_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG05_S4_ERR_PKTCNT_H_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG05_S4_ERR_PKTCNT_H_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG06_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG06_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG06_S4_PKTGEN_DATA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG06_S4_PKTGEN_DATA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG06_S4_PKTGEN_DATA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG07_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG07_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG07_S4_PKTGEN_DATA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG07_S4_PKTGEN_DATA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG07_S4_PKTGEN_DATA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG08_PAGE (45)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG08_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG08_S4_PKTGEN_DATA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG08_S4_PKTGEN_DATA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG08_S4_PKTGEN_DATA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG09_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG09_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG09_S4_PKTGEN_DATA_03_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG09_S4_PKTGEN_DATA_03_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG09_S4_PKTGEN_DATA_03_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG10_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG10_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG10_S4_PKTGEN_DATA_04_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG10_S4_PKTGEN_DATA_04_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG10_S4_PKTGEN_DATA_04_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG11_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG11_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG11_S4_PKTGEN_DATA_05_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG11_S4_PKTGEN_DATA_05_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG11_S4_PKTGEN_DATA_05_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG12_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG12_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG12_S4_PKTGEN_DATA_06_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG12_S4_PKTGEN_DATA_06_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG12_S4_PKTGEN_DATA_06_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG13_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG13_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG13_S4_PKTGEN_DATA_07_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG13_S4_PKTGEN_DATA_07_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG13_S4_PKTGEN_DATA_07_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG14_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG14_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG14_S4_PKTGEN_DATA_08_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG14_S4_PKTGEN_DATA_08_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG14_S4_PKTGEN_DATA_08_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG15_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG15_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG15_S4_PKTGEN_DATA_09_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG15_S4_PKTGEN_DATA_09_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG15_S4_PKTGEN_DATA_09_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG16_PAGE (46)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG16_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG16_S4_PKTGEN_DATA_10_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG16_S4_PKTGEN_DATA_10_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG16_S4_PKTGEN_DATA_10_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG17_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG17_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG17_S4_PKTGEN_DATA_11_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG17_S4_PKTGEN_DATA_11_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG17_S4_PKTGEN_DATA_11_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG18_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG18_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG18_S4_PKTGEN_DATA_12_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG18_S4_PKTGEN_DATA_12_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG18_S4_PKTGEN_DATA_12_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG19_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG19_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG19_S4_PKTGEN_DATA_13_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG19_S4_PKTGEN_DATA_13_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG19_S4_PKTGEN_DATA_13_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG20_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG20_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG20_S4_PKTGEN_DATA_14_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG20_S4_PKTGEN_DATA_14_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG20_S4_PKTGEN_DATA_14_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG21_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG21_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG21_S4_PKTGEN_DATA_15_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG21_S4_PKTGEN_DATA_15_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG21_S4_PKTGEN_DATA_15_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG22_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG22_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG22_S4_PKTGEN_DATA_16_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG22_S4_PKTGEN_DATA_16_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG22_S4_PKTGEN_DATA_16_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG23_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG23_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG23_S4_PKTGEN_DATA_17_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG23_S4_PKTGEN_DATA_17_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG23_S4_PKTGEN_DATA_17_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG24_PAGE (47)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG24_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG24_S4_PKTGEN_DATA_18_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG24_S4_PKTGEN_DATA_18_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG24_S4_PKTGEN_DATA_18_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG25_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG25_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG25_S4_PKTGEN_DATA_19_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG25_S4_PKTGEN_DATA_19_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG25_S4_PKTGEN_DATA_19_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG26_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG26_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG26_S4_PKTGEN_DATA_20_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG26_S4_PKTGEN_DATA_20_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG26_S4_PKTGEN_DATA_20_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG27_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG27_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG27_S4_PKTGEN_DATA_21_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG27_S4_PKTGEN_DATA_21_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG27_S4_PKTGEN_DATA_21_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG28_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG28_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG28_S4_TX_PKTCNT_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG28_S4_TX_PKTCNT_HH_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG28_S4_TX_PKTCNT_HH_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_DUMMY_DATA_23_1512_OFFSET (12)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_DUMMY_DATA_23_1512_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_DUMMY_DATA_23_1512_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PRMB_REC_TG_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PRMB_REC_TG_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PRMB_REC_TG_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PRMB_REC_1G_OFFSET (4)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PRMB_REC_1G_MASK (0xF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_PRMB_REC_1G_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_TXPKT_CORRECT_SEL_HH_OFFSET (3)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_TXPKT_CORRECT_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_TXPKT_CORRECT_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CORRECT_SEL_HH_OFFSET (2)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CORRECT_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CORRECT_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CODING_ERR_SEL_HH_OFFSET (1)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CODING_ERR_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CODING_ERR_SEL_HH_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CRC_ERR_SEL_HH_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CRC_ERR_SEL_HH_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG29_S4_MIB_RXPKT_CRC_ERR_SEL_HH_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG30_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG30_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG30_S4_PKTGEN_DA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG30_S4_PKTGEN_DA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG30_S4_PKTGEN_DA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG31_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG31_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG31_S4_PKTGEN_DA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG31_S4_PKTGEN_DA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG31_S4_PKTGEN_DA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG32_PAGE (48)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG32_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG32_S4_PKTGEN_DA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG32_S4_PKTGEN_DA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG32_S4_PKTGEN_DA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG33_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG33_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG33_S4_PKTGEN_SA_00_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG33_S4_PKTGEN_SA_00_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG33_S4_PKTGEN_SA_00_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG34_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG34_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG34_S4_PKTGEN_SA_01_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG34_S4_PKTGEN_SA_01_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG34_S4_PKTGEN_SA_01_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG35_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG35_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG35_S4_PKTGEN_SA_02_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG35_S4_PKTGEN_SA_02_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG35_S4_PKTGEN_SA_02_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG36_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG36_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG36_S4_PKTGEN_PKTBC_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG36_S4_PKTGEN_PKTBC_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG36_S4_PKTGEN_PKTBC_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG37_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG37_REG (20)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG37_S4_PKTGEN_PKTBC_END_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG37_S4_PKTGEN_PKTBC_END_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG37_S4_PKTGEN_PKTBC_END_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG38_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG38_REG (21)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG38_S4_MIB_TXPKT_CORRECT_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG38_S4_MIB_TXPKT_CORRECT_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG38_S4_MIB_TXPKT_CORRECT_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG39_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG39_REG (22)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG39_S4_MIB_RXPKT_CORRECT_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG39_S4_MIB_RXPKT_CORRECT_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG39_S4_MIB_RXPKT_CORRECT_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG40_PAGE (49)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG40_REG (23)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG40_S4_MIB_RXPKT_CODING_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG40_S4_MIB_RXPKT_CODING_ERR_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG40_S4_MIB_RXPKT_CODING_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG41_PAGE (50)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG41_REG (16)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG41_S4_MIB_RXPKT_CRC_ERR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG41_S4_MIB_RXPKT_CRC_ERR_MASK (0xFFFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG41_S4_MIB_RXPKT_CRC_ERR_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG42_PAGE (50)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG42_REG (17)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG42_S4_PKT_MAX_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG42_S4_PKT_MAX_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG42_S4_PKT_MAX_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG43_PAGE (50)
#define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG43_REG (18)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG43_S4_PKT_MIN_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGS4_REG43_S4_PKT_MIN_MASK (0x3FFF << RTL8295_PKG_CTRL_PKTGEN_TGS4_REG43_S4_PKT_MIN_OFFSET)

#define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_PAGE (50)
#define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_REG (19)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_MIN_OFFSET (8)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_MIN_MASK (0x1F << RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_MIN_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_REC_CLR_OFFSET (7)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_REC_CLR_MASK (0x1 << RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_REC_CLR_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_REC_SEL_OFFSET (5)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_REC_SEL_MASK (0x3 << RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_REC_SEL_OFFSET)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_CUR_OFFSET (0)
  #define RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_CUR_MASK (0x1F << RTL8295_PKG_CTRL_PKTGEN_TGIPG_REG00_TG_IPG_CUR_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG00_PAGE (50)
#define RTL8295_PTP_CTRL_PTP_TIME_REG00_REG (20)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG00_PTP_TIME_NSEC_L_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG00_PTP_TIME_NSEC_L_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG00_PTP_TIME_NSEC_L_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG01_PAGE (50)
#define RTL8295_PTP_CTRL_PTP_TIME_REG01_REG (21)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TIME_EXEC_OFFSET (15)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TIME_EXEC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TIME_EXEC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TMR_REG0_DMY_14_OFFSET (14)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TMR_REG0_DMY_14_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TMR_REG0_DMY_14_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TIME_NSEC_H_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TIME_NSEC_H_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_TIME_REG01_PTP_TIME_NSEC_H_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG02_PAGE (50)
#define RTL8295_PTP_CTRL_PTP_TIME_REG02_REG (22)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG02_PTP_TIME_SEC_L_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG02_PTP_TIME_SEC_L_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG02_PTP_TIME_SEC_L_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG03_PAGE (50)
#define RTL8295_PTP_CTRL_PTP_TIME_REG03_REG (23)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG03_PTP_TIME_SEC_H_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG03_PTP_TIME_SEC_H_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG03_PTP_TIME_SEC_H_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG04_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG04_REG (16)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_MAC_RANGE_OFFSET (6)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_MAC_RANGE_MASK (0x3FF << RTL8295_PTP_CTRL_PTP_TIME_REG04_MAC_RANGE_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_PTP_TIME_NSEC_CMD_OFFSET (4)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_PTP_TIME_NSEC_CMD_MASK (0x3 << RTL8295_PTP_CTRL_PTP_TIME_REG04_PTP_TIME_NSEC_CMD_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_PTP_TMR_REG4_DMY_03_OFFSET (3)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_PTP_TMR_REG4_DMY_03_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG04_PTP_TMR_REG4_DMY_03_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_TIMER_EN_FRC_OFFSET (2)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_TIMER_EN_FRC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG04_TIMER_EN_FRC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_TIMER_1588_EN_OFFSET (1)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_TIMER_1588_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG04_TIMER_1588_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_CLK_SRC_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG04_CLK_SRC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG04_CLK_SRC_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG05_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG05_REG (17)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG05_MAC_ADDR_L_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG05_MAC_ADDR_L_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG05_MAC_ADDR_L_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG06_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG06_REG (18)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG06_MAC_ADDR_M_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG06_MAC_ADDR_M_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG06_MAC_ADDR_M_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG07_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG07_REG (19)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG07_MAC_ADDR_H_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG07_MAC_ADDR_H_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG07_MAC_ADDR_H_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG08_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG08_REG (20)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG08_OTAG_TPID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG08_OTAG_TPID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG08_OTAG_TPID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG09_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG09_REG (21)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG09_ITAG_TPID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG09_ITAG_TPID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG09_ITAG_TPID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG10_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG10_REG (22)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG10_RD_PTP_TIME_NSEC_L_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG10_RD_PTP_TIME_NSEC_L_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG10_RD_PTP_TIME_NSEC_L_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG11_PAGE (51)
#define RTL8295_PTP_CTRL_PTP_TIME_REG11_REG (23)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG11_RD_PTP_TIME_NSEC_H_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG11_RD_PTP_TIME_NSEC_H_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_TIME_REG11_RD_PTP_TIME_NSEC_H_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG12_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG12_REG (16)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG12_RD_PTP_TIME_SEC_L_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG12_RD_PTP_TIME_SEC_L_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG12_RD_PTP_TIME_SEC_L_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG13_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG13_REG (17)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG13_RD_PTP_TIME_SEC_H_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG13_RD_PTP_TIME_SEC_H_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG13_RD_PTP_TIME_SEC_H_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG14_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG14_REG (18)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_PTP_TMR_REG14_DMY_1510_OFFSET (10)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_PTP_TMR_REG14_DMY_1510_MASK (0x3F << RTL8295_PTP_CTRL_PTP_TIME_REG14_PTP_TMR_REG14_DMY_1510_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_EN_OFFLOAD_OFFSET (9)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_EN_OFFLOAD_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG14_EN_OFFLOAD_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_SAVE_OFF_TS_OFFSET (8)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_SAVE_OFF_TS_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TIME_REG14_SAVE_OFF_TS_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_IMR_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG14_IMR_MASK (0xFF << RTL8295_PTP_CTRL_PTP_TIME_REG14_IMR_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG15_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG15_REG (19)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG15_PTP_INTR_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG15_PTP_INTR_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG15_PTP_INTR_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG16_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG16_REG (20)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG16_PTP_INTR_1_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG16_PTP_INTR_1_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG16_PTP_INTR_1_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG17_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG17_REG (21)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG17_PTP_TIME_FREQ_L_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG17_PTP_TIME_FREQ_L_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG17_PTP_TIME_FREQ_L_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TIME_REG18_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_TIME_REG18_REG (22)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG18_PTP_TIME_FREQ_H_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TIME_REG18_PTP_TIME_FREQ_H_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TIME_REG18_PTP_TIME_FREQ_H_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG00_PAGE (52)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG00_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG00_TX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG00_TX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG01_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG01_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG02_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG02_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG03_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG03_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG04_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG04_REG (19)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG04_RX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG04_RX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG05_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG05_REG (20)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG06_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG06_REG (21)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG07_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG07_REG (22)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG08_PAGE (53)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG08_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG08_PORT_NSEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG08_PORT_NSEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S4P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG09_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG09_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG09_PORT_NSEC_B29_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG09_PORT_NSEC_B29_16_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_S4P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG10_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG10_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG10_PORT_SEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG10_PORT_SEC_B15_0_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_S4P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG11_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG11_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG11_PORT_SEC_B31_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG11_PORT_SEC_B31_16_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_S4P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S4P0_REG12_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S4P0_REG12_REG (19)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_CFG_UDP_EN_OFFSET (9)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_CFG_UDP_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_CFG_ETH_EN_OFFSET (8)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_CFG_ETH_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_PDELAY_RESP_OFFSET (7)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_PDELAY_REQ_OFFSET (6)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_DELAY_REQ_OFFSET (5)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_SYNC_OFFSET (4)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_PDELAY_RESP_OFFSET (3)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_PDELAY_REQ_OFFSET (2)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_DELAY_REQ_OFFSET (1)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_SYNC_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S4P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG00_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG00_REG (20)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG00_TX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG00_TX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG01_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG01_REG (21)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG02_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG02_REG (22)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG03_PAGE (54)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG03_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG04_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG04_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG04_RX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG04_RX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG05_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG05_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG06_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG06_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG07_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG07_REG (19)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG08_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG08_REG (20)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG08_PORT_NSEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG08_PORT_NSEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG09_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG09_REG (21)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG09_PORT_NSEC_B29_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG09_PORT_NSEC_B29_16_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_S5P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG10_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG10_REG (22)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG10_PORT_SEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG10_PORT_SEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG11_PAGE (55)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG11_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG11_PORT_SEC_B31_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG11_PORT_SEC_B31_16_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S5P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S5P0_REG12_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S5P0_REG12_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_CFG_UDP_EN_OFFSET (9)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_CFG_UDP_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_CFG_ETH_EN_OFFSET (8)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_CFG_ETH_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_PDELAY_RESP_OFFSET (7)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_PDELAY_REQ_OFFSET (6)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_DELAY_REQ_OFFSET (5)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_SYNC_OFFSET (4)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_PDELAY_RESP_OFFSET (3)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_PDELAY_REQ_OFFSET (2)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_DELAY_REQ_OFFSET (1)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_SYNC_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S5P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG00_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG00_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG00_TX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG00_TX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG01_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG01_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG02_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG02_REG (19)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG03_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG03_REG (20)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG04_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG04_REG (21)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG04_RX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG04_RX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG05_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG05_REG (22)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG06_PAGE (56)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG06_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG07_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG07_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG08_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG08_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG08_PORT_NSEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG08_PORT_NSEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG09_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG09_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG09_PORT_NSEC_B29_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG09_PORT_NSEC_B29_16_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_S6P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG10_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG10_REG (19)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG10_PORT_SEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG10_PORT_SEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG11_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG11_REG (20)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG11_PORT_SEC_B31_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG11_PORT_SEC_B31_16_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S6P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S6P0_REG12_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S6P0_REG12_REG (21)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_CFG_UDP_EN_OFFSET (9)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_CFG_UDP_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_CFG_ETH_EN_OFFSET (8)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_CFG_ETH_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_PDELAY_RESP_OFFSET (7)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_PDELAY_REQ_OFFSET (6)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_DELAY_REQ_OFFSET (5)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_SYNC_OFFSET (4)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_PDELAY_RESP_OFFSET (3)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_PDELAY_REQ_OFFSET (2)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_DELAY_REQ_OFFSET (1)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_SYNC_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S6P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG00_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG00_REG (22)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG00_TX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG00_TX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG01_PAGE (57)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG01_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG01_TX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG02_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG02_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG02_TX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG03_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG03_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG03_TX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG04_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG04_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG04_RX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG04_RX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG05_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG05_REG (19)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG05_RX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG06_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG06_REG (20)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG06_RX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG07_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG07_REG (21)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG07_RX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG08_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG08_REG (22)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG08_PORT_NSEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG08_PORT_NSEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG09_PAGE (58)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG09_REG (23)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG09_PORT_NSEC_B29_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG09_PORT_NSEC_B29_16_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_S7P0_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG10_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG10_REG (16)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG10_PORT_SEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG10_PORT_SEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG11_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG11_REG (17)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG11_PORT_SEC_B31_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG11_PORT_SEC_B31_16_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_S7P0_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_S7P0_REG12_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_S7P0_REG12_REG (18)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_CFG_UDP_EN_OFFSET (9)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_CFG_UDP_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_CFG_ETH_EN_OFFSET (8)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_CFG_ETH_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_PDELAY_RESP_OFFSET (7)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_PDELAY_REQ_OFFSET (6)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_DELAY_REQ_OFFSET (5)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_SYNC_OFFSET (4)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_PDELAY_RESP_OFFSET (3)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_PDELAY_REQ_OFFSET (2)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_DELAY_REQ_OFFSET (1)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_SYNC_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_S7P0_REG12_TX_SYNC_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG00_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_TG_REG00_REG (19)
  #define RTL8295_PTP_CTRL_PTP_TG_REG00_TX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG00_TX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG00_TX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG01_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_TG_REG01_REG (20)
  #define RTL8295_PTP_CTRL_PTP_TG_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG01_TX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG01_TX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG02_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_TG_REG02_REG (21)
  #define RTL8295_PTP_CTRL_PTP_TG_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG02_TX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG02_TX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG03_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_TG_REG03_REG (22)
  #define RTL8295_PTP_CTRL_PTP_TG_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG03_TX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG03_TX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG04_PAGE (59)
#define RTL8295_PTP_CTRL_PTP_TG_REG04_REG (23)
  #define RTL8295_PTP_CTRL_PTP_TG_REG04_RX_SYNC_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG04_RX_SYNC_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG04_RX_SYNC_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG05_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG05_REG (16)
  #define RTL8295_PTP_CTRL_PTP_TG_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG05_RX_DELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG05_RX_DELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG06_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG06_REG (17)
  #define RTL8295_PTP_CTRL_PTP_TG_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG06_RX_PDELAY_REQ_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG06_RX_PDELAY_REQ_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG07_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG07_REG (18)
  #define RTL8295_PTP_CTRL_PTP_TG_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG07_RX_PDELAY_RESP_SEQ_ID_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG07_RX_PDELAY_RESP_SEQ_ID_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG08_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG08_REG (19)
  #define RTL8295_PTP_CTRL_PTP_TG_REG08_PORT_NSEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG08_PORT_NSEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG08_PORT_NSEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG09_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG09_REG (20)
  #define RTL8295_PTP_CTRL_PTP_TG_REG09_PORT_NSEC_B29_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG09_PORT_NSEC_B29_16_MASK (0x3FFF << RTL8295_PTP_CTRL_PTP_TG_REG09_PORT_NSEC_B29_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG10_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG10_REG (21)
  #define RTL8295_PTP_CTRL_PTP_TG_REG10_PORT_SEC_B15_0_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG10_PORT_SEC_B15_0_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG10_PORT_SEC_B15_0_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG11_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG11_REG (22)
  #define RTL8295_PTP_CTRL_PTP_TG_REG11_PORT_SEC_B31_16_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG11_PORT_SEC_B31_16_MASK (0xFFFF << RTL8295_PTP_CTRL_PTP_TG_REG11_PORT_SEC_B31_16_OFFSET)

#define RTL8295_PTP_CTRL_PTP_TG_REG12_PAGE (60)
#define RTL8295_PTP_CTRL_PTP_TG_REG12_REG (23)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_CFG_UDP_EN_OFFSET (9)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_CFG_UDP_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_CFG_UDP_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_CFG_ETH_EN_OFFSET (8)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_CFG_ETH_EN_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_CFG_ETH_EN_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_PDELAY_RESP_OFFSET (7)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_RX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_PDELAY_REQ_OFFSET (6)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_RX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_DELAY_REQ_OFFSET (5)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_RX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_SYNC_OFFSET (4)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_RX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_RX_SYNC_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_PDELAY_RESP_OFFSET (3)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_PDELAY_RESP_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_TX_PDELAY_RESP_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_PDELAY_REQ_OFFSET (2)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_PDELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_TX_PDELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_DELAY_REQ_OFFSET (1)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_DELAY_REQ_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_TX_DELAY_REQ_OFFSET)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_SYNC_OFFSET (0)
  #define RTL8295_PTP_CTRL_PTP_TG_REG12_TX_SYNC_MASK (0x1 << RTL8295_PTP_CTRL_PTP_TG_REG12_TX_SYNC_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_REG (16)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_MEDIA_S0_P4_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_MEDIA_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_MEDIA_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_S0_P4_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_SPD_B3_S0_P4_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_SPD_B3_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_SPD_B3_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_ABLTY_SRC_S0_P4_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_ABLTY_SRC_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_ABLTY_SRC_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_1G_S0_P4_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_1G_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_1G_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_100M_S0_P4_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_100M_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_EEE_100M_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_NWAY_FLT_S0_P4_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_NWAY_FLT_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_NWAY_FLT_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_MST_MODE_S0_P4_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_MST_MODE_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_MST_MODE_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_NWAY_EN_S0_P4_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_NWAY_EN_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_NWAY_EN_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_TX_FC_S0_P4_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_TX_FC_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_TX_FC_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_RX_FC_S0_P4_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_RX_FC_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_RX_FC_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_LINK_S0_P4_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_LINK_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_LINK_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_DUPLEX_S0_P4_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_DUPLEX_S0_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_DUPLEX_S0_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_SPD_S0_P4_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_SPD_S0_P4_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P4_PHY_SPD_S0_P4_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_REG (17)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_MEDIA_S0_P5_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_MEDIA_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_MEDIA_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_S0_P5_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_SPD_B3_S0_P5_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_SPD_B3_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_SPD_B3_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_ABLTY_SRC_S0_P5_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_ABLTY_SRC_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_ABLTY_SRC_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_1G_S0_P5_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_1G_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_1G_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_100M_S0_P5_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_100M_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_EEE_100M_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_NWAY_FLT_S0_P5_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_NWAY_FLT_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_NWAY_FLT_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_MST_MODE_S0_P5_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_MST_MODE_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_MST_MODE_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_NWAY_EN_S0_P5_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_NWAY_EN_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_NWAY_EN_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_TX_FC_S0_P5_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_TX_FC_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_TX_FC_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_RX_FC_S0_P5_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_RX_FC_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_RX_FC_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_LINK_S0_P5_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_LINK_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_LINK_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_DUPLEX_S0_P5_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_DUPLEX_S0_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_DUPLEX_S0_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_SPD_S0_P5_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_SPD_S0_P5_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P5_PHY_SPD_S0_P5_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_REG (18)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_MEDIA_S0_P6_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_MEDIA_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_MEDIA_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_S0_P6_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_SPD_B3_S0_P6_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_SPD_B3_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_SPD_B3_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_ABLTY_SRC_S0_P6_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_ABLTY_SRC_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_ABLTY_SRC_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_1G_S0_P6_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_1G_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_1G_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_100M_S0_P6_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_100M_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_EEE_100M_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_NWAY_FLT_S0_P6_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_NWAY_FLT_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_NWAY_FLT_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_MST_MODE_S0_P6_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_MST_MODE_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_MST_MODE_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_NWAY_EN_S0_P6_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_NWAY_EN_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_NWAY_EN_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_TX_FC_S0_P6_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_TX_FC_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_TX_FC_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_RX_FC_S0_P6_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_RX_FC_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_RX_FC_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_LINK_S0_P6_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_LINK_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_LINK_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_DUPLEX_S0_P6_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_DUPLEX_S0_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_DUPLEX_S0_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_SPD_S0_P6_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_SPD_S0_P6_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P6_PHY_SPD_S0_P6_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_REG (19)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_MEDIA_S0_P7_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_MEDIA_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_MEDIA_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_S0_P7_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_SPD_B3_S0_P7_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_SPD_B3_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_SPD_B3_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_ABLTY_SRC_S0_P7_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_ABLTY_SRC_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_ABLTY_SRC_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_1G_S0_P7_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_1G_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_1G_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_100M_S0_P7_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_100M_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_EEE_100M_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_NWAY_FLT_S0_P7_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_NWAY_FLT_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_NWAY_FLT_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_MST_MODE_S0_P7_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_MST_MODE_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_MST_MODE_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_NWAY_EN_S0_P7_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_NWAY_EN_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_NWAY_EN_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_TX_FC_S0_P7_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_TX_FC_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_TX_FC_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_RX_FC_S0_P7_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_RX_FC_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_RX_FC_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_LINK_S0_P7_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_LINK_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_LINK_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_DUPLEX_S0_P7_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_DUPLEX_S0_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_DUPLEX_S0_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_SPD_S0_P7_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_SPD_S0_P7_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S0_P7_PHY_SPD_S0_P7_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_REG (20)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_MEDIA_S1_P4_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_MEDIA_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_MEDIA_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_S1_P4_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_SPD_B3_S1_P4_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_SPD_B3_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_SPD_B3_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_ABLTY_SRC_S1_P4_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_ABLTY_SRC_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_ABLTY_SRC_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_1G_S1_P4_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_1G_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_1G_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_100M_S1_P4_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_100M_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_EEE_100M_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_NWAY_FLT_S1_P4_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_NWAY_FLT_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_NWAY_FLT_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_MST_MODE_S1_P4_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_MST_MODE_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_MST_MODE_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_NWAY_EN_S1_P4_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_NWAY_EN_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_NWAY_EN_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_TX_FC_S1_P4_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_TX_FC_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_TX_FC_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_RX_FC_S1_P4_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_RX_FC_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_RX_FC_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_LINK_S1_P4_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_LINK_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_LINK_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_DUPLEX_S1_P4_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_DUPLEX_S1_P4_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_DUPLEX_S1_P4_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_SPD_S1_P4_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_SPD_S1_P4_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P4_PHY_SPD_S1_P4_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_REG (21)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_MEDIA_S1_P5_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_MEDIA_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_MEDIA_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_S1_P5_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_SPD_B3_S1_P5_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_SPD_B3_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_SPD_B3_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_ABLTY_SRC_S1_P5_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_ABLTY_SRC_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_ABLTY_SRC_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_1G_S1_P5_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_1G_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_1G_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_100M_S1_P5_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_100M_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_EEE_100M_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_NWAY_FLT_S1_P5_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_NWAY_FLT_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_NWAY_FLT_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_MST_MODE_S1_P5_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_MST_MODE_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_MST_MODE_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_NWAY_EN_S1_P5_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_NWAY_EN_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_NWAY_EN_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_TX_FC_S1_P5_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_TX_FC_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_TX_FC_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_RX_FC_S1_P5_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_RX_FC_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_RX_FC_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_LINK_S1_P5_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_LINK_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_LINK_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_DUPLEX_S1_P5_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_DUPLEX_S1_P5_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_DUPLEX_S1_P5_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_SPD_S1_P5_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_SPD_S1_P5_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P5_PHY_SPD_S1_P5_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_REG (22)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_MEDIA_S1_P6_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_MEDIA_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_MEDIA_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_S1_P6_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_SPD_B3_S1_P6_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_SPD_B3_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_SPD_B3_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_ABLTY_SRC_S1_P6_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_ABLTY_SRC_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_ABLTY_SRC_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_1G_S1_P6_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_1G_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_1G_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_100M_S1_P6_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_100M_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_EEE_100M_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_NWAY_FLT_S1_P6_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_NWAY_FLT_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_NWAY_FLT_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_MST_MODE_S1_P6_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_MST_MODE_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_MST_MODE_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_NWAY_EN_S1_P6_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_NWAY_EN_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_NWAY_EN_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_TX_FC_S1_P6_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_TX_FC_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_TX_FC_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_RX_FC_S1_P6_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_RX_FC_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_RX_FC_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_LINK_S1_P6_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_LINK_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_LINK_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_DUPLEX_S1_P6_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_DUPLEX_S1_P6_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_DUPLEX_S1_P6_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_SPD_S1_P6_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_SPD_S1_P6_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P6_PHY_SPD_S1_P6_OFFSET)

#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PAGE (61)
#define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_REG (23)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_MEDIA_S1_P7_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_MEDIA_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_MEDIA_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_S1_P7_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_SPD_B3_S1_P7_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_SPD_B3_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_SPD_B3_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_ABLTY_SRC_S1_P7_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_ABLTY_SRC_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_ABLTY_SRC_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_1G_S1_P7_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_1G_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_1G_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_100M_S1_P7_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_100M_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_EEE_100M_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_NWAY_FLT_S1_P7_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_NWAY_FLT_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_NWAY_FLT_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_MST_MODE_S1_P7_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_MST_MODE_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_MST_MODE_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_NWAY_EN_S1_P7_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_NWAY_EN_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_NWAY_EN_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_TX_FC_S1_P7_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_TX_FC_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_TX_FC_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_RX_FC_S1_P7_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_RX_FC_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_RX_FC_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_LINK_S1_P7_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_LINK_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_LINK_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_DUPLEX_S1_P7_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_DUPLEX_S1_P7_MASK (0x1 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_DUPLEX_S1_P7_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_SPD_S1_P7_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_SPD_S1_P7_MASK (0x7 << RTL8295_EXT_CTRL_SDS_ABLTY_S1_P7_PHY_SPD_S1_P7_OFFSET)

#define RTL8295_EXT_CTRL_SDS_CTRL_S3_PAGE (62)
#define RTL8295_EXT_CTRL_SDS_CTRL_S3_REG (16)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_TX_DISABLE_S3_OFFSET (15)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_TX_DISABLE_S3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_TX_DISABLE_S3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_RX_DISABLE_S3_OFFSET (14)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_RX_DISABLE_S3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_RX_DISABLE_S3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P3_OFFSET (13)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P2_OFFSET (12)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P2_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P2_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P1_OFFSET (11)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P1_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P1_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P0_OFFSET (10)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P0_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_GATE_GLI_CLK_P0_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_SDS_ISO_ON_OFFSET (9)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_SDS_ISO_ON_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_SDS_ISO_ON_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_SDS_FRC_LD_S3_OFFSET (8)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_SDS_FRC_LD_S3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_SDS_FRC_LD_S3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_LOAD_SDS_DFT_S3_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_LOAD_SDS_DFT_S3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_LOAD_SDS_DFT_S3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_ANA_10P9375G_S3_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_ANA_10P9375G_S3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_ANA_10P9375G_S3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_ECC_MODE_S3_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_ECC_MODE_S3_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_S3_ECC_MODE_S3_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_SERDES_MODE_S3_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_CTRL_S3_SERDES_MODE_S3_MASK (0x1F << RTL8295_EXT_CTRL_SDS_CTRL_S3_SERDES_MODE_S3_OFFSET)

#define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_PAGE (62)
#define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_REG (17)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P7_LINK_OFFSET (7)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P7_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P7_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P6_LINK_OFFSET (6)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P6_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P6_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P5_LINK_OFFSET (5)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P5_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P5_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P4_LINK_OFFSET (4)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P4_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S1P4_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P7_LINK_OFFSET (3)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P7_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P7_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P6_LINK_OFFSET (2)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P6_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P6_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P5_LINK_OFFSET (1)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P5_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P5_LINK_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P4_LINK_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P4_LINK_MASK (0x1 << RTL8295_EXT_CTRL_SDS_1G_LINK_EXT_SDS_S0P4_LINK_OFFSET)

#define RTL8295_EXT_CTRL_SDS_CTRL_SPC_PAGE (62)
#define RTL8295_EXT_CTRL_SDS_CTRL_SPC_REG (18)
  #define RTL8295_EXT_CTRL_SDS_CTRL_SPC_EXT_ECO_00_OFFSET (1)
  #define RTL8295_EXT_CTRL_SDS_CTRL_SPC_EXT_ECO_00_MASK (0x7F << RTL8295_EXT_CTRL_SDS_CTRL_SPC_EXT_ECO_00_OFFSET)
  #define RTL8295_EXT_CTRL_SDS_CTRL_SPC_XSGMII_MODE_SPC_OFFSET (0)
  #define RTL8295_EXT_CTRL_SDS_CTRL_SPC_XSGMII_MODE_SPC_MASK (0x1 << RTL8295_EXT_CTRL_SDS_CTRL_SPC_XSGMII_MODE_SPC_OFFSET)

#define RTL8295_EXT_CTRL_GMI_CTRL_SPC_PAGE (62)
#define RTL8295_EXT_CTRL_GMI_CTRL_SPC_REG (19)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P7_OFFSET (7)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P7_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P7_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P6_OFFSET (6)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P6_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P6_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P5_OFFSET (5)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P5_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P5_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P4_OFFSET (4)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P4_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S1P4_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P7_OFFSET (3)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P7_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P7_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P6_OFFSET (2)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P6_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P6_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P5_OFFSET (1)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P5_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P5_OFFSET)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P4_OFFSET (0)
  #define RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P4_MASK (0x1 << RTL8295_EXT_CTRL_GMI_CTRL_SPC_GATE_GLI_CLK_S0P4_OFFSET)

#define RTL8295_EXT_CTRL_ABILITY_SEL_PAGE (62)
#define RTL8295_EXT_CTRL_ABILITY_SEL_REG (20)
  #define RTL8295_EXT_CTRL_ABILITY_SEL_ABILITY_SEL_OFFSET (0)
  #define RTL8295_EXT_CTRL_ABILITY_SEL_ABILITY_SEL_MASK (0x1F << RTL8295_EXT_CTRL_ABILITY_SEL_ABILITY_SEL_OFFSET)

#define RTL8295_EXT_CTRL_ABILITY_OUT_PAGE (62)
#define RTL8295_EXT_CTRL_ABILITY_OUT_REG (21)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_FIBER_OUT_OFFSET (14)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_FIBER_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_FIBER_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_OUT_OFFSET (13)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_1G_OUT_OFFSET (12)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_1G_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_1G_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_100M_OUT_OFFSET (11)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_100M_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_EEE_100M_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_NWAY_FLT_OUT_OFFSET (10)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_NWAY_FLT_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_NWAY_FLT_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_MST_MODE_OUT_OFFSET (9)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_MST_MODE_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_MST_MODE_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_NWAY_EN_OUT_OFFSET (8)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_NWAY_EN_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_NWAY_EN_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_TX_FC_OUT_OFFSET (7)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_TX_FC_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_TX_FC_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_RX_FC_OUT_OFFSET (6)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_RX_FC_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_RX_FC_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_LINK_OUT_OFFSET (5)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_LINK_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_LINK_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_DUPLEX_OUT_OFFSET (4)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_DUPLEX_OUT_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_OUT_DUPLEX_OUT_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_SPD_OUT_OFFSET (0)
  #define RTL8295_EXT_CTRL_ABILITY_OUT_PHY_SPD_OUT_MASK (0xF << RTL8295_EXT_CTRL_ABILITY_OUT_PHY_SPD_OUT_OFFSET)

#define RTL8295_EXT_CTRL_ABILITY_IN_PAGE (62)
#define RTL8295_EXT_CTRL_ABILITY_IN_REG (22)
  #define RTL8295_EXT_CTRL_ABILITY_IN_FIBER_IN_OFFSET (14)
  #define RTL8295_EXT_CTRL_ABILITY_IN_FIBER_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_FIBER_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_IN_OFFSET (13)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_1G_IN_OFFSET (12)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_1G_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_1G_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_100M_IN_OFFSET (11)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_100M_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_EEE_100M_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_NWAY_FLT_IN_OFFSET (10)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_NWAY_FLT_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_NWAY_FLT_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_MST_MODE_IN_OFFSET (9)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_MST_MODE_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_MST_MODE_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_NWAY_EN_IN_OFFSET (8)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_NWAY_EN_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_NWAY_EN_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_TX_FC_IN_OFFSET (7)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_TX_FC_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_TX_FC_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_RX_FC_IN_OFFSET (6)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_RX_FC_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_RX_FC_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_LINK_IN_OFFSET (5)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_LINK_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_PHY_LINK_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_DUPLEX_IN_OFFSET (4)
  #define RTL8295_EXT_CTRL_ABILITY_IN_DUPLEX_IN_MASK (0x1 << RTL8295_EXT_CTRL_ABILITY_IN_DUPLEX_IN_OFFSET)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_SPD_IN_OFFSET (0)
  #define RTL8295_EXT_CTRL_ABILITY_IN_PHY_SPD_IN_MASK (0xF << RTL8295_EXT_CTRL_ABILITY_IN_PHY_SPD_IN_OFFSET)

#define RTL8295_EXT_CTRL_UNI_DIR_10G_PAGE (62)
#define RTL8295_EXT_CTRL_UNI_DIR_10G_REG (23)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_XSG_VAL_OFFSET (8)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_XSG_VAL_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_XSG_VAL_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_XSG_ON_OFFSET (7)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_XSG_ON_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_XSG_ON_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGX_VAL_OFFSET (6)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGX_VAL_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGX_VAL_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGX_ON_OFFSET (5)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGX_ON_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGX_ON_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGR_VAL_OFFSET (4)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGR_VAL_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGR_VAL_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGR_ON_OFFSET (3)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGR_ON_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_FRC_ICG_EN_TGR_ON_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S4_OFFSET (2)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S4_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S4_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S1_OFFSET (1)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S1_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S1_OFFSET)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S0_OFFSET (0)
  #define RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S0_MASK (0x1 << RTL8295_EXT_CTRL_UNI_DIR_10G_UNI_DIR_S0_OFFSET)

#define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_PAGE (63)
#define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_REG (16)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_SEL_FIFO_ON_OFFSET (12)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_SEL_FIFO_ON_MASK (0x1 << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_SEL_FIFO_ON_OFFSET)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_AUTO_RST_THR_OFFSET (8)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_AUTO_RST_THR_MASK (0xF << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_AUTO_RST_THR_OFFSET)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_AUTO_RST_OFFSET (7)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_AUTO_RST_MASK (0x1 << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_AUTO_RST_OFFSET)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_START_PTR_ORG_OFFSET (6)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_START_PTR_ORG_MASK (0x1 << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_START_PTR_ORG_OFFSET)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_IPG_CNT_OFFSET (2)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_IPG_CNT_MASK (0xF << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_IPG_CNT_OFFSET)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_IPGCOMP_OFFSET (1)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_IPGCOMP_MASK (0x1 << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_AFO_IPGCOMP_OFFSET)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_FIFO_START_SEQ_OFFSET (0)
  #define RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_FIFO_START_SEQ_MASK (0x1 << RTL8295_EXT_CTRL_ASYN_FIFO_10G_EXT_FIFO_START_SEQ_OFFSET)

#define RTL8295_EXT_CTRL_FIFO_CLR_10G_PAGE (63)
#define RTL8295_EXT_CTRL_FIFO_CLR_10G_REG (17)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P4_S4P0_Y_OFFSET (10)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P4_S4P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P4_S4P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P5_S5P0_Y_OFFSET (9)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P5_S5P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P5_S5P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P6_S6P0_Y_OFFSET (8)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P6_S6P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P6_S6P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P7_S7P0_Y_OFFSET (7)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P7_S7P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P7_S7P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P4_S4P0_OFFSET (6)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P4_S4P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P4_S4P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P5_S5P0_OFFSET (5)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P5_S5P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P5_S5P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P6_S6P0_OFFSET (4)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P6_S6P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P6_S6P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P7_S7P0_OFFSET (3)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P7_S7P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0P7_S7P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S4_OFFSET (2)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S4_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S4_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S1_OFFSET (1)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S1_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S1_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0_OFFSET (0)
  #define RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_10G_FIFO_CLR_S0_OFFSET)

#define RTL8295_EXT_CTRL_FIFO_CLR_1G_PAGE (63)
#define RTL8295_EXT_CTRL_FIFO_CLR_1G_REG (18)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P7_S7P0_OFFSET (15)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P7_S7P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P7_S7P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P7_S1P3_OFFSET (14)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P7_S1P3_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P7_S1P3_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P6_S6P0_OFFSET (13)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P6_S6P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P6_S6P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P6_S1P2_OFFSET (12)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P6_S1P2_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P6_S1P2_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P5_S5P0_OFFSET (11)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P5_S5P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P5_S5P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P5_S1P1_OFFSET (10)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P5_S1P1_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P5_S1P1_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P4_S4P0_OFFSET (9)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P4_S4P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P4_S4P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P4_S1P0_OFFSET (8)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P4_S1P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P4_S1P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P3_S7P0_OFFSET (7)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P3_S7P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P3_S7P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P3_S1P3_OFFSET (6)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P3_S1P3_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P3_S1P3_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P2_S6P0_OFFSET (5)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P2_S6P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P2_S6P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P2_S1P2_OFFSET (4)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P2_S1P2_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P2_S1P2_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P1_S5P0_OFFSET (3)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P1_S5P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P1_S5P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P1_S1P1_OFFSET (2)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P1_S1P1_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P1_S1P1_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P0_S4P0_OFFSET (1)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P0_S4P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P0_S4P0_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P0_S1P0_OFFSET (0)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P0_S1P0_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_FIFO_CLR_S0P0_S1P0_OFFSET)

#define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_PAGE (63)
#define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_REG (19)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P7_S7P0_Y_OFFSET (15)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P7_S7P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P7_S7P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P7_S1P3_Y_OFFSET (14)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P7_S1P3_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P7_S1P3_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P6_S6P0_Y_OFFSET (13)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P6_S6P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P6_S6P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P6_S1P2_Y_OFFSET (12)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P6_S1P2_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P6_S1P2_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P5_S5P0_Y_OFFSET (11)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P5_S5P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P5_S5P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P5_S1P1_Y_OFFSET (10)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P5_S1P1_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P5_S1P1_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P4_S4P0_Y_OFFSET (9)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P4_S4P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P4_S4P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P4_S1P0_Y_OFFSET (8)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P4_S1P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P4_S1P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P3_S7P0_Y_OFFSET (7)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P3_S7P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P3_S7P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P3_S1P3_Y_OFFSET (6)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P3_S1P3_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P3_S1P3_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P2_S6P0_Y_OFFSET (5)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P2_S6P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P2_S6P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P2_S1P2_Y_OFFSET (4)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P2_S1P2_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P2_S1P2_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P1_S5P0_Y_OFFSET (3)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P1_S5P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P1_S5P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P1_S1P1_Y_OFFSET (2)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P1_S1P1_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P1_S1P1_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P0_S4P0_Y_OFFSET (1)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P0_S4P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P0_S4P0_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P0_S1P0_Y_OFFSET (0)
  #define RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P0_S1P0_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CLR_1G_Y_FIFO_CLR_S0P0_S1P0_Y_OFFSET)

#define RTL8295_EXT_CTRL_FIFO_CTRL_0_PAGE (63)
#define RTL8295_EXT_CTRL_FIFO_CTRL_0_REG (20)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_PORT_SEL_OFFSET (10)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_PORT_SEL_MASK (0x1F << RTL8295_EXT_CTRL_FIFO_CTRL_0_PORT_SEL_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_ERR_CNT_X_OFFSET (6)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_ERR_CNT_X_MASK (0xF << RTL8295_EXT_CTRL_FIFO_CTRL_0_ERR_CNT_X_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_ERR_CNT_Y_OFFSET (2)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_ERR_CNT_Y_MASK (0xF << RTL8295_EXT_CTRL_FIFO_CTRL_0_ERR_CNT_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_CLR_ERR_CNT_Y_OFFSET (1)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_CLR_ERR_CNT_Y_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CTRL_0_CLR_ERR_CNT_Y_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_CLR_ERR_CNT_X_OFFSET (0)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_0_CLR_ERR_CNT_X_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CTRL_0_CLR_ERR_CNT_X_OFFSET)

#define RTL8295_EXT_CTRL_FIFO_CTRL_1_PAGE (63)
#define RTL8295_EXT_CTRL_FIFO_CTRL_1_REG (21)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_1_EDPTR_CHK_EN_OFFSET (1)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_1_EDPTR_CHK_EN_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CTRL_1_EDPTR_CHK_EN_OFFSET)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_1_BGPTR_CHK_EN_OFFSET (0)
  #define RTL8295_EXT_CTRL_FIFO_CTRL_1_BGPTR_CHK_EN_MASK (0x1 << RTL8295_EXT_CTRL_FIFO_CTRL_1_BGPTR_CHK_EN_OFFSET)

#define RTL8295_EXT_CTRL_STS_DEVAD_01_PAGE (63)
#define RTL8295_EXT_CTRL_STS_DEVAD_01_REG (22)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_POL_CHG_OFFSET (13)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_POL_CHG_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_POL_CHG_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_MEDIA_KEEP_OFFSET (12)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_MEDIA_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_MEDIA_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_NWAY_KEEP_OFFSET (11)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_NWAY_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_NWAY_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_MST_KEEP_OFFSET (10)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_MST_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_MST_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_EEE_ABTY_KEEP_OFFSET (9)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_EEE_ABTY_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_EEE_ABTY_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_RXFCTRL_KEEP_OFFSET (8)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_RXFCTRL_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_RXFCTRL_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_TXFCTRL_KEEP_OFFSET (7)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_TXFCTRL_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_TXFCTRL_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_SPD_KEEP_OFFSET (6)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_SPD_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_SPD_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_DUP_KEEP_OFFSET (5)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_DUP_KEEP_MASK (0x1 << RTL8295_EXT_CTRL_STS_DEVAD_01_DUP_KEEP_OFFSET)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_MMD_DEVAD_STS1_OFFSET (0)
  #define RTL8295_EXT_CTRL_STS_DEVAD_01_MMD_DEVAD_STS1_MASK (0x1F << RTL8295_EXT_CTRL_STS_DEVAD_01_MMD_DEVAD_STS1_OFFSET)

#define RTL8295_EXT_CTRL_STS_REGAD_01_PAGE (63)
#define RTL8295_EXT_CTRL_STS_REGAD_01_REG (23)
  #define RTL8295_EXT_CTRL_STS_REGAD_01_MMD_REGAD_STS1_OFFSET (0)
  #define RTL8295_EXT_CTRL_STS_REGAD_01_MMD_REGAD_STS1_MASK (0xFFFF << RTL8295_EXT_CTRL_STS_REGAD_01_MMD_REGAD_STS1_OFFSET)

/*
 * Feature: SDS0
 */
#define RTL8295_SDS0_SDS_REG00_PAGE (256)
#define RTL8295_SDS0_SDS_REG00_REG (16)
  #define RTL8295_SDS0_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS0_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS0_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS0_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS0_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS0_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS0_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS0_SDS_REG01_PAGE (256)
#define RTL8295_SDS0_SDS_REG01_REG (17)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS0_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS0_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS0_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS0_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS0_SDS_REG02_PAGE (256)
#define RTL8295_SDS0_SDS_REG02_REG (18)
  #define RTL8295_SDS0_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS0_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS0_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS0_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS0_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS0_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS0_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS0_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS0_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS0_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS0_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS0_SDS_REG03_PAGE (256)
#define RTL8295_SDS0_SDS_REG03_REG (19)
  #define RTL8295_SDS0_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS0_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS0_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS0_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS0_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS0_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS0_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS0_SDS_REG04_PAGE (256)
#define RTL8295_SDS0_SDS_REG04_REG (20)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS0_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS0_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS0_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS0_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS0_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS0_SDS_REG05_PAGE (256)
#define RTL8295_SDS0_SDS_REG05_REG (21)
  #define RTL8295_SDS0_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS0_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS0_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS0_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS0_SDS_REG06_PAGE (256)
#define RTL8295_SDS0_SDS_REG06_REG (22)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS0_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS0_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS0_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS0_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS0_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS0_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS0_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS0_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS0_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS0_SDS_REG07_PAGE (256)
#define RTL8295_SDS0_SDS_REG07_REG (23)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS0_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS0_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS0_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS0_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS0_SDS_REG08_PAGE (257)
#define RTL8295_SDS0_SDS_REG08_REG (16)
  #define RTL8295_SDS0_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS0_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS0_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS0_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS0_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS0_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS0_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS0_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS0_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS0_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS0_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS0_SDS_REG09_PAGE (257)
#define RTL8295_SDS0_SDS_REG09_REG (17)
  #define RTL8295_SDS0_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS0_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS0_SDS_REG10_PAGE (257)
#define RTL8295_SDS0_SDS_REG10_REG (18)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS0_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS0_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS0_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS0_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS0_SDS_REG11_PAGE (257)
#define RTL8295_SDS0_SDS_REG11_REG (19)
  #define RTL8295_SDS0_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS0_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS0_SDS_REG12_PAGE (257)
#define RTL8295_SDS0_SDS_REG12_REG (20)
  #define RTL8295_SDS0_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS0_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS0_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS0_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS0_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS0_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS0_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS0_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS0_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS0_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS0_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS0_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS0_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS0_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS0_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS0_SDS_REG13_PAGE (257)
#define RTL8295_SDS0_SDS_REG13_REG (21)
  #define RTL8295_SDS0_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS0_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS0_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS0_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS0_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS0_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS0_SDS_REG14_PAGE (257)
#define RTL8295_SDS0_SDS_REG14_REG (22)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS0_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS0_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS0_SDS_REG15_PAGE (257)
#define RTL8295_SDS0_SDS_REG15_REG (23)
  #define RTL8295_SDS0_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS0_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS0_SDS_REG16_PAGE (258)
#define RTL8295_SDS0_SDS_REG16_REG (16)
  #define RTL8295_SDS0_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS0_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS0_SDS_REG17_PAGE (258)
#define RTL8295_SDS0_SDS_REG17_REG (17)
  #define RTL8295_SDS0_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS0_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS0_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS0_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS0_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS0_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS0_SDS_REG18_PAGE (258)
#define RTL8295_SDS0_SDS_REG18_REG (18)
  #define RTL8295_SDS0_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS0_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS0_SDS_REG19_PAGE (258)
#define RTL8295_SDS0_SDS_REG19_REG (19)
  #define RTL8295_SDS0_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS0_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS0_SDS_REG20_PAGE (258)
#define RTL8295_SDS0_SDS_REG20_REG (20)
  #define RTL8295_SDS0_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS0_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS0_SDS_REG21_PAGE (258)
#define RTL8295_SDS0_SDS_REG21_REG (21)
  #define RTL8295_SDS0_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS0_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS0_SDS_REG22_PAGE (258)
#define RTL8295_SDS0_SDS_REG22_REG (22)
  #define RTL8295_SDS0_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS0_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS0_SDS_REG23_PAGE (258)
#define RTL8295_SDS0_SDS_REG23_REG (23)
  #define RTL8295_SDS0_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS0_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS0_SDS_REG24_PAGE (259)
#define RTL8295_SDS0_SDS_REG24_REG (16)
  #define RTL8295_SDS0_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS0_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS0_SDS_REG25_PAGE (259)
#define RTL8295_SDS0_SDS_REG25_REG (17)
  #define RTL8295_SDS0_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS0_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS0_SDS_REG26_PAGE (259)
#define RTL8295_SDS0_SDS_REG26_REG (18)
  #define RTL8295_SDS0_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS0_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS0_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS0_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS0_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS0_SDS_REG27_PAGE (259)
#define RTL8295_SDS0_SDS_REG27_REG (19)
  #define RTL8295_SDS0_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS0_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS0_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS0_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS0_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS0_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS0_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS0_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS0_SDS_REG28_PAGE (259)
#define RTL8295_SDS0_SDS_REG28_REG (20)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS0_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS0_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS0_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS0_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS0_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS0_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS0_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS0_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS0_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS0_SDS_REG29_PAGE (259)
#define RTL8295_SDS0_SDS_REG29_REG (21)
  #define RTL8295_SDS0_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS0_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS0_SDS_REG30_PAGE (259)
#define RTL8295_SDS0_SDS_REG30_REG (22)
  #define RTL8295_SDS0_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS0_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS0_SDS_REG31_PAGE (259)
#define RTL8295_SDS0_SDS_REG31_REG (23)
  #define RTL8295_SDS0_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS0_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS0_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG00_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS0_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG01_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG02_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS0_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG03_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS0_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG04_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS0_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG05_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS0_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG06_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS0_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG07_PAGE (260)
#define RTL8295_SDS0_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG08_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS0_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG09_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG10_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS0_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG11_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG12_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS0_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG13_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS0_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG14_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG15_PAGE (261)
#define RTL8295_SDS0_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS0_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG16_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS0_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG17_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS0_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG18_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS0_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG19_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS0_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS0_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG20_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG21_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS0_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG22_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS0_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG23_PAGE (262)
#define RTL8295_SDS0_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS0_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG24_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS0_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG25_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS0_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG26_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG27_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS0_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG28_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS0_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS0_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG29_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS0_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG30_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS0_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS0_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS0_SDS_EXT_REG31_PAGE (263)
#define RTL8295_SDS0_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS0_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS0_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS0_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS0_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS0_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS0_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS0_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS0_FIB_REG00_PAGE (264)
#define RTL8295_SDS0_FIB_REG00_REG (16)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS0_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS0_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS0_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS0_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS0_FIB_REG01_PAGE (264)
#define RTL8295_SDS0_FIB_REG01_REG (17)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS0_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS0_FIB_REG02_PAGE (264)
#define RTL8295_SDS0_FIB_REG02_REG (18)
  #define RTL8295_SDS0_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS0_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS0_FIB_REG03_PAGE (264)
#define RTL8295_SDS0_FIB_REG03_REG (19)
  #define RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS0_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS0_FIB_REG04_PAGE (264)
#define RTL8295_SDS0_FIB_REG04_REG (20)
  #define RTL8295_SDS0_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS0_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS0_FIB_REG05_PAGE (264)
#define RTL8295_SDS0_FIB_REG05_REG (21)
  #define RTL8295_SDS0_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS0_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS0_FIB_REG06_PAGE (264)
#define RTL8295_SDS0_FIB_REG06_REG (22)
  #define RTL8295_SDS0_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS0_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS0_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS0_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS0_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS0_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS0_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS0_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS0_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS0_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS0_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS0_FIB_REG07_PAGE (264)
#define RTL8295_SDS0_FIB_REG07_REG (23)
  #define RTL8295_SDS0_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS0_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS0_FIB_REG08_PAGE (265)
#define RTL8295_SDS0_FIB_REG08_REG (16)
  #define RTL8295_SDS0_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS0_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS0_FIB_REG09_PAGE (265)
#define RTL8295_SDS0_FIB_REG09_REG (17)
  #define RTL8295_SDS0_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS0_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS0_FIB_REG10_PAGE (265)
#define RTL8295_SDS0_FIB_REG10_REG (18)
  #define RTL8295_SDS0_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS0_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS0_FIB_REG11_PAGE (265)
#define RTL8295_SDS0_FIB_REG11_REG (19)
  #define RTL8295_SDS0_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS0_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS0_FIB_REG12_PAGE (265)
#define RTL8295_SDS0_FIB_REG12_REG (20)
  #define RTL8295_SDS0_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS0_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS0_FIB_REG13_PAGE (265)
#define RTL8295_SDS0_FIB_REG13_REG (21)
  #define RTL8295_SDS0_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS0_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS0_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS0_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS0_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS0_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS0_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS0_FIB_REG14_PAGE (265)
#define RTL8295_SDS0_FIB_REG14_REG (22)
  #define RTL8295_SDS0_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS0_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS0_FIB_REG15_PAGE (265)
#define RTL8295_SDS0_FIB_REG15_REG (23)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS0_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS0_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS0_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS0_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS0_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS0_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS0_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS0_FIB_REG16_PAGE (266)
#define RTL8295_SDS0_FIB_REG16_REG (16)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS0_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS0_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS0_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS0_FIB_REG17_PAGE (266)
#define RTL8295_SDS0_FIB_REG17_REG (17)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS0_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS0_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS0_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS0_FIB_REG18_PAGE (266)
#define RTL8295_SDS0_FIB_REG18_REG (18)
  #define RTL8295_SDS0_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS0_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS0_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS0_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS0_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS0_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS0_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS0_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS0_FIB_REG19_PAGE (266)
#define RTL8295_SDS0_FIB_REG19_REG (19)
  #define RTL8295_SDS0_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS0_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS0_FIB_REG20_PAGE (266)
#define RTL8295_SDS0_FIB_REG20_REG (20)
  #define RTL8295_SDS0_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS0_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS0_FIB_REG21_PAGE (266)
#define RTL8295_SDS0_FIB_REG21_REG (21)
  #define RTL8295_SDS0_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS0_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS0_FIB_REG22_PAGE (266)
#define RTL8295_SDS0_FIB_REG22_REG (22)
  #define RTL8295_SDS0_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS0_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS0_FIB_REG23_PAGE (266)
#define RTL8295_SDS0_FIB_REG23_REG (23)
  #define RTL8295_SDS0_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS0_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS0_FIB_REG24_PAGE (267)
#define RTL8295_SDS0_FIB_REG24_REG (16)
  #define RTL8295_SDS0_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS0_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS0_FIB_REG25_PAGE (267)
#define RTL8295_SDS0_FIB_REG25_REG (17)
  #define RTL8295_SDS0_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS0_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS0_FIB_REG26_PAGE (267)
#define RTL8295_SDS0_FIB_REG26_REG (18)
  #define RTL8295_SDS0_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS0_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS0_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS0_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS0_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS0_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS0_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS0_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS0_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS0_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS0_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS0_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS0_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS0_FIB_REG27_PAGE (267)
#define RTL8295_SDS0_FIB_REG27_REG (19)
  #define RTL8295_SDS0_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS0_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS0_FIB_REG28_PAGE (267)
#define RTL8295_SDS0_FIB_REG28_REG (20)
  #define RTL8295_SDS0_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS0_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS0_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS0_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS0_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS0_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS0_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS0_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS0_FIB_REG29_PAGE (267)
#define RTL8295_SDS0_FIB_REG29_REG (21)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS0_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS0_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS0_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS0_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS0_FIB_REG30_PAGE (267)
#define RTL8295_SDS0_FIB_REG30_REG (22)
  #define RTL8295_SDS0_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS0_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS0_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS0_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS0_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS0_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS0_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS0_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS0_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS0_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS0_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS0_FIB_REG31_PAGE (267)
#define RTL8295_SDS0_FIB_REG31_REG (23)
  #define RTL8295_SDS0_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS0_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS0_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS0_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS0_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS0_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG00_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS0_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG01_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG02_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS0_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG03_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS0_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG04_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS0_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG05_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS0_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG06_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS0_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG07_PAGE (268)
#define RTL8295_SDS0_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS0_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG08_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS0_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG09_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS0_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG10_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS0_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG11_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS0_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG12_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS0_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG13_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS0_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS0_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS0_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS0_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS0_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG14_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS0_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG15_PAGE (269)
#define RTL8295_SDS0_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS0_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG16_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG17_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS0_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG18_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS0_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG19_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG20_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS0_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG21_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS0_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG22_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS0_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG23_PAGE (270)
#define RTL8295_SDS0_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG24_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS0_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS0_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG25_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG26_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS0_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG27_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS0_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS0_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS0_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS0_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS0_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS0_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG28_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS0_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG29_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS0_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG30_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS0_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS0_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS0_FIB_EXT_REG31_PAGE (271)
#define RTL8295_SDS0_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS0_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS0_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS0_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS0_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS0_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS0_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG00_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG00_REG (16)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_RST_OFFSET (15)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_RST_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_RST_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_LPB_OFFSET (14)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_LPB_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_LPB_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_OFFSET (13)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_OFFSET (12)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_LO_PWR_OFFSET (11)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_LO_PWR_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_LO_PWR_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_OFFSET (10)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_OFFSET (7)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_MASK (0x7 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_OFFSET (6)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_MASK (0xF << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_MASK (0x3 << RTL8295_SDS0_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG01_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG01_REG (17)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_MASK (0xF << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_OFFSET (11)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_OFFSET (10)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_TX_LPI_OFFSET (9)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_TX_LPI_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_TX_LPI_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LPI_OFFSET (8)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LPI_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LPI_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_OFFSET (7)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_OFFSET (6)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_OFFSET (3)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_MASK (0x7 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LINK_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LINK_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_RX_LINK_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG02_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG02_REG (18)
  #define RTL8295_SDS0_TGR_STD_0_REG02_FP_PCS2_DEV_ID_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG02_FP_PCS2_DEV_ID_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG02_FP_PCS2_DEV_ID_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG03_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG03_REG (19)
  #define RTL8295_SDS0_TGR_STD_0_REG03_FP_PCS3_DEV_ID_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG03_FP_PCS3_DEV_ID_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG03_FP_PCS3_DEV_ID_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG04_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG04_REG (20)
  #define RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG05_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG05_REG (21)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_MASK (0xFF << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_OFFSET (7)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_OFFSET (6)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_OFFSET (5)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_OFFSET (4)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PRSNT_OFFSET (3)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG06_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG06_REG (22)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_OFFSET (3)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_MASK (0x1FFF << RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG07_PAGE (272)
#define RTL8295_SDS0_TGR_STD_0_REG07_REG (23)
  #define RTL8295_SDS0_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS0_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_MASK (0x3 << RTL8295_SDS0_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG08_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG08_REG (16)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_OFFSET (14)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_MASK (0x3 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_OFFSET (12)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_MASK (0x3 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_OFFSET (11)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_OFFSET (10)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_OFFSET (4)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_MASK (0x3F << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_OFFSET (3)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG09_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG09_REG (17)
  #define RTL8295_SDS0_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG10_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG10_REG (18)
  #define RTL8295_SDS0_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG11_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG11_REG (19)
  #define RTL8295_SDS0_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG12_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG12_REG (20)
  #define RTL8295_SDS0_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG13_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG13_REG (21)
  #define RTL8295_SDS0_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG14_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG14_REG (22)
  #define RTL8295_SDS0_TGR_STD_0_REG14_FP_PCS14_PKG_ID_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG14_FP_PCS14_PKG_ID_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG14_FP_PCS14_PKG_ID_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG15_PAGE (273)
#define RTL8295_SDS0_TGR_STD_0_REG15_REG (23)
  #define RTL8295_SDS0_TGR_STD_0_REG15_FP_PCS15_PKG_ID_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG15_FP_PCS15_PKG_ID_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG15_FP_PCS15_PKG_ID_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG16_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG16_REG (16)
  #define RTL8295_SDS0_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG17_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG17_REG (17)
  #define RTL8295_SDS0_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG18_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG18_REG (18)
  #define RTL8295_SDS0_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG19_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG19_REG (19)
  #define RTL8295_SDS0_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG20_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG20_REG (20)
  #define RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_OFFSET (7)
  #define RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_MASK (0x1FF << RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_OFFSET (6)
  #define RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_MASK (0x1 << RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_OFFSET)
  #define RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_MASK (0x3F << RTL8295_SDS0_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG21_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG21_REG (21)
  #define RTL8295_SDS0_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG22_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG22_REG (22)
  #define RTL8295_SDS0_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG23_PAGE (274)
#define RTL8295_SDS0_TGR_STD_0_REG23_REG (23)
  #define RTL8295_SDS0_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG24_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG24_REG (16)
  #define RTL8295_SDS0_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG25_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG25_REG (17)
  #define RTL8295_SDS0_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG26_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG26_REG (18)
  #define RTL8295_SDS0_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG27_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG27_REG (19)
  #define RTL8295_SDS0_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG28_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG28_REG (20)
  #define RTL8295_SDS0_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG29_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG29_REG (21)
  #define RTL8295_SDS0_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG30_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG30_REG (22)
  #define RTL8295_SDS0_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_OFFSET)

#define RTL8295_SDS0_TGR_STD_0_REG31_PAGE (275)
#define RTL8295_SDS0_TGR_STD_0_REG31_REG (23)
  #define RTL8295_SDS0_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG00_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG00_REG (16)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_OFFSET (13)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_MASK (0x7 << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_OFFSET (12)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_OFFSET (4)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_MASK (0xFF << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_OFFSET (3)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG01_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG01_REG (17)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_OFFSET (15)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_OFFSET (14)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_OFFSET (8)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_MASK (0x3F << RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_MASK (0xFF << RTL8295_SDS0_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG02_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG02_REG (18)
  #define RTL8295_SDS0_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG03_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG03_REG (19)
  #define RTL8295_SDS0_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG04_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG04_REG (20)
  #define RTL8295_SDS0_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG05_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG05_REG (21)
  #define RTL8295_SDS0_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS0_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_MASK (0x3F << RTL8295_SDS0_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_MASK (0x3FF << RTL8295_SDS0_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG06_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG06_REG (22)
  #define RTL8295_SDS0_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG07_PAGE (276)
#define RTL8295_SDS0_TGR_STD_1_REG07_REG (23)
  #define RTL8295_SDS0_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG08_PAGE (277)
#define RTL8295_SDS0_TGR_STD_1_REG08_REG (16)
  #define RTL8295_SDS0_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG09_PAGE (277)
#define RTL8295_SDS0_TGR_STD_1_REG09_REG (17)
  #define RTL8295_SDS0_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS0_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_MASK (0x3F << RTL8295_SDS0_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_MASK (0x3FF << RTL8295_SDS0_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG10_PAGE (277)
#define RTL8295_SDS0_TGR_STD_1_REG10_REG (18)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_OFFSET (14)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_MASK (0x3 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_OFFSET (13)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_OFFSET (12)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_OFFSET (11)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_OFFSET (10)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_OFFSET (9)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_OFFSET (8)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_OFFSET (7)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_OFFSET (6)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_OFFSET (5)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_OFFSET (4)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_OFFSET (3)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_MASK (0x1 << RTL8295_SDS0_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_OFFSET)

#define RTL8295_SDS0_TGR_STD_1_REG11_PAGE (277)
#define RTL8295_SDS0_TGR_STD_1_REG11_REG (19)
  #define RTL8295_SDS0_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG00_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG00_REG (16)
  #define RTL8295_SDS0_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG01_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG01_REG (17)
  #define RTL8295_SDS0_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG02_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG02_REG (18)
  #define RTL8295_SDS0_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG03_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG03_REG (19)
  #define RTL8295_SDS0_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG04_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG04_REG (20)
  #define RTL8295_SDS0_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG05_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG05_REG (21)
  #define RTL8295_SDS0_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG06_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG06_REG (22)
  #define RTL8295_SDS0_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG07_PAGE (304)
#define RTL8295_SDS0_TGR_STD_2_REG07_REG (23)
  #define RTL8295_SDS0_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG08_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG08_REG (16)
  #define RTL8295_SDS0_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG09_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG09_REG (17)
  #define RTL8295_SDS0_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG10_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG10_REG (18)
  #define RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_MASK (0x1 << RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_OFFSET)
  #define RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_MASK (0x1 << RTL8295_SDS0_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG11_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG11_REG (19)
  #define RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_OFFSET (1)
  #define RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_MASK (0x1 << RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_OFFSET)
  #define RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_MASK (0x1 << RTL8295_SDS0_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG12_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG12_REG (20)
  #define RTL8295_SDS0_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG13_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG13_REG (21)
  #define RTL8295_SDS0_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG14_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG14_REG (22)
  #define RTL8295_SDS0_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_OFFSET)

#define RTL8295_SDS0_TGR_STD_2_REG15_PAGE (305)
#define RTL8295_SDS0_TGR_STD_2_REG15_REG (23)
  #define RTL8295_SDS0_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_OFFSET (0)
  #define RTL8295_SDS0_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_MASK (0xFFFF << RTL8295_SDS0_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG00_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG00_REG (16)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_MASK (0x1F << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_MASK (0xF << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG01_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG01_REG (17)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_MASK (0x3F << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG02_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG02_REG (18)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG03_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG03_REG (19)
  #define RTL8295_SDS0_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_MASK (0x7FFF << RTL8295_SDS0_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG04_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG04_REG (20)
  #define RTL8295_SDS0_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG05_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG05_REG (21)
  #define RTL8295_SDS0_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_MASK (0x7FFF << RTL8295_SDS0_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG06_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG06_REG (22)
  #define RTL8295_SDS0_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG07_PAGE (280)
#define RTL8295_SDS0_TGR_PRO_0_REG07_REG (23)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS0_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG08_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG08_REG (16)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_MASK (0x7F << RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_MASK (0x7F << RTL8295_SDS0_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG09_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG09_REG (17)
  #define RTL8295_SDS0_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG10_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG10_REG (18)
  #define RTL8295_SDS0_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG11_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG11_REG (19)
  #define RTL8295_SDS0_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG12_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG12_REG (20)
  #define RTL8295_SDS0_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_MASK (0x3FFF << RTL8295_SDS0_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG13_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG13_REG (21)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_MASK (0x7 << RTL8295_SDS0_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG14_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG14_REG (22)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_CFG_TX_AM_OFF_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_CFG_TX_AM_OFF_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_CFG_TX_AM_OFF_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_CFG_RX_AM_OFF_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_CFG_RX_AM_OFF_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_CFG_RX_AM_OFF_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_AN_ENABLE_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_AN_ENABLE_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_USXG_AN_ENABLE_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_TX_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_TX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG14_USXG_INTF_TX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_MASK (0x1FF << RTL8295_SDS0_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG15_PAGE (281)
#define RTL8295_SDS0_TGR_PRO_0_REG15_REG (23)
  #define RTL8295_SDS0_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG16_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG16_REG (16)
  #define RTL8295_SDS0_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG17_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG17_REG (17)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_REG14_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_REG14_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_REG14_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_MASK (0xF << RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG18_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG18_REG (18)
  #define RTL8295_SDS0_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG19_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG19_REG (19)
  #define RTL8295_SDS0_TGR_PRO_0_REG19_CFG_AM0_M1_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG19_CFG_AM0_M1_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG19_CFG_AM0_M1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG19_CFG_AM0_M0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG19_CFG_AM0_M0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG19_CFG_AM0_M0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG20_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG20_REG (20)
  #define RTL8295_SDS0_TGR_PRO_0_REG20_CFG_AM1_M0_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG20_CFG_AM1_M0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG20_CFG_AM1_M0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG20_CFG_AM0_M2_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG20_CFG_AM0_M2_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG20_CFG_AM0_M2_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG21_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG21_REG (21)
  #define RTL8295_SDS0_TGR_PRO_0_REG21_CFG_AM1_M2_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG21_CFG_AM1_M2_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG21_CFG_AM1_M2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG21_CFG_AM1_M1_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG21_CFG_AM1_M1_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG21_CFG_AM1_M1_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG22_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG22_REG (22)
  #define RTL8295_SDS0_TGR_PRO_0_REG22_CFG_AM2_M1_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG22_CFG_AM2_M1_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG22_CFG_AM2_M1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG22_CFG_AM2_M0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG22_CFG_AM2_M0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG22_CFG_AM2_M0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG23_PAGE (282)
#define RTL8295_SDS0_TGR_PRO_0_REG23_REG (23)
  #define RTL8295_SDS0_TGR_PRO_0_REG23_CFG_AM3_M0_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG23_CFG_AM3_M0_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG23_CFG_AM3_M0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG23_CFG_AM2_M2_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG23_CFG_AM2_M2_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG23_CFG_AM2_M2_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG24_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG24_REG (16)
  #define RTL8295_SDS0_TGR_PRO_0_REG24_CFG_AM3_M2_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG24_CFG_AM3_M2_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG24_CFG_AM3_M2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG24_CFG_AM3_M1_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG24_CFG_AM3_M1_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG24_CFG_AM3_M1_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG25_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG25_REG (17)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_DFE_EN_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_DFE_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_DFE_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_LEQ_EN_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_LEQ_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_LEQ_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_SEL_PD_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_SEL_PD_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_SEL_PD_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_MASK (0x7 << RTL8295_SDS0_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG26_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG26_REG (18)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_REPLACE_FAIL_STS_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_REPLACE_FAIL_STS_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_REPLACE_FAIL_STS_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH3_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH2_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH1_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH0_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG26_CFG_SW_AN_CH0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG27_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG27_REG (19)
  #define RTL8295_SDS0_TGR_PRO_0_REG27_TGR_PRO_0_REG27_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG27_TGR_PRO_0_REG27_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG27_TGR_PRO_0_REG27_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG28_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG28_REG (20)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_AM_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG28_AM_ERR_CNT_MASK (0xFF << RTL8295_SDS0_TGR_PRO_0_REG28_AM_ERR_CNT_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG29_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG29_REG (21)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_TGR_PRO_0_REG29_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_TGR_PRO_0_REG29_MASK (0x7 << RTL8295_SDS0_TGR_PRO_0_REG29_TGR_PRO_0_REG29_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SW_AM_PD_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SW_AM_PD_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_SW_AM_PD_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_RX_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_RX_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_USXG_INTF_RX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_MASK (0x3 << RTL8295_SDS0_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_MASK (0x1 << RTL8295_SDS0_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SPD_INIT_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG29_SPD_INIT_MASK (0xF << RTL8295_SDS0_TGR_PRO_0_REG29_SPD_INIT_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG30_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG30_REG (22)
  #define RTL8295_SDS0_TGR_PRO_0_REG30_TGR_PRO_0_REG30_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG30_TGR_PRO_0_REG30_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG30_TGR_PRO_0_REG30_OFFSET)

#define RTL8295_SDS0_TGR_PRO_0_REG31_PAGE (283)
#define RTL8295_SDS0_TGR_PRO_0_REG31_REG (23)
  #define RTL8295_SDS0_TGR_PRO_0_REG31_TGR_PRO_0_REG31_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_0_REG31_TGR_PRO_0_REG31_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_0_REG31_TGR_PRO_0_REG31_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG00_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG00_REG (16)
  #define RTL8295_SDS0_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG01_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG01_REG (17)
  #define RTL8295_SDS0_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG02_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG02_REG (18)
  #define RTL8295_SDS0_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_MASK (0xFFF << RTL8295_SDS0_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG03_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG03_REG (19)
  #define RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_MASK (0x3FF << RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_MASK (0x1F << RTL8295_SDS0_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG04_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG04_REG (20)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_MASK (0x3 << RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_MASK (0x3 << RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_MASK (0x3F << RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG05_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG05_REG (21)
  #define RTL8295_SDS0_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG06_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG06_REG (22)
  #define RTL8295_SDS0_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG07_PAGE (284)
#define RTL8295_SDS0_TGR_PRO_1_REG07_REG (23)
  #define RTL8295_SDS0_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG08_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG08_REG (16)
  #define RTL8295_SDS0_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG09_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG09_REG (17)
  #define RTL8295_SDS0_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG10_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG10_REG (18)
  #define RTL8295_SDS0_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG11_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG11_REG (19)
  #define RTL8295_SDS0_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG12_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG12_REG (20)
  #define RTL8295_SDS0_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG13_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG13_REG (21)
  #define RTL8295_SDS0_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG13_CFG_IDLE_CH0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG13_CFG_IDLE_CH0_MASK (0x7F << RTL8295_SDS0_TGR_PRO_1_REG13_CFG_IDLE_CH0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG14_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG14_REG (22)
  #define RTL8295_SDS0_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG15_PAGE (285)
#define RTL8295_SDS0_TGR_PRO_1_REG15_REG (23)
  #define RTL8295_SDS0_TGR_PRO_1_REG15_CFG_SWAP_EN_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_1_REG15_CFG_SWAP_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG15_CFG_SWAP_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_MASK (0x3FF << RTL8295_SDS0_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG16_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG16_REG (16)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG17_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG17_REG (17)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_FIFO_RD_START_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_FIFO_RD_START_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_FIFO_RD_START_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_XMIT_ORG_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG18_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG18_REG (18)
  #define RTL8295_SDS0_TGR_PRO_1_REG18_CFG_USXG_RX_CFG_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG18_CFG_USXG_RX_CFG_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG18_CFG_USXG_RX_CFG_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG19_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG19_REG (19)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_MASK (0x7F << RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_SPD_CONV_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_SPD_CONV_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG19_SPD_CONV_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_MASK (0x3F << RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_USXG_AN_ENABLE_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_USXG_AN_ENABLE_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG19_USXG_AN_ENABLE_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG20_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG20_REG (20)
  #define RTL8295_SDS0_TGR_PRO_1_REG20_TGR_PRO_1_REG20_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG20_TGR_PRO_1_REG20_MASK (0x1F << RTL8295_SDS0_TGR_PRO_1_REG20_TGR_PRO_1_REG20_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG21_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG21_REG (21)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH1_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH1_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH1_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH1_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH2_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH2_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH2_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH2_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH3_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_LINK_UP_LL_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH3_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_HI_BER_LH_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH3_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_TX_LPI_LH_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH3_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG21_RX_LPI_LH_CH3_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG22_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG22_REG (22)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_ALIGN_OK_LL_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_ALIGN_OK_LL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_ALIGN_OK_LL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_HI_BER_ALI_LH_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG22_HI_BER_ALI_LH_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG22_HI_BER_ALI_LH_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG23_PAGE (286)
#define RTL8295_SDS0_TGR_PRO_1_REG23_REG (23)
  #define RTL8295_SDS0_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG24_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG24_REG (16)
  #define RTL8295_SDS0_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG25_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG25_REG (17)
  #define RTL8295_SDS0_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG26_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG26_REG (18)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH1_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH2_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH3_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG26_BLK_LOCK_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_SYM_DET_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_SYM_DET_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG26_SYM_DET_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_ALI_STATE_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG26_ALI_STATE_MASK (0xFF << RTL8295_SDS0_TGR_PRO_1_REG26_ALI_STATE_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG27_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG27_REG (19)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH1_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH1_MASK (0x7 << RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH2_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH2_MASK (0x7 << RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH3_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH3_MASK (0xF << RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_RG_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_ALI_RG_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_ALI_RG_MASK (0x3F << RTL8295_SDS0_TGR_PRO_1_REG27_BER_CNT_ALI_RG_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG28_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG28_REG (20)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH1_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH1_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH1_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH2_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH2_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH2_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH3_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH3_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_CH3_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_BLK_LOCK_ALI_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_BLK_LOCK_ALI_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG28_BLK_LOCK_ALI_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_ALI_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_ALI_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG28_HI_BER_ALI_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_BER_MON_CS_ALI_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_BER_MON_CS_ALI_MASK (0x1F << RTL8295_SDS0_TGR_PRO_1_REG28_BER_MON_CS_ALI_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_LOCK_CS_ALI_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG28_LOCK_CS_ALI_MASK (0x1F << RTL8295_SDS0_TGR_PRO_1_REG28_LOCK_CS_ALI_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG29_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG29_REG (21)
  #define RTL8295_SDS0_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG30_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG30_REG (22)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI0_RXC_OFFSET (15)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI0_RXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI0_RXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI1_RXC_OFFSET (14)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI1_RXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI1_RXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI2_RXC_OFFSET (13)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI2_RXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI2_RXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI3_RXC_OFFSET (12)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI3_RXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI3_RXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI0_TXC_OFFSET (11)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI0_TXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI0_TXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI1_TXC_OFFSET (10)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI1_TXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI1_TXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI2_TXC_OFFSET (9)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI2_TXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI2_TXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI3_TXC_OFFSET (8)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI3_TXC_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_GLI3_TXC_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_322_OFFSET (7)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_322_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_322_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_322_OFFSET (6)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_322_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_322_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_312P5_OFFSET (5)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_312P5_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_312P5_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_312P5_OFFSET (4)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_312P5_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_312P5_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_156P25_OFFSET (3)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_156P25_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKWR_156P25_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_156P25_OFFSET (2)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_156P25_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_CLKRD_156P25_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_OFFSET (1)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_OFFSET)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_MASK (0x1 << RTL8295_SDS0_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_OFFSET)

#define RTL8295_SDS0_TGR_PRO_1_REG31_PAGE (287)
#define RTL8295_SDS0_TGR_PRO_1_REG31_REG (23)
  #define RTL8295_SDS0_TGR_PRO_1_REG31_QHSG_DBGO_OFFSET (0)
  #define RTL8295_SDS0_TGR_PRO_1_REG31_QHSG_DBGO_MASK (0xFFFF << RTL8295_SDS0_TGR_PRO_1_REG31_QHSG_DBGO_OFFSET)

#define RTL8295_SDS0_WDIG_REG00_PAGE (380)
#define RTL8295_SDS0_WDIG_REG00_REG (16)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS0_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS0_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS0_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS0_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS0_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS0_WDIG_REG01_PAGE (380)
#define RTL8295_SDS0_WDIG_REG01_REG (17)
  #define RTL8295_SDS0_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS0_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS0_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS0_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS0_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS0_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS0_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS0_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS0_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS0_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS0_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS0_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS0_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS0_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS0_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS0_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS0_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS0_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS0_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS0_WDIG_REG02_PAGE (380)
#define RTL8295_SDS0_WDIG_REG02_REG (18)
  #define RTL8295_SDS0_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS0_WDIG_REG03_PAGE (380)
#define RTL8295_SDS0_WDIG_REG03_REG (19)
  #define RTL8295_SDS0_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS0_WDIG_REG04_PAGE (380)
#define RTL8295_SDS0_WDIG_REG04_REG (20)
  #define RTL8295_SDS0_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS0_WDIG_REG05_PAGE (380)
#define RTL8295_SDS0_WDIG_REG05_REG (21)
  #define RTL8295_SDS0_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS0_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS0_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS0_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS0_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS0_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS0_WDIG_REG06_PAGE (380)
#define RTL8295_SDS0_WDIG_REG06_REG (22)
  #define RTL8295_SDS0_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS0_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS0_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS0_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS0_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS0_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS0_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS0_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS0_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS0_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS0_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS0_WDIG_REG07_PAGE (380)
#define RTL8295_SDS0_WDIG_REG07_REG (23)
  #define RTL8295_SDS0_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS0_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS0_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS0_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS0_WDIG_REG08_PAGE (381)
#define RTL8295_SDS0_WDIG_REG08_REG (16)
  #define RTL8295_SDS0_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS0_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS0_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS0_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS0_WDIG_REG09_PAGE (381)
#define RTL8295_SDS0_WDIG_REG09_REG (17)
  #define RTL8295_SDS0_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS0_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS0_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS0_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS0_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS0_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS0_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS0_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS0_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS0_WDIG_REG10_PAGE (381)
#define RTL8295_SDS0_WDIG_REG10_REG (18)
  #define RTL8295_SDS0_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS0_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS0_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS0_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS0_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS0_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS0_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS0_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS0_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS0_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS0_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS0_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS0_WDIG_REG11_PAGE (381)
#define RTL8295_SDS0_WDIG_REG11_REG (19)
  #define RTL8295_SDS0_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS0_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS0_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS0_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS0_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS0_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS0_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS0_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS0_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS0_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS0_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS0_WDIG_REG12_PAGE (381)
#define RTL8295_SDS0_WDIG_REG12_REG (20)
  #define RTL8295_SDS0_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS0_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS0_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS0_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS0_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS0_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS0_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS0_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS0_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS0_WDIG_REG13_PAGE (381)
#define RTL8295_SDS0_WDIG_REG13_REG (21)
  #define RTL8295_SDS0_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS0_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS0_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS0_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS0_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS0_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS0_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS0_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS0_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS0_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS0_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS0_WDIG_REG14_PAGE (381)
#define RTL8295_SDS0_WDIG_REG14_REG (22)
  #define RTL8295_SDS0_WDIG_REG14_DATA_IN_1504_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG14_DATA_IN_1504_MASK (0xFFF << RTL8295_SDS0_WDIG_REG14_DATA_IN_1504_OFFSET)
  #define RTL8295_SDS0_WDIG_REG14_WIRE_SEL_OFFSET (3)
  #define RTL8295_SDS0_WDIG_REG14_WIRE_SEL_MASK (0x1 << RTL8295_SDS0_WDIG_REG14_WIRE_SEL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG14_RO_SEL_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG14_RO_SEL_MASK (0x7 << RTL8295_SDS0_WDIG_REG14_RO_SEL_OFFSET)

#define RTL8295_SDS0_WDIG_REG15_PAGE (381)
#define RTL8295_SDS0_WDIG_REG15_REG (23)
  #define RTL8295_SDS0_WDIG_REG15_WDIG_REG15_OFFSET (14)
  #define RTL8295_SDS0_WDIG_REG15_WDIG_REG15_MASK (0x3 << RTL8295_SDS0_WDIG_REG15_WDIG_REG15_OFFSET)
  #define RTL8295_SDS0_WDIG_REG15_FRC_10GR_FAULT_VAL_OFFSET (13)
  #define RTL8295_SDS0_WDIG_REG15_FRC_10GR_FAULT_VAL_MASK (0x1 << RTL8295_SDS0_WDIG_REG15_FRC_10GR_FAULT_VAL_OFFSET)
  #define RTL8295_SDS0_WDIG_REG15_FRC_10GR_FAULT_ON_OFFSET (12)
  #define RTL8295_SDS0_WDIG_REG15_FRC_10GR_FAULT_ON_MASK (0x1 << RTL8295_SDS0_WDIG_REG15_FRC_10GR_FAULT_ON_OFFSET)
  #define RTL8295_SDS0_WDIG_REG15_WDIG_REG15_1109_OFFSET (9)
  #define RTL8295_SDS0_WDIG_REG15_WDIG_REG15_1109_MASK (0x7 << RTL8295_SDS0_WDIG_REG15_WDIG_REG15_1109_OFFSET)
  #define RTL8295_SDS0_WDIG_REG15_SPEED_EN_OFFSET (8)
  #define RTL8295_SDS0_WDIG_REG15_SPEED_EN_MASK (0x1 << RTL8295_SDS0_WDIG_REG15_SPEED_EN_OFFSET)
  #define RTL8295_SDS0_WDIG_REG15_DATA_IN_1916_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG15_DATA_IN_1916_MASK (0xFF << RTL8295_SDS0_WDIG_REG15_DATA_IN_1916_OFFSET)

#define RTL8295_SDS0_WDIG_REG16_PAGE (382)
#define RTL8295_SDS0_WDIG_REG16_REG (16)
  #define RTL8295_SDS0_WDIG_REG16_DOUT_EYE_XOR_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG16_DOUT_EYE_XOR_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG16_DOUT_EYE_XOR_OFFSET)

#define RTL8295_SDS0_WDIG_REG17_PAGE (382)
#define RTL8295_SDS0_WDIG_REG17_REG (17)
  #define RTL8295_SDS0_WDIG_REG17_COUNT_OUT_1500_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG17_COUNT_OUT_1500_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG17_COUNT_OUT_1500_OFFSET)

#define RTL8295_SDS0_WDIG_REG18_PAGE (382)
#define RTL8295_SDS0_WDIG_REG18_REG (18)
  #define RTL8295_SDS0_WDIG_REG18_WDIG_REG18_OFFSET (6)
  #define RTL8295_SDS0_WDIG_REG18_WDIG_REG18_MASK (0x3FF << RTL8295_SDS0_WDIG_REG18_WDIG_REG18_OFFSET)
  #define RTL8295_SDS0_WDIG_REG18_WSORT_GO_OFFSET (5)
  #define RTL8295_SDS0_WDIG_REG18_WSORT_GO_MASK (0x1 << RTL8295_SDS0_WDIG_REG18_WSORT_GO_OFFSET)
  #define RTL8295_SDS0_WDIG_REG18_READY_OFFSET (4)
  #define RTL8295_SDS0_WDIG_REG18_READY_MASK (0x1 << RTL8295_SDS0_WDIG_REG18_READY_OFFSET)
  #define RTL8295_SDS0_WDIG_REG18_COUNT_OUT_1916_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG18_COUNT_OUT_1916_MASK (0xF << RTL8295_SDS0_WDIG_REG18_COUNT_OUT_1916_OFFSET)

#define RTL8295_SDS0_WDIG_REG19_PAGE (382)
#define RTL8295_SDS0_WDIG_REG19_REG (19)
  #define RTL8295_SDS0_WDIG_REG19_WDIG_REG19_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG19_WDIG_REG19_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG19_WDIG_REG19_OFFSET)

#define RTL8295_SDS0_WDIG_REG20_PAGE (382)
#define RTL8295_SDS0_WDIG_REG20_REG (20)
  #define RTL8295_SDS0_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS0_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS0_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS0_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS0_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS0_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS0_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS0_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS0_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS0_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS0_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS0_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS0_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS0_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS0_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS0_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS0_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS0_WDIG_REG21_PAGE (382)
#define RTL8295_SDS0_WDIG_REG21_REG (21)
  #define RTL8295_SDS0_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS0_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS0_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG00_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG01_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS0_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS0_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG02_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG03_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS0_ANA_MISC_REG03_ANA_MISC_03_1502_OFFSET (13)
  #define RTL8295_SDS0_ANA_MISC_REG03_ANA_MISC_03_1502_MASK (0x7 << RTL8295_SDS0_ANA_MISC_REG03_ANA_MISC_03_1502_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_DFE_EN_ORG_OFFSET (12)
  #define RTL8295_SDS0_ANA_MISC_REG03_DFE_EN_ORG_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_DFE_EN_ORG_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_LEQ_EN_ORG_OFFSET (11)
  #define RTL8295_SDS0_ANA_MISC_REG03_LEQ_EN_ORG_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_LEQ_EN_ORG_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_DFE_EN_DLY_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_MISC_REG03_DFE_EN_DLY_SEL_MASK (0x3 << RTL8295_SDS0_ANA_MISC_REG03_DFE_EN_DLY_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_RX_DATA_EN_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_MISC_REG03_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_RXIDLE_D_ON_OFFSET (6)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_RXIDLE_D_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_RXIDLE_D_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_DFE_EN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_DFE_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_DFE_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_DFE_EN_ON_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_DFE_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_DFE_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_LEQ_EN_VAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_LEQ_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_LEQ_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_LEQ_EN_ON_OFFSET (2)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_LEQ_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_LEQ_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG04_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS0_ANA_MISC_REG04_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG04_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG04_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG05_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS0_ANA_MISC_REG05_ANA_MISC_05_1514_OFFSET (14)
  #define RTL8295_SDS0_ANA_MISC_REG05_ANA_MISC_05_1514_MASK (0x3 << RTL8295_SDS0_ANA_MISC_REG05_ANA_MISC_05_1514_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_VTH_STEP_OFFSET (12)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_VTH_STEP_MASK (0x3 << RTL8295_SDS0_ANA_MISC_REG05_REG_VTH_STEP_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_EN_ST_STEP_OFFSET (10)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_EN_ST_STEP_MASK (0x3 << RTL8295_SDS0_ANA_MISC_REG05_REG_EN_ST_STEP_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_EYE_REF_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_MISC_REG05_REG_EYE_REF_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_EYE_PI_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG05_REG_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_MISC_REG05_REG_EYE_PI_EN_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG06_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_1509_OFFSET (9)
  #define RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_1509_MASK (0x7F << RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_1509_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS0_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_07_OFFSET (7)
  #define RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_07_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_07_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG06_CK_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_MISC_REG06_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG06_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_05_OFFSET (5)
  #define RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_05_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG06_ANA_MISC_RG06_05_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG06_EYE_SCAN_EN_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG06_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG06_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG06_REG_VTH_INTERVAL_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG06_REG_VTH_INTERVAL_MASK (0xF << RTL8295_SDS0_ANA_MISC_REG06_REG_VTH_INTERVAL_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG07_PAGE (384)
#define RTL8295_SDS0_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS0_ANA_MISC_REG07_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG07_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG07_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG08_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS0_ANA_MISC_REG08_ANA_MISC_08_1511_OFFSET (11)
  #define RTL8295_SDS0_ANA_MISC_REG08_ANA_MISC_08_1511_MASK (0x1F << RTL8295_SDS0_ANA_MISC_REG08_ANA_MISC_08_1511_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG08_EYE_SCORE_VALID_OFFSET (10)
  #define RTL8295_SDS0_ANA_MISC_REG08_EYE_SCORE_VALID_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG08_EYE_SCORE_VALID_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG08_EYE_REF_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG08_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_MISC_REG08_EYE_REF_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG08_EYE_PI_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG08_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_MISC_REG08_EYE_PI_EN_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG09_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS0_ANA_MISC_REG09_ANA_MISC_09_1508_OFFSET (8)
  #define RTL8295_SDS0_ANA_MISC_REG09_ANA_MISC_09_1508_MASK (0xFF << RTL8295_SDS0_ANA_MISC_REG09_ANA_MISC_09_1508_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG09_EYE_SCORE_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG09_EYE_SCORE_MASK (0xFF << RTL8295_SDS0_ANA_MISC_REG09_EYE_SCORE_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG10_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS0_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG11_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS0_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG12_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS0_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG13_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS0_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG14_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS0_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG15_PAGE (385)
#define RTL8295_SDS0_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS0_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG16_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS0_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG17_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS0_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG18_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS0_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG19_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS0_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG20_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS0_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG21_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS0_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG22_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS0_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG23_PAGE (386)
#define RTL8295_SDS0_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS0_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG24_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS0_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG25_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS0_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG26_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS0_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG27_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS0_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG28_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS0_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG29_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS0_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG30_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS0_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS0_ANA_MISC_REG31_PAGE (387)
#define RTL8295_SDS0_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS0_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS0_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS0_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG00_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG00_REG (16)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_OFFSET (15)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_OFFSET (14)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_OFFSET (13)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_OFFSET (12)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_TESTEN_OFFSET (5)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_TESTEN_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_TESTEN_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_MASK (0x1F << RTL8295_SDS0_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG01_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG01_REG (17)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_OFFSET (13)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_OFFSET (10)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_OFFSET (9)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VCP_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VCP_SEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VCP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_OFFSET (5)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_OFFSET (2)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_fld_isolation_OFFSET (1)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_fld_isolation_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG01_REG_LCCMU_fld_isolation_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_RGCMU_SEL_VCO_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG01_REG_RGCMU_SEL_VCO_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG01_REG_RGCMU_SEL_VCO_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG02_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG02_REG (18)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_OFFSET (15)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_F390K_OFFSET (13)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_F390K_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_F390K_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME0_CK_OFFSET (10)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME0_CK_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME0_CK_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_OFFSET (8)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_OFFSET (6)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_adp_time_OFFSET (3)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_adp_time_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_adp_time_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_auto_mode_OFFSET (2)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_auto_mode_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_auto_mode_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_calib_manual_OFFSET (1)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_calib_manual_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_calib_manual_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_cp_en_manual_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_cp_en_manual_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG02_REG_LCCMU_cp_en_manual_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG03_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG03_REG (19)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_calib_time_OFFSET (13)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_calib_time_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_calib_time_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_cp_time_OFFSET (10)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_cp_time_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_cp_time_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_vco_coarse_OFFSET (5)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_vco_coarse_MASK (0x1F << RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_vco_coarse_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_init_time_OFFSET (2)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_init_time_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG03_REG_LCCMU_init_time_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_OFFSET (1)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG04_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG04_REG (20)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_EN_TEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_SINGVCO_OFFSET (14)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_SINGVCO_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_SINGVCO_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_OFFSET (11)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_OFFSET (8)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_DLY_EN_OFFSET (7)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_DLY_EN_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_DLY_EN_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_CLK_RDY_OFFSET (4)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_CLK_RDY_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG04_REG_RGCMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_OFFSET (3)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_BG_LC_SEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_COM_REG04_REG_BG_LC_SEL_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG04_REG_BG_LC_SEL_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG05_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG05_REG (21)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_TX_EN_TEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG05_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_NADJR_OFFSET (11)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS0_ANA_COM_REG05_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_NAUTO_K_OFFSET (10)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG05_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_PADJR_OFFSET (6)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS0_ANA_COM_REG05_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_PAUTO_K_OFFSET (5)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG05_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_CKREFBUF_CML_I_OFFSET (2)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_CKREFBUF_CML_I_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG05_REG_CKREFBUF_CML_I_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_CKREFBUF_CML_R_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG05_REG_CKREFBUF_CML_R_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG05_REG_CKREFBUF_CML_R_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG06_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG06_REG (22)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CKREFBUF_D2S_I_OFFSET (14)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CKREFBUF_D2S_I_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG06_REG_CKREFBUF_D2S_I_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CKREF_FREQ_SEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CML_SEL_R_OFFSET (12)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CML_SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_CML_SEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_OFFSET (10)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_OFFSET (9)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_OFFSET (8)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_OFFSET (7)
  #define RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG0_XOR_OUT_OFFSET (1)
  #define RTL8295_SDS0_ANA_COM_REG06_REG0_XOR_OUT_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG0_XOR_OUT_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG06_REG0_ZERO_OUT_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG06_REG0_ZERO_OUT_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG06_REG0_ZERO_OUT_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG07_PAGE (388)
#define RTL8295_SDS0_ANA_COM_REG07_REG (23)
  #define RTL8295_SDS0_ANA_COM_REG07_REG0_RESERVED_3116_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG07_REG0_RESERVED_3116_MASK (0xFFFF << RTL8295_SDS0_ANA_COM_REG07_REG0_RESERVED_3116_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG08_PAGE (389)
#define RTL8295_SDS0_ANA_COM_REG08_REG (16)
  #define RTL8295_SDS0_ANA_COM_REG08_REG_RX_Z0TUNESEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_COM_REG08_REG_RX_Z0TUNESEL_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG08_REG_RX_Z0TUNESEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_TX_LA_IBXSEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_TX_LA_IBXSEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG08_REG0_TX_LA_IBXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_TX_Z0SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_TX_Z0SEL_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG08_REG0_TX_Z0SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_RX_Z0SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_RX_Z0SEL_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG08_REG0_RX_Z0SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_VTH_INTERVAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_VTH_INTERVAL_MASK (0xF << RTL8295_SDS0_ANA_COM_REG08_REG0_VTH_INTERVAL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_VTH_STEP_OFFSET (3)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_VTH_STEP_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG08_REG0_VTH_STEP_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_ICOEF_ADJ_OFFSET (1)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_ICOEF_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG08_REG0_ICOEF_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_RX_EN_INITIAL_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG08_REG0_RX_EN_INITIAL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG08_REG0_RX_EN_INITIAL_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG09_PAGE (389)
#define RTL8295_SDS0_ANA_COM_REG09_REG (17)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_CLK_TEST_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_CLK_TEST_MODE_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG09_REG0_CLK_TEST_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_EYE_SCANNER_CK_SEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_EYE_SCANNER_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG09_REG0_EYE_SCANNER_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_RX_DCC_OFFSET (11)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_RX_DCC_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG09_REG0_RX_DCC_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_EN_ST_STEP_OFFSET (9)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_EN_ST_STEP_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG09_REG0_EN_ST_STEP_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_DFE_REF_TRIM_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_DFE_REF_TRIM_SEL_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG09_REG0_DFE_REF_TRIM_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG_TX_Z0TUNESEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_COM_REG09_REG_TX_Z0TUNESEL_MASK (0x3 << RTL8295_SDS0_ANA_COM_REG09_REG_TX_Z0TUNESEL_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_CMFB_VREF_OFFSET (3)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_CMFB_VREF_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG09_REG0_CMFB_VREF_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_TX_DCC_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG09_REG0_TX_DCC_MASK (0x7 << RTL8295_SDS0_ANA_COM_REG09_REG0_TX_DCC_OFFSET)

#define RTL8295_SDS0_ANA_COM_REG10_PAGE (389)
#define RTL8295_SDS0_ANA_COM_REG10_REG (18)
  #define RTL8295_SDS0_ANA_COM_REG10_REG0_EYE_SCORE_VALID_OFFSET (8)
  #define RTL8295_SDS0_ANA_COM_REG10_REG0_EYE_SCORE_VALID_MASK (0x1 << RTL8295_SDS0_ANA_COM_REG10_REG0_EYE_SCORE_VALID_OFFSET)
  #define RTL8295_SDS0_ANA_COM_REG10_REG0_EYE_SCORE_OFFSET (0)
  #define RTL8295_SDS0_ANA_COM_REG10_REG0_EYE_SCORE_MASK (0xFF << RTL8295_SDS0_ANA_COM_REG10_REG0_EYE_SCORE_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG00_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_1P25G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG01_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS0_ANA_SPD_1P25G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG02_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG03_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG04_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG05_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG06_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG07_PAGE (400)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG08_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG09_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_1P25G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG10_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_1P25G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG11_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG12_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS0_ANA_SPD_1P25G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG13_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG14_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG15_PAGE (401)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_1P25G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG16_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG17_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG18_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG19_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG20_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG21_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG22_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG23_PAGE (402)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG24_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG25_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG26_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG27_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG28_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG29_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG30_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_REG31_PAGE (403)
#define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_PAGE (404)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_PAGE (405)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_PAGE (406)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG31_PAGE (407)
#define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_1P25G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG00_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_3P125G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG01_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS0_ANA_SPD_3P125G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG02_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG03_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG04_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG05_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG06_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG07_PAGE (416)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG08_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG09_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_3P125G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG10_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_3P125G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG11_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG12_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS0_ANA_SPD_3P125G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG13_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG14_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG15_PAGE (417)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_3P125G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG16_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG17_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG18_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG19_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG20_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG21_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG22_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG23_PAGE (418)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG24_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG25_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG26_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG27_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG28_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG29_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG30_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_REG31_PAGE (419)
#define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_PAGE (420)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_PAGE (421)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_PAGE (422)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG31_PAGE (423)
#define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_3P125G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG00_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_5G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG01_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS0_ANA_SPD_5G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG02_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG03_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG04_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG05_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG06_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG07_PAGE (424)
#define RTL8295_SDS0_ANA_SPD_5G_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG08_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG09_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_5G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG10_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_5G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG11_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG12_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS0_ANA_SPD_5G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG13_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG14_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG15_PAGE (425)
#define RTL8295_SDS0_ANA_SPD_5G_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_5G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG16_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG17_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG18_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG19_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG20_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG21_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG22_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG23_PAGE (426)
#define RTL8295_SDS0_ANA_SPD_5G_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG24_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG25_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG26_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG27_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_5G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG28_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG29_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG30_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_REG31_PAGE (427)
#define RTL8295_SDS0_ANA_SPD_5G_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_PAGE (428)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_PAGE (429)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_PAGE (430)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_5G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG31_PAGE (431)
#define RTL8295_SDS0_ANA_SPD_5G_EXT_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_5G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_5G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG00_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_6G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG01_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS0_ANA_SPD_6G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG02_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG03_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG04_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG05_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG06_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG07_PAGE (464)
#define RTL8295_SDS0_ANA_SPD_6G_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG08_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG09_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_6G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG10_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_6G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG11_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG12_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS0_ANA_SPD_6G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG13_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG14_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG15_PAGE (465)
#define RTL8295_SDS0_ANA_SPD_6G_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_6G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG16_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG17_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG18_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG19_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG20_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG21_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG22_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG23_PAGE (466)
#define RTL8295_SDS0_ANA_SPD_6G_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG24_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG25_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG26_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG27_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_6G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG28_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG29_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG30_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_REG31_PAGE (467)
#define RTL8295_SDS0_ANA_SPD_6G_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_PAGE (468)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_PAGE (469)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_PAGE (470)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_6G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG31_PAGE (471)
#define RTL8295_SDS0_ANA_SPD_6G_EXT_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_6G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_6G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_10P3125G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS0_ANA_SPD_10P3125G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_PAGE (440)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG09_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_10P3125G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG10_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_10P3125G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS0_ANA_SPD_10P3125G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_PAGE (441)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_10P3125G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_PAGE (442)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG27_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_PAGE (443)
#define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_PAGE (444)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_PAGE (445)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_PAGE (446)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG (16)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG (17)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG (18)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG (19)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG (20)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG (21)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG (22)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG31_PAGE (447)
#define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG31_REG (23)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS0_ANA_SPD_10P3125G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

/*
 * Feature: SDS1
 */
#define RTL8295_SDS1_SDS_REG00_PAGE (768)
#define RTL8295_SDS1_SDS_REG00_REG (16)
  #define RTL8295_SDS1_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS1_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS1_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS1_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS1_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS1_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS1_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS1_SDS_REG01_PAGE (768)
#define RTL8295_SDS1_SDS_REG01_REG (17)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS1_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS1_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS1_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS1_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS1_SDS_REG02_PAGE (768)
#define RTL8295_SDS1_SDS_REG02_REG (18)
  #define RTL8295_SDS1_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS1_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS1_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS1_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS1_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS1_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS1_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS1_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS1_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS1_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS1_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS1_SDS_REG03_PAGE (768)
#define RTL8295_SDS1_SDS_REG03_REG (19)
  #define RTL8295_SDS1_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS1_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS1_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS1_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS1_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS1_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS1_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS1_SDS_REG04_PAGE (768)
#define RTL8295_SDS1_SDS_REG04_REG (20)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS1_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS1_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS1_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS1_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS1_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS1_SDS_REG05_PAGE (768)
#define RTL8295_SDS1_SDS_REG05_REG (21)
  #define RTL8295_SDS1_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS1_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS1_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS1_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS1_SDS_REG06_PAGE (768)
#define RTL8295_SDS1_SDS_REG06_REG (22)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS1_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS1_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS1_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS1_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS1_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS1_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS1_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS1_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS1_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS1_SDS_REG07_PAGE (768)
#define RTL8295_SDS1_SDS_REG07_REG (23)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS1_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS1_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS1_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS1_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS1_SDS_REG08_PAGE (769)
#define RTL8295_SDS1_SDS_REG08_REG (16)
  #define RTL8295_SDS1_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS1_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS1_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS1_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS1_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS1_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS1_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS1_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS1_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS1_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS1_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS1_SDS_REG09_PAGE (769)
#define RTL8295_SDS1_SDS_REG09_REG (17)
  #define RTL8295_SDS1_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS1_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS1_SDS_REG10_PAGE (769)
#define RTL8295_SDS1_SDS_REG10_REG (18)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS1_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS1_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS1_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS1_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS1_SDS_REG11_PAGE (769)
#define RTL8295_SDS1_SDS_REG11_REG (19)
  #define RTL8295_SDS1_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS1_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS1_SDS_REG12_PAGE (769)
#define RTL8295_SDS1_SDS_REG12_REG (20)
  #define RTL8295_SDS1_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS1_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS1_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS1_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS1_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS1_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS1_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS1_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS1_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS1_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS1_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS1_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS1_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS1_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS1_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS1_SDS_REG13_PAGE (769)
#define RTL8295_SDS1_SDS_REG13_REG (21)
  #define RTL8295_SDS1_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS1_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS1_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS1_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS1_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS1_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS1_SDS_REG14_PAGE (769)
#define RTL8295_SDS1_SDS_REG14_REG (22)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS1_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS1_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS1_SDS_REG15_PAGE (769)
#define RTL8295_SDS1_SDS_REG15_REG (23)
  #define RTL8295_SDS1_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS1_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS1_SDS_REG16_PAGE (770)
#define RTL8295_SDS1_SDS_REG16_REG (16)
  #define RTL8295_SDS1_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS1_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS1_SDS_REG17_PAGE (770)
#define RTL8295_SDS1_SDS_REG17_REG (17)
  #define RTL8295_SDS1_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS1_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS1_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS1_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS1_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS1_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS1_SDS_REG18_PAGE (770)
#define RTL8295_SDS1_SDS_REG18_REG (18)
  #define RTL8295_SDS1_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS1_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS1_SDS_REG19_PAGE (770)
#define RTL8295_SDS1_SDS_REG19_REG (19)
  #define RTL8295_SDS1_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS1_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS1_SDS_REG20_PAGE (770)
#define RTL8295_SDS1_SDS_REG20_REG (20)
  #define RTL8295_SDS1_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS1_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS1_SDS_REG21_PAGE (770)
#define RTL8295_SDS1_SDS_REG21_REG (21)
  #define RTL8295_SDS1_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS1_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS1_SDS_REG22_PAGE (770)
#define RTL8295_SDS1_SDS_REG22_REG (22)
  #define RTL8295_SDS1_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS1_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS1_SDS_REG23_PAGE (770)
#define RTL8295_SDS1_SDS_REG23_REG (23)
  #define RTL8295_SDS1_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS1_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS1_SDS_REG24_PAGE (771)
#define RTL8295_SDS1_SDS_REG24_REG (16)
  #define RTL8295_SDS1_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS1_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS1_SDS_REG25_PAGE (771)
#define RTL8295_SDS1_SDS_REG25_REG (17)
  #define RTL8295_SDS1_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS1_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS1_SDS_REG26_PAGE (771)
#define RTL8295_SDS1_SDS_REG26_REG (18)
  #define RTL8295_SDS1_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS1_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS1_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS1_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS1_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS1_SDS_REG27_PAGE (771)
#define RTL8295_SDS1_SDS_REG27_REG (19)
  #define RTL8295_SDS1_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS1_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS1_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS1_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS1_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS1_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS1_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS1_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS1_SDS_REG28_PAGE (771)
#define RTL8295_SDS1_SDS_REG28_REG (20)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS1_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS1_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS1_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS1_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS1_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS1_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS1_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS1_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS1_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS1_SDS_REG29_PAGE (771)
#define RTL8295_SDS1_SDS_REG29_REG (21)
  #define RTL8295_SDS1_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS1_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS1_SDS_REG30_PAGE (771)
#define RTL8295_SDS1_SDS_REG30_REG (22)
  #define RTL8295_SDS1_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS1_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS1_SDS_REG31_PAGE (771)
#define RTL8295_SDS1_SDS_REG31_REG (23)
  #define RTL8295_SDS1_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS1_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS1_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG00_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS1_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG01_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG02_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS1_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG03_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS1_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG04_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS1_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG05_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS1_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG06_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS1_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG07_PAGE (772)
#define RTL8295_SDS1_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG08_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS1_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG09_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG10_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS1_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG11_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG12_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS1_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG13_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS1_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG14_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG15_PAGE (773)
#define RTL8295_SDS1_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS1_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG16_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS1_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG17_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS1_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG18_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS1_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG19_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS1_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS1_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG20_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG21_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS1_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG22_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS1_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG23_PAGE (774)
#define RTL8295_SDS1_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS1_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG24_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS1_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG25_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS1_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG26_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG27_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS1_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG28_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS1_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS1_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG29_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS1_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG30_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS1_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS1_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS1_SDS_EXT_REG31_PAGE (775)
#define RTL8295_SDS1_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS1_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS1_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS1_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS1_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS1_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS1_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS1_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS1_FIB_REG00_PAGE (776)
#define RTL8295_SDS1_FIB_REG00_REG (16)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS1_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS1_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS1_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS1_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS1_FIB_REG01_PAGE (776)
#define RTL8295_SDS1_FIB_REG01_REG (17)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS1_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS1_FIB_REG02_PAGE (776)
#define RTL8295_SDS1_FIB_REG02_REG (18)
  #define RTL8295_SDS1_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS1_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS1_FIB_REG03_PAGE (776)
#define RTL8295_SDS1_FIB_REG03_REG (19)
  #define RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS1_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS1_FIB_REG04_PAGE (776)
#define RTL8295_SDS1_FIB_REG04_REG (20)
  #define RTL8295_SDS1_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS1_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS1_FIB_REG05_PAGE (776)
#define RTL8295_SDS1_FIB_REG05_REG (21)
  #define RTL8295_SDS1_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS1_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS1_FIB_REG06_PAGE (776)
#define RTL8295_SDS1_FIB_REG06_REG (22)
  #define RTL8295_SDS1_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS1_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS1_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS1_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS1_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS1_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS1_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS1_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS1_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS1_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS1_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS1_FIB_REG07_PAGE (776)
#define RTL8295_SDS1_FIB_REG07_REG (23)
  #define RTL8295_SDS1_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS1_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS1_FIB_REG08_PAGE (777)
#define RTL8295_SDS1_FIB_REG08_REG (16)
  #define RTL8295_SDS1_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS1_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS1_FIB_REG09_PAGE (777)
#define RTL8295_SDS1_FIB_REG09_REG (17)
  #define RTL8295_SDS1_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS1_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS1_FIB_REG10_PAGE (777)
#define RTL8295_SDS1_FIB_REG10_REG (18)
  #define RTL8295_SDS1_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS1_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS1_FIB_REG11_PAGE (777)
#define RTL8295_SDS1_FIB_REG11_REG (19)
  #define RTL8295_SDS1_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS1_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS1_FIB_REG12_PAGE (777)
#define RTL8295_SDS1_FIB_REG12_REG (20)
  #define RTL8295_SDS1_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS1_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS1_FIB_REG13_PAGE (777)
#define RTL8295_SDS1_FIB_REG13_REG (21)
  #define RTL8295_SDS1_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS1_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS1_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS1_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS1_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS1_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS1_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS1_FIB_REG14_PAGE (777)
#define RTL8295_SDS1_FIB_REG14_REG (22)
  #define RTL8295_SDS1_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS1_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS1_FIB_REG15_PAGE (777)
#define RTL8295_SDS1_FIB_REG15_REG (23)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS1_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS1_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS1_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS1_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS1_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS1_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS1_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS1_FIB_REG16_PAGE (778)
#define RTL8295_SDS1_FIB_REG16_REG (16)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS1_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS1_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS1_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS1_FIB_REG17_PAGE (778)
#define RTL8295_SDS1_FIB_REG17_REG (17)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS1_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS1_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS1_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS1_FIB_REG18_PAGE (778)
#define RTL8295_SDS1_FIB_REG18_REG (18)
  #define RTL8295_SDS1_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS1_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS1_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS1_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS1_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS1_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS1_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS1_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS1_FIB_REG19_PAGE (778)
#define RTL8295_SDS1_FIB_REG19_REG (19)
  #define RTL8295_SDS1_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS1_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS1_FIB_REG20_PAGE (778)
#define RTL8295_SDS1_FIB_REG20_REG (20)
  #define RTL8295_SDS1_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS1_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS1_FIB_REG21_PAGE (778)
#define RTL8295_SDS1_FIB_REG21_REG (21)
  #define RTL8295_SDS1_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS1_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS1_FIB_REG22_PAGE (778)
#define RTL8295_SDS1_FIB_REG22_REG (22)
  #define RTL8295_SDS1_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS1_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS1_FIB_REG23_PAGE (778)
#define RTL8295_SDS1_FIB_REG23_REG (23)
  #define RTL8295_SDS1_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS1_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS1_FIB_REG24_PAGE (779)
#define RTL8295_SDS1_FIB_REG24_REG (16)
  #define RTL8295_SDS1_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS1_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS1_FIB_REG25_PAGE (779)
#define RTL8295_SDS1_FIB_REG25_REG (17)
  #define RTL8295_SDS1_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS1_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS1_FIB_REG26_PAGE (779)
#define RTL8295_SDS1_FIB_REG26_REG (18)
  #define RTL8295_SDS1_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS1_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS1_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS1_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS1_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS1_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS1_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS1_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS1_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS1_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS1_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS1_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS1_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS1_FIB_REG27_PAGE (779)
#define RTL8295_SDS1_FIB_REG27_REG (19)
  #define RTL8295_SDS1_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS1_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS1_FIB_REG28_PAGE (779)
#define RTL8295_SDS1_FIB_REG28_REG (20)
  #define RTL8295_SDS1_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS1_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS1_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS1_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS1_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS1_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS1_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS1_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS1_FIB_REG29_PAGE (779)
#define RTL8295_SDS1_FIB_REG29_REG (21)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS1_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS1_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS1_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS1_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS1_FIB_REG30_PAGE (779)
#define RTL8295_SDS1_FIB_REG30_REG (22)
  #define RTL8295_SDS1_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS1_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS1_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS1_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS1_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS1_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS1_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS1_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS1_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS1_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS1_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS1_FIB_REG31_PAGE (779)
#define RTL8295_SDS1_FIB_REG31_REG (23)
  #define RTL8295_SDS1_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS1_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS1_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS1_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS1_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS1_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG00_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS1_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG01_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG02_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS1_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG03_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS1_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG04_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS1_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG05_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS1_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG06_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS1_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG07_PAGE (780)
#define RTL8295_SDS1_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS1_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG08_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS1_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG09_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS1_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG10_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS1_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG11_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS1_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG12_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS1_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG13_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS1_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS1_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS1_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS1_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS1_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG14_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS1_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG15_PAGE (781)
#define RTL8295_SDS1_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS1_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG16_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG17_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS1_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG18_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS1_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG19_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG20_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS1_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG21_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS1_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG22_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS1_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG23_PAGE (782)
#define RTL8295_SDS1_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG24_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS1_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS1_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG25_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG26_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS1_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG27_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS1_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS1_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS1_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS1_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS1_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS1_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG28_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS1_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG29_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS1_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG30_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS1_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS1_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS1_FIB_EXT_REG31_PAGE (783)
#define RTL8295_SDS1_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS1_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS1_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS1_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS1_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS1_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS1_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG00_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG00_REG (16)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_RST_OFFSET (15)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_RST_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_RST_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_LPB_OFFSET (14)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_LPB_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_LPB_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_OFFSET (13)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_OFFSET (12)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_LO_PWR_OFFSET (11)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_LO_PWR_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_LO_PWR_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_OFFSET (10)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_OFFSET (7)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_MASK (0x7 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_OFFSET (6)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_MASK (0xF << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_MASK (0x3 << RTL8295_SDS1_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG01_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG01_REG (17)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_MASK (0xF << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_OFFSET (11)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_OFFSET (10)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_TX_LPI_OFFSET (9)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_TX_LPI_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_TX_LPI_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LPI_OFFSET (8)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LPI_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LPI_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_OFFSET (7)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_OFFSET (6)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_OFFSET (3)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_MASK (0x7 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LINK_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LINK_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_RX_LINK_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG02_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG02_REG (18)
  #define RTL8295_SDS1_TGR_STD_0_REG02_FP_PCS2_DEV_ID_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG02_FP_PCS2_DEV_ID_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG02_FP_PCS2_DEV_ID_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG03_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG03_REG (19)
  #define RTL8295_SDS1_TGR_STD_0_REG03_FP_PCS3_DEV_ID_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG03_FP_PCS3_DEV_ID_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG03_FP_PCS3_DEV_ID_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG04_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG04_REG (20)
  #define RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG05_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG05_REG (21)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_MASK (0xFF << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_OFFSET (7)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_OFFSET (6)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_OFFSET (5)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_OFFSET (4)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PRSNT_OFFSET (3)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG06_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG06_REG (22)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_OFFSET (3)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_MASK (0x1FFF << RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG07_PAGE (784)
#define RTL8295_SDS1_TGR_STD_0_REG07_REG (23)
  #define RTL8295_SDS1_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS1_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_MASK (0x3 << RTL8295_SDS1_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG08_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG08_REG (16)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_OFFSET (14)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_MASK (0x3 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_OFFSET (12)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_MASK (0x3 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_OFFSET (11)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_OFFSET (10)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_OFFSET (4)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_MASK (0x3F << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_OFFSET (3)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG09_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG09_REG (17)
  #define RTL8295_SDS1_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG10_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG10_REG (18)
  #define RTL8295_SDS1_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG11_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG11_REG (19)
  #define RTL8295_SDS1_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG12_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG12_REG (20)
  #define RTL8295_SDS1_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG13_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG13_REG (21)
  #define RTL8295_SDS1_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG14_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG14_REG (22)
  #define RTL8295_SDS1_TGR_STD_0_REG14_FP_PCS14_PKG_ID_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG14_FP_PCS14_PKG_ID_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG14_FP_PCS14_PKG_ID_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG15_PAGE (785)
#define RTL8295_SDS1_TGR_STD_0_REG15_REG (23)
  #define RTL8295_SDS1_TGR_STD_0_REG15_FP_PCS15_PKG_ID_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG15_FP_PCS15_PKG_ID_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG15_FP_PCS15_PKG_ID_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG16_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG16_REG (16)
  #define RTL8295_SDS1_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG17_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG17_REG (17)
  #define RTL8295_SDS1_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG18_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG18_REG (18)
  #define RTL8295_SDS1_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG19_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG19_REG (19)
  #define RTL8295_SDS1_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG20_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG20_REG (20)
  #define RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_OFFSET (7)
  #define RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_MASK (0x1FF << RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_OFFSET (6)
  #define RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_MASK (0x1 << RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_OFFSET)
  #define RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_MASK (0x3F << RTL8295_SDS1_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG21_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG21_REG (21)
  #define RTL8295_SDS1_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG22_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG22_REG (22)
  #define RTL8295_SDS1_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG23_PAGE (786)
#define RTL8295_SDS1_TGR_STD_0_REG23_REG (23)
  #define RTL8295_SDS1_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG24_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG24_REG (16)
  #define RTL8295_SDS1_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG25_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG25_REG (17)
  #define RTL8295_SDS1_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG26_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG26_REG (18)
  #define RTL8295_SDS1_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG27_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG27_REG (19)
  #define RTL8295_SDS1_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG28_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG28_REG (20)
  #define RTL8295_SDS1_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG29_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG29_REG (21)
  #define RTL8295_SDS1_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG30_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG30_REG (22)
  #define RTL8295_SDS1_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_OFFSET)

#define RTL8295_SDS1_TGR_STD_0_REG31_PAGE (787)
#define RTL8295_SDS1_TGR_STD_0_REG31_REG (23)
  #define RTL8295_SDS1_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG00_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG00_REG (16)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_OFFSET (13)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_MASK (0x7 << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_OFFSET (12)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_OFFSET (4)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_MASK (0xFF << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_OFFSET (3)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG01_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG01_REG (17)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_OFFSET (15)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_OFFSET (14)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_OFFSET (8)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_MASK (0x3F << RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_MASK (0xFF << RTL8295_SDS1_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG02_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG02_REG (18)
  #define RTL8295_SDS1_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG03_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG03_REG (19)
  #define RTL8295_SDS1_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG04_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG04_REG (20)
  #define RTL8295_SDS1_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG05_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG05_REG (21)
  #define RTL8295_SDS1_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS1_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_MASK (0x3F << RTL8295_SDS1_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_MASK (0x3FF << RTL8295_SDS1_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG06_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG06_REG (22)
  #define RTL8295_SDS1_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG07_PAGE (788)
#define RTL8295_SDS1_TGR_STD_1_REG07_REG (23)
  #define RTL8295_SDS1_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG08_PAGE (789)
#define RTL8295_SDS1_TGR_STD_1_REG08_REG (16)
  #define RTL8295_SDS1_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG09_PAGE (789)
#define RTL8295_SDS1_TGR_STD_1_REG09_REG (17)
  #define RTL8295_SDS1_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS1_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_MASK (0x3F << RTL8295_SDS1_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_MASK (0x3FF << RTL8295_SDS1_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG10_PAGE (789)
#define RTL8295_SDS1_TGR_STD_1_REG10_REG (18)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_OFFSET (14)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_MASK (0x3 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_OFFSET (13)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_OFFSET (12)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_OFFSET (11)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_OFFSET (10)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_OFFSET (9)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_OFFSET (8)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_OFFSET (7)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_OFFSET (6)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_OFFSET (5)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_OFFSET (4)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_OFFSET (3)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_MASK (0x1 << RTL8295_SDS1_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_OFFSET)

#define RTL8295_SDS1_TGR_STD_1_REG11_PAGE (789)
#define RTL8295_SDS1_TGR_STD_1_REG11_REG (19)
  #define RTL8295_SDS1_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG00_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG00_REG (16)
  #define RTL8295_SDS1_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG01_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG01_REG (17)
  #define RTL8295_SDS1_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG02_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG02_REG (18)
  #define RTL8295_SDS1_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG03_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG03_REG (19)
  #define RTL8295_SDS1_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG04_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG04_REG (20)
  #define RTL8295_SDS1_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG05_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG05_REG (21)
  #define RTL8295_SDS1_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG06_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG06_REG (22)
  #define RTL8295_SDS1_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG07_PAGE (816)
#define RTL8295_SDS1_TGR_STD_2_REG07_REG (23)
  #define RTL8295_SDS1_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG08_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG08_REG (16)
  #define RTL8295_SDS1_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG09_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG09_REG (17)
  #define RTL8295_SDS1_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG10_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG10_REG (18)
  #define RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_MASK (0x1 << RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_OFFSET)
  #define RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_MASK (0x1 << RTL8295_SDS1_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG11_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG11_REG (19)
  #define RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_OFFSET (1)
  #define RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_MASK (0x1 << RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_OFFSET)
  #define RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_MASK (0x1 << RTL8295_SDS1_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG12_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG12_REG (20)
  #define RTL8295_SDS1_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG13_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG13_REG (21)
  #define RTL8295_SDS1_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG14_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG14_REG (22)
  #define RTL8295_SDS1_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_OFFSET)

#define RTL8295_SDS1_TGR_STD_2_REG15_PAGE (817)
#define RTL8295_SDS1_TGR_STD_2_REG15_REG (23)
  #define RTL8295_SDS1_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_OFFSET (0)
  #define RTL8295_SDS1_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_MASK (0xFFFF << RTL8295_SDS1_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG00_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG00_REG (16)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_MASK (0x1F << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_MASK (0xF << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG01_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG01_REG (17)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_MASK (0x3F << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG02_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG02_REG (18)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG03_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG03_REG (19)
  #define RTL8295_SDS1_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_MASK (0x7FFF << RTL8295_SDS1_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG04_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG04_REG (20)
  #define RTL8295_SDS1_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG05_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG05_REG (21)
  #define RTL8295_SDS1_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_MASK (0x7FFF << RTL8295_SDS1_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG06_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG06_REG (22)
  #define RTL8295_SDS1_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG07_PAGE (792)
#define RTL8295_SDS1_TGR_PRO_0_REG07_REG (23)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS1_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG08_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG08_REG (16)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_MASK (0x7F << RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_MASK (0x7F << RTL8295_SDS1_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG09_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG09_REG (17)
  #define RTL8295_SDS1_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG10_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG10_REG (18)
  #define RTL8295_SDS1_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG11_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG11_REG (19)
  #define RTL8295_SDS1_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG12_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG12_REG (20)
  #define RTL8295_SDS1_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_MASK (0x3FFF << RTL8295_SDS1_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG13_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG13_REG (21)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_MASK (0x7 << RTL8295_SDS1_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG14_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG14_REG (22)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_CFG_TX_AM_OFF_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_CFG_TX_AM_OFF_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_CFG_TX_AM_OFF_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_CFG_RX_AM_OFF_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_CFG_RX_AM_OFF_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_CFG_RX_AM_OFF_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_AN_ENABLE_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_AN_ENABLE_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_USXG_AN_ENABLE_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_TX_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_TX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG14_USXG_INTF_TX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_MASK (0x1FF << RTL8295_SDS1_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG15_PAGE (793)
#define RTL8295_SDS1_TGR_PRO_0_REG15_REG (23)
  #define RTL8295_SDS1_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG16_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG16_REG (16)
  #define RTL8295_SDS1_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG17_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG17_REG (17)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_REG14_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_REG14_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_REG14_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_MASK (0xF << RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG18_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG18_REG (18)
  #define RTL8295_SDS1_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG19_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG19_REG (19)
  #define RTL8295_SDS1_TGR_PRO_0_REG19_CFG_AM0_M1_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG19_CFG_AM0_M1_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG19_CFG_AM0_M1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG19_CFG_AM0_M0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG19_CFG_AM0_M0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG19_CFG_AM0_M0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG20_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG20_REG (20)
  #define RTL8295_SDS1_TGR_PRO_0_REG20_CFG_AM1_M0_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG20_CFG_AM1_M0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG20_CFG_AM1_M0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG20_CFG_AM0_M2_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG20_CFG_AM0_M2_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG20_CFG_AM0_M2_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG21_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG21_REG (21)
  #define RTL8295_SDS1_TGR_PRO_0_REG21_CFG_AM1_M2_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG21_CFG_AM1_M2_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG21_CFG_AM1_M2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG21_CFG_AM1_M1_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG21_CFG_AM1_M1_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG21_CFG_AM1_M1_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG22_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG22_REG (22)
  #define RTL8295_SDS1_TGR_PRO_0_REG22_CFG_AM2_M1_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG22_CFG_AM2_M1_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG22_CFG_AM2_M1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG22_CFG_AM2_M0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG22_CFG_AM2_M0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG22_CFG_AM2_M0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG23_PAGE (794)
#define RTL8295_SDS1_TGR_PRO_0_REG23_REG (23)
  #define RTL8295_SDS1_TGR_PRO_0_REG23_CFG_AM3_M0_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG23_CFG_AM3_M0_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG23_CFG_AM3_M0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG23_CFG_AM2_M2_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG23_CFG_AM2_M2_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG23_CFG_AM2_M2_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG24_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG24_REG (16)
  #define RTL8295_SDS1_TGR_PRO_0_REG24_CFG_AM3_M2_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG24_CFG_AM3_M2_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG24_CFG_AM3_M2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG24_CFG_AM3_M1_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG24_CFG_AM3_M1_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG24_CFG_AM3_M1_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG25_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG25_REG (17)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_DFE_EN_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_DFE_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_DFE_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_LEQ_EN_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_LEQ_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_LEQ_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_SEL_PD_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_SEL_PD_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_SEL_PD_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_MASK (0x7 << RTL8295_SDS1_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG26_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG26_REG (18)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_REPLACE_FAIL_STS_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_REPLACE_FAIL_STS_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_REPLACE_FAIL_STS_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH3_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH2_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH1_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH0_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG26_CFG_SW_AN_CH0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG27_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG27_REG (19)
  #define RTL8295_SDS1_TGR_PRO_0_REG27_TGR_PRO_0_REG27_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG27_TGR_PRO_0_REG27_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG27_TGR_PRO_0_REG27_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG28_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG28_REG (20)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_AM_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG28_AM_ERR_CNT_MASK (0xFF << RTL8295_SDS1_TGR_PRO_0_REG28_AM_ERR_CNT_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG29_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG29_REG (21)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_TGR_PRO_0_REG29_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_TGR_PRO_0_REG29_MASK (0x7 << RTL8295_SDS1_TGR_PRO_0_REG29_TGR_PRO_0_REG29_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SW_AM_PD_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SW_AM_PD_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_SW_AM_PD_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_RX_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_RX_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_USXG_INTF_RX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_MASK (0x3 << RTL8295_SDS1_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_MASK (0x1 << RTL8295_SDS1_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SPD_INIT_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG29_SPD_INIT_MASK (0xF << RTL8295_SDS1_TGR_PRO_0_REG29_SPD_INIT_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG30_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG30_REG (22)
  #define RTL8295_SDS1_TGR_PRO_0_REG30_TGR_PRO_0_REG30_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG30_TGR_PRO_0_REG30_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG30_TGR_PRO_0_REG30_OFFSET)

#define RTL8295_SDS1_TGR_PRO_0_REG31_PAGE (795)
#define RTL8295_SDS1_TGR_PRO_0_REG31_REG (23)
  #define RTL8295_SDS1_TGR_PRO_0_REG31_TGR_PRO_0_REG31_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_0_REG31_TGR_PRO_0_REG31_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_0_REG31_TGR_PRO_0_REG31_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG00_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG00_REG (16)
  #define RTL8295_SDS1_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG01_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG01_REG (17)
  #define RTL8295_SDS1_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG02_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG02_REG (18)
  #define RTL8295_SDS1_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_MASK (0xFFF << RTL8295_SDS1_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG03_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG03_REG (19)
  #define RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_MASK (0x3FF << RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_MASK (0x1F << RTL8295_SDS1_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG04_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG04_REG (20)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_MASK (0x3 << RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_MASK (0x3 << RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_MASK (0x3F << RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG05_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG05_REG (21)
  #define RTL8295_SDS1_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG06_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG06_REG (22)
  #define RTL8295_SDS1_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG07_PAGE (796)
#define RTL8295_SDS1_TGR_PRO_1_REG07_REG (23)
  #define RTL8295_SDS1_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG08_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG08_REG (16)
  #define RTL8295_SDS1_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG09_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG09_REG (17)
  #define RTL8295_SDS1_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG10_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG10_REG (18)
  #define RTL8295_SDS1_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG11_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG11_REG (19)
  #define RTL8295_SDS1_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG12_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG12_REG (20)
  #define RTL8295_SDS1_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG13_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG13_REG (21)
  #define RTL8295_SDS1_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG13_CFG_IDLE_CH0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG13_CFG_IDLE_CH0_MASK (0x7F << RTL8295_SDS1_TGR_PRO_1_REG13_CFG_IDLE_CH0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG14_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG14_REG (22)
  #define RTL8295_SDS1_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG15_PAGE (797)
#define RTL8295_SDS1_TGR_PRO_1_REG15_REG (23)
  #define RTL8295_SDS1_TGR_PRO_1_REG15_CFG_SWAP_EN_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_1_REG15_CFG_SWAP_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG15_CFG_SWAP_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_MASK (0x3FF << RTL8295_SDS1_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG16_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG16_REG (16)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG17_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG17_REG (17)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_FIFO_RD_START_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_FIFO_RD_START_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_FIFO_RD_START_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_XMIT_ORG_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG18_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG18_REG (18)
  #define RTL8295_SDS1_TGR_PRO_1_REG18_CFG_USXG_RX_CFG_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG18_CFG_USXG_RX_CFG_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG18_CFG_USXG_RX_CFG_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG19_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG19_REG (19)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_MASK (0x7F << RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_SPD_CONV_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_SPD_CONV_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG19_SPD_CONV_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_MASK (0x3F << RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_USXG_AN_ENABLE_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_USXG_AN_ENABLE_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG19_USXG_AN_ENABLE_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG20_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG20_REG (20)
  #define RTL8295_SDS1_TGR_PRO_1_REG20_TGR_PRO_1_REG20_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG20_TGR_PRO_1_REG20_MASK (0x1F << RTL8295_SDS1_TGR_PRO_1_REG20_TGR_PRO_1_REG20_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG21_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG21_REG (21)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH1_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH1_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH1_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH1_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH2_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH2_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH2_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH2_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH3_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_LINK_UP_LL_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH3_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_HI_BER_LH_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH3_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_TX_LPI_LH_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH3_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG21_RX_LPI_LH_CH3_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG22_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG22_REG (22)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_ALIGN_OK_LL_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_ALIGN_OK_LL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_ALIGN_OK_LL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_HI_BER_ALI_LH_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG22_HI_BER_ALI_LH_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG22_HI_BER_ALI_LH_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG23_PAGE (798)
#define RTL8295_SDS1_TGR_PRO_1_REG23_REG (23)
  #define RTL8295_SDS1_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG24_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG24_REG (16)
  #define RTL8295_SDS1_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG25_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG25_REG (17)
  #define RTL8295_SDS1_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG26_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG26_REG (18)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH1_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH2_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH3_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG26_BLK_LOCK_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_SYM_DET_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_SYM_DET_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG26_SYM_DET_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_ALI_STATE_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG26_ALI_STATE_MASK (0xFF << RTL8295_SDS1_TGR_PRO_1_REG26_ALI_STATE_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG27_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG27_REG (19)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH1_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH1_MASK (0x7 << RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH2_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH2_MASK (0x7 << RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH3_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH3_MASK (0xF << RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_RG_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_ALI_RG_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_ALI_RG_MASK (0x3F << RTL8295_SDS1_TGR_PRO_1_REG27_BER_CNT_ALI_RG_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG28_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG28_REG (20)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH1_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH1_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH1_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH2_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH2_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH2_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH3_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH3_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_CH3_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_BLK_LOCK_ALI_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_BLK_LOCK_ALI_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG28_BLK_LOCK_ALI_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_ALI_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_ALI_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG28_HI_BER_ALI_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_BER_MON_CS_ALI_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_BER_MON_CS_ALI_MASK (0x1F << RTL8295_SDS1_TGR_PRO_1_REG28_BER_MON_CS_ALI_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_LOCK_CS_ALI_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG28_LOCK_CS_ALI_MASK (0x1F << RTL8295_SDS1_TGR_PRO_1_REG28_LOCK_CS_ALI_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG29_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG29_REG (21)
  #define RTL8295_SDS1_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG30_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG30_REG (22)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI0_RXC_OFFSET (15)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI0_RXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI0_RXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI1_RXC_OFFSET (14)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI1_RXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI1_RXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI2_RXC_OFFSET (13)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI2_RXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI2_RXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI3_RXC_OFFSET (12)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI3_RXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI3_RXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI0_TXC_OFFSET (11)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI0_TXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI0_TXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI1_TXC_OFFSET (10)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI1_TXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI1_TXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI2_TXC_OFFSET (9)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI2_TXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI2_TXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI3_TXC_OFFSET (8)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI3_TXC_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_GLI3_TXC_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_322_OFFSET (7)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_322_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_322_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_322_OFFSET (6)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_322_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_322_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_312P5_OFFSET (5)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_312P5_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_312P5_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_312P5_OFFSET (4)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_312P5_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_312P5_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_156P25_OFFSET (3)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_156P25_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKWR_156P25_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_156P25_OFFSET (2)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_156P25_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_CLKRD_156P25_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_OFFSET (1)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_OFFSET)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_MASK (0x1 << RTL8295_SDS1_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_OFFSET)

#define RTL8295_SDS1_TGR_PRO_1_REG31_PAGE (799)
#define RTL8295_SDS1_TGR_PRO_1_REG31_REG (23)
  #define RTL8295_SDS1_TGR_PRO_1_REG31_QHSG_DBGO_OFFSET (0)
  #define RTL8295_SDS1_TGR_PRO_1_REG31_QHSG_DBGO_MASK (0xFFFF << RTL8295_SDS1_TGR_PRO_1_REG31_QHSG_DBGO_OFFSET)

#define RTL8295_SDS1_WDIG_REG00_PAGE (892)
#define RTL8295_SDS1_WDIG_REG00_REG (16)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS1_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS1_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS1_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS1_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS1_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS1_WDIG_REG01_PAGE (892)
#define RTL8295_SDS1_WDIG_REG01_REG (17)
  #define RTL8295_SDS1_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS1_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS1_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS1_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS1_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS1_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS1_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS1_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS1_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS1_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS1_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS1_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS1_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS1_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS1_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS1_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS1_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS1_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS1_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS1_WDIG_REG02_PAGE (892)
#define RTL8295_SDS1_WDIG_REG02_REG (18)
  #define RTL8295_SDS1_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS1_WDIG_REG03_PAGE (892)
#define RTL8295_SDS1_WDIG_REG03_REG (19)
  #define RTL8295_SDS1_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS1_WDIG_REG04_PAGE (892)
#define RTL8295_SDS1_WDIG_REG04_REG (20)
  #define RTL8295_SDS1_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS1_WDIG_REG05_PAGE (892)
#define RTL8295_SDS1_WDIG_REG05_REG (21)
  #define RTL8295_SDS1_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS1_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS1_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS1_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS1_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS1_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS1_WDIG_REG06_PAGE (892)
#define RTL8295_SDS1_WDIG_REG06_REG (22)
  #define RTL8295_SDS1_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS1_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS1_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS1_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS1_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS1_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS1_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS1_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS1_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS1_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS1_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS1_WDIG_REG07_PAGE (892)
#define RTL8295_SDS1_WDIG_REG07_REG (23)
  #define RTL8295_SDS1_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS1_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS1_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS1_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS1_WDIG_REG08_PAGE (893)
#define RTL8295_SDS1_WDIG_REG08_REG (16)
  #define RTL8295_SDS1_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS1_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS1_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS1_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS1_WDIG_REG09_PAGE (893)
#define RTL8295_SDS1_WDIG_REG09_REG (17)
  #define RTL8295_SDS1_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS1_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS1_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS1_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS1_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS1_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS1_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS1_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS1_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS1_WDIG_REG10_PAGE (893)
#define RTL8295_SDS1_WDIG_REG10_REG (18)
  #define RTL8295_SDS1_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS1_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS1_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS1_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS1_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS1_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS1_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS1_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS1_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS1_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS1_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS1_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS1_WDIG_REG11_PAGE (893)
#define RTL8295_SDS1_WDIG_REG11_REG (19)
  #define RTL8295_SDS1_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS1_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS1_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS1_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS1_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS1_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS1_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS1_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS1_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS1_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS1_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS1_WDIG_REG12_PAGE (893)
#define RTL8295_SDS1_WDIG_REG12_REG (20)
  #define RTL8295_SDS1_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS1_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS1_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS1_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS1_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS1_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS1_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS1_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS1_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS1_WDIG_REG13_PAGE (893)
#define RTL8295_SDS1_WDIG_REG13_REG (21)
  #define RTL8295_SDS1_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS1_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS1_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS1_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS1_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS1_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS1_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS1_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS1_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS1_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS1_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS1_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS1_WDIG_REG14_PAGE (893)
#define RTL8295_SDS1_WDIG_REG14_REG (22)
  #define RTL8295_SDS1_WDIG_REG14_WDIG_REG14_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG14_WDIG_REG14_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG14_WDIG_REG14_OFFSET)

#define RTL8295_SDS1_WDIG_REG15_PAGE (893)
#define RTL8295_SDS1_WDIG_REG15_REG (23)
  #define RTL8295_SDS1_WDIG_REG15_WDIG_REG15_OFFSET (14)
  #define RTL8295_SDS1_WDIG_REG15_WDIG_REG15_MASK (0x3 << RTL8295_SDS1_WDIG_REG15_WDIG_REG15_OFFSET)
  #define RTL8295_SDS1_WDIG_REG15_FRC_10GR_FAULT_VAL_OFFSET (13)
  #define RTL8295_SDS1_WDIG_REG15_FRC_10GR_FAULT_VAL_MASK (0x1 << RTL8295_SDS1_WDIG_REG15_FRC_10GR_FAULT_VAL_OFFSET)
  #define RTL8295_SDS1_WDIG_REG15_FRC_10GR_FAULT_ON_OFFSET (12)
  #define RTL8295_SDS1_WDIG_REG15_FRC_10GR_FAULT_ON_MASK (0x1 << RTL8295_SDS1_WDIG_REG15_FRC_10GR_FAULT_ON_OFFSET)
  #define RTL8295_SDS1_WDIG_REG15_WDIG_REG15_1109_OFFSET (9)
  #define RTL8295_SDS1_WDIG_REG15_WDIG_REG15_1109_MASK (0x7 << RTL8295_SDS1_WDIG_REG15_WDIG_REG15_1109_OFFSET)
  #define RTL8295_SDS1_WDIG_REG15_WDIG_REG15_0800_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG15_WDIG_REG15_0800_MASK (0x1FF << RTL8295_SDS1_WDIG_REG15_WDIG_REG15_0800_OFFSET)

#define RTL8295_SDS1_WDIG_REG16_PAGE (894)
#define RTL8295_SDS1_WDIG_REG16_REG (16)
  #define RTL8295_SDS1_WDIG_REG16_WDIG_REG16_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG16_WDIG_REG16_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG16_WDIG_REG16_OFFSET)

#define RTL8295_SDS1_WDIG_REG17_PAGE (894)
#define RTL8295_SDS1_WDIG_REG17_REG (17)
  #define RTL8295_SDS1_WDIG_REG17_WDIG_REG17_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG17_WDIG_REG17_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG17_WDIG_REG17_OFFSET)

#define RTL8295_SDS1_WDIG_REG18_PAGE (894)
#define RTL8295_SDS1_WDIG_REG18_REG (18)
  #define RTL8295_SDS1_WDIG_REG18_WDIG_REG18_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG18_WDIG_REG18_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG18_WDIG_REG18_OFFSET)

#define RTL8295_SDS1_WDIG_REG19_PAGE (894)
#define RTL8295_SDS1_WDIG_REG19_REG (19)
  #define RTL8295_SDS1_WDIG_REG19_WDIG_REG19_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG19_WDIG_REG19_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG19_WDIG_REG19_OFFSET)

#define RTL8295_SDS1_WDIG_REG20_PAGE (894)
#define RTL8295_SDS1_WDIG_REG20_REG (20)
  #define RTL8295_SDS1_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS1_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS1_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS1_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS1_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS1_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS1_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS1_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS1_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS1_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS1_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS1_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS1_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS1_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS1_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS1_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS1_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS1_WDIG_REG21_PAGE (894)
#define RTL8295_SDS1_WDIG_REG21_REG (21)
  #define RTL8295_SDS1_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS1_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS1_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG00_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG01_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS1_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS1_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG02_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG03_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS1_ANA_MISC_REG03_ANA_MISC_03_1502_OFFSET (13)
  #define RTL8295_SDS1_ANA_MISC_REG03_ANA_MISC_03_1502_MASK (0x7 << RTL8295_SDS1_ANA_MISC_REG03_ANA_MISC_03_1502_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_DFE_EN_ORG_OFFSET (12)
  #define RTL8295_SDS1_ANA_MISC_REG03_DFE_EN_ORG_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_DFE_EN_ORG_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_LEQ_EN_ORG_OFFSET (11)
  #define RTL8295_SDS1_ANA_MISC_REG03_LEQ_EN_ORG_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_LEQ_EN_ORG_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_DFE_EN_DLY_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_MISC_REG03_DFE_EN_DLY_SEL_MASK (0x3 << RTL8295_SDS1_ANA_MISC_REG03_DFE_EN_DLY_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_RX_DATA_EN_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_MISC_REG03_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_RXIDLE_D_ON_OFFSET (6)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_RXIDLE_D_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_RXIDLE_D_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_DFE_EN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_DFE_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_DFE_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_DFE_EN_ON_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_DFE_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_DFE_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_LEQ_EN_VAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_LEQ_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_LEQ_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_LEQ_EN_ON_OFFSET (2)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_LEQ_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_LEQ_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG04_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS1_ANA_MISC_REG04_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG04_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG04_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG05_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS1_ANA_MISC_REG05_ANA_MISC_05_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_MISC_REG05_ANA_MISC_05_1514_MASK (0x3 << RTL8295_SDS1_ANA_MISC_REG05_ANA_MISC_05_1514_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_VTH_STEP_OFFSET (12)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_VTH_STEP_MASK (0x3 << RTL8295_SDS1_ANA_MISC_REG05_REG_VTH_STEP_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_EN_ST_STEP_OFFSET (10)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_EN_ST_STEP_MASK (0x3 << RTL8295_SDS1_ANA_MISC_REG05_REG_EN_ST_STEP_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_EYE_REF_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_MISC_REG05_REG_EYE_REF_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_EYE_PI_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG05_REG_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_MISC_REG05_REG_EYE_PI_EN_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG06_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_1509_OFFSET (9)
  #define RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_1509_MASK (0x7F << RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_1509_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS1_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_07_OFFSET (7)
  #define RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_07_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_07_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG06_CK_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_MISC_REG06_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG06_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_05_OFFSET (5)
  #define RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_05_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG06_ANA_MISC_RG06_05_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG06_EYE_SCAN_EN_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG06_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG06_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG06_REG_VTH_INTERVAL_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG06_REG_VTH_INTERVAL_MASK (0xF << RTL8295_SDS1_ANA_MISC_REG06_REG_VTH_INTERVAL_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG07_PAGE (896)
#define RTL8295_SDS1_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS1_ANA_MISC_REG07_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG07_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG07_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG08_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS1_ANA_MISC_REG08_ANA_MISC_08_1511_OFFSET (11)
  #define RTL8295_SDS1_ANA_MISC_REG08_ANA_MISC_08_1511_MASK (0x1F << RTL8295_SDS1_ANA_MISC_REG08_ANA_MISC_08_1511_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG08_EYE_SCORE_VALID_OFFSET (10)
  #define RTL8295_SDS1_ANA_MISC_REG08_EYE_SCORE_VALID_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG08_EYE_SCORE_VALID_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG08_EYE_REF_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG08_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_MISC_REG08_EYE_REF_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG08_EYE_PI_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG08_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_MISC_REG08_EYE_PI_EN_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG09_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS1_ANA_MISC_REG09_ANA_MISC_09_1508_OFFSET (8)
  #define RTL8295_SDS1_ANA_MISC_REG09_ANA_MISC_09_1508_MASK (0xFF << RTL8295_SDS1_ANA_MISC_REG09_ANA_MISC_09_1508_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG09_EYE_SCORE_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG09_EYE_SCORE_MASK (0xFF << RTL8295_SDS1_ANA_MISC_REG09_EYE_SCORE_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG10_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS1_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG11_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS1_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG12_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS1_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG13_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS1_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG14_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS1_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG15_PAGE (897)
#define RTL8295_SDS1_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS1_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG16_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS1_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG17_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS1_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG18_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS1_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG19_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS1_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG20_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS1_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG21_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS1_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG22_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS1_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG23_PAGE (898)
#define RTL8295_SDS1_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS1_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG24_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS1_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG25_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS1_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG26_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS1_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG27_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS1_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG28_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS1_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG29_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS1_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG30_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS1_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS1_ANA_MISC_REG31_PAGE (899)
#define RTL8295_SDS1_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS1_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS1_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS1_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG00_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG00_REG (16)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_OFFSET (15)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_OFFSET (14)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_OFFSET (13)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_OFFSET (12)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_TESTEN_OFFSET (5)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_TESTEN_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_TESTEN_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_MASK (0x1F << RTL8295_SDS1_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG01_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG01_REG (17)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_OFFSET (13)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_OFFSET (10)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_OFFSET (9)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VCP_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VCP_SEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VCP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_OFFSET (5)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_OFFSET (2)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_fld_isolation_OFFSET (1)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_fld_isolation_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG01_REG_LCCMU_fld_isolation_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_RGCMU_SEL_VCO_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG01_REG_RGCMU_SEL_VCO_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG01_REG_RGCMU_SEL_VCO_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG02_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG02_REG (18)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_OFFSET (15)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_F390K_OFFSET (13)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_F390K_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_F390K_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME0_CK_OFFSET (10)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME0_CK_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME0_CK_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_OFFSET (8)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_OFFSET (6)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_adp_time_OFFSET (3)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_adp_time_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_adp_time_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_auto_mode_OFFSET (2)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_auto_mode_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_auto_mode_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_calib_manual_OFFSET (1)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_calib_manual_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_calib_manual_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_cp_en_manual_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_cp_en_manual_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG02_REG_LCCMU_cp_en_manual_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG03_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG03_REG (19)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_calib_time_OFFSET (13)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_calib_time_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_calib_time_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_cp_time_OFFSET (10)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_cp_time_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_cp_time_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_vco_coarse_OFFSET (5)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_vco_coarse_MASK (0x1F << RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_vco_coarse_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_init_time_OFFSET (2)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_init_time_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG03_REG_LCCMU_init_time_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_OFFSET (1)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG04_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG04_REG (20)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_EN_TEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_SINGVCO_OFFSET (14)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_SINGVCO_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_SINGVCO_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_OFFSET (11)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_OFFSET (8)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_DLY_EN_OFFSET (7)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_DLY_EN_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_DLY_EN_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_CLK_RDY_OFFSET (4)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_CLK_RDY_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG04_REG_RGCMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_OFFSET (3)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_BG_LC_SEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_COM_REG04_REG_BG_LC_SEL_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG04_REG_BG_LC_SEL_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG05_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG05_REG (21)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_TX_EN_TEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG05_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_NADJR_OFFSET (11)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS1_ANA_COM_REG05_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_NAUTO_K_OFFSET (10)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG05_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_PADJR_OFFSET (6)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS1_ANA_COM_REG05_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_PAUTO_K_OFFSET (5)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG05_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_CKREFBUF_CML_I_OFFSET (2)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_CKREFBUF_CML_I_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG05_REG_CKREFBUF_CML_I_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_CKREFBUF_CML_R_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG05_REG_CKREFBUF_CML_R_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG05_REG_CKREFBUF_CML_R_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG06_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG06_REG (22)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CKREFBUF_D2S_I_OFFSET (14)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CKREFBUF_D2S_I_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG06_REG_CKREFBUF_D2S_I_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CKREF_FREQ_SEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CML_SEL_R_OFFSET (12)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CML_SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_CML_SEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_OFFSET (10)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_OFFSET (9)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_OFFSET (8)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_OFFSET (7)
  #define RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG1_XOR_OUT_OFFSET (1)
  #define RTL8295_SDS1_ANA_COM_REG06_REG1_XOR_OUT_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG1_XOR_OUT_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG06_REG1_ZERO_OUT_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG06_REG1_ZERO_OUT_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG06_REG1_ZERO_OUT_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG07_PAGE (900)
#define RTL8295_SDS1_ANA_COM_REG07_REG (23)
  #define RTL8295_SDS1_ANA_COM_REG07_REG1_RESERVED_3116_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG07_REG1_RESERVED_3116_MASK (0xFFFF << RTL8295_SDS1_ANA_COM_REG07_REG1_RESERVED_3116_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG08_PAGE (901)
#define RTL8295_SDS1_ANA_COM_REG08_REG (16)
  #define RTL8295_SDS1_ANA_COM_REG08_ANA_COM_REG08_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_COM_REG08_ANA_COM_REG08_1514_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG08_ANA_COM_REG08_1514_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_TX_LA_IBXSEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_TX_LA_IBXSEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG08_REG1_TX_LA_IBXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_TX_Z0SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_TX_Z0SEL_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG08_REG1_TX_Z0SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_RX_Z0SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_RX_Z0SEL_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG08_REG1_RX_Z0SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_VTH_INTERVAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_VTH_INTERVAL_MASK (0xF << RTL8295_SDS1_ANA_COM_REG08_REG1_VTH_INTERVAL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_VTH_STEP_OFFSET (3)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_VTH_STEP_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG08_REG1_VTH_STEP_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_ICOEF_ADJ_OFFSET (1)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_ICOEF_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG08_REG1_ICOEF_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_RX_EN_INITIAL_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG08_REG1_RX_EN_INITIAL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG08_REG1_RX_EN_INITIAL_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG09_PAGE (901)
#define RTL8295_SDS1_ANA_COM_REG09_REG (17)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_CLK_TEST_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_CLK_TEST_MODE_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG09_REG1_CLK_TEST_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_EYE_SCANNER_CK_SEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_EYE_SCANNER_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG09_REG1_EYE_SCANNER_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_RX_DCC_OFFSET (11)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_RX_DCC_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG09_REG1_RX_DCC_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_EN_ST_STEP_OFFSET (9)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_EN_ST_STEP_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG09_REG1_EN_ST_STEP_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_DFE_REF_TRIM_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_DFE_REF_TRIM_SEL_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG09_REG1_DFE_REF_TRIM_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_ANA_COM_REG09_0706_OFFSET (6)
  #define RTL8295_SDS1_ANA_COM_REG09_ANA_COM_REG09_0706_MASK (0x3 << RTL8295_SDS1_ANA_COM_REG09_ANA_COM_REG09_0706_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_CMFB_VREF_OFFSET (3)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_CMFB_VREF_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG09_REG1_CMFB_VREF_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_TX_DCC_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG09_REG1_TX_DCC_MASK (0x7 << RTL8295_SDS1_ANA_COM_REG09_REG1_TX_DCC_OFFSET)

#define RTL8295_SDS1_ANA_COM_REG10_PAGE (901)
#define RTL8295_SDS1_ANA_COM_REG10_REG (18)
  #define RTL8295_SDS1_ANA_COM_REG10_REG1_EYE_SCORE_VALID_OFFSET (8)
  #define RTL8295_SDS1_ANA_COM_REG10_REG1_EYE_SCORE_VALID_MASK (0x1 << RTL8295_SDS1_ANA_COM_REG10_REG1_EYE_SCORE_VALID_OFFSET)
  #define RTL8295_SDS1_ANA_COM_REG10_REG1_EYE_SCORE_OFFSET (0)
  #define RTL8295_SDS1_ANA_COM_REG10_REG1_EYE_SCORE_MASK (0xFF << RTL8295_SDS1_ANA_COM_REG10_REG1_EYE_SCORE_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG00_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_adapt_mode_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_adapt_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_cali_debug_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_cali_debug_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_1P25G_REG00_REG1_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG01_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_CK_AMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_CK_AMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_CK_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_CLK_LA_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_offset_pc_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_offset_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_offset_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_INT_INIT_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_INT_INIT_MASK (0x7FF << RTL8295_SDS1_ANA_SPD_1P25G_REG01_REG1_INT_INIT_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG02_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_ST_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_ST_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_ST_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_tap1_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_tap1_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_tap1_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_cali_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG02_REG1_cali_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG03_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_cali_ini_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_cali_ini_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_cali_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_tap1_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_tap1_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_tap2_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG03_REG1_tap2_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG04_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_servo_ini_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_servo_ini_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap1_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap1_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap1_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap3_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap3_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap4_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG04_REG1_tap4_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG05_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_cali_pc_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_cali_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_cali_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap2_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap2_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap2_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap2_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap2_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap1_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG05_REG1_tap1_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG06_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_transition_only_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_transition_only_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_transition_only_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_offset_stable_cnt_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_DIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_DIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_tap4_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_tap4_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_tap3_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG06_REG1_tap3_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG07_PAGE (912)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_offset_divisor_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_offset_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_offset_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_offset_divisor_0_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG07_REG1_offset_divisor_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG08_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_offset_delay_cnt_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_tap2_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_tap2_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_tap2_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_tap2_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_tap2_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG08_REG1_tap2_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG09_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG09_REG1_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG09_REG1_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_1P25G_REG09_REG1_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG10_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG10_REG1_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG10_REG1_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_1P25G_REG10_REG1_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG11_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_LAST_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_LFPS_LAST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG11_REG1_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG12_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_tap1_hold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_tap1_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_tap1_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_tap25_hold_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_tap25_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_tap25_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS1_ANA_SPD_1P25G_REG12_REG1_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG13_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_ckinv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_ckinv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_ckinv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_servo_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_servo_start_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_servo_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG13_REG1_tap3_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG14_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_BER_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_BER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_EQ_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_EQ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_LPF_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG14_REG1_TIMER_LPF_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG15_PAGE (913)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_cali_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_cali_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_cali_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_load_in_init_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_load_in_init_MASK (0x7F << RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_dfe_adapt_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_1P25G_REG15_REG1_dfe_adapt_en_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG16_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap1_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap1_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap1_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG16_REG1_tap4_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG17_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_offset_divisor_1_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_offset_divisor_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_servo_gain_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_servo_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_servo_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_servo_hold_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_servo_hold_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG17_REG1_servo_hold_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG18_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_125M_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_125M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_125M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_start_timer_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_start_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_start_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_tap0_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_tap0_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_KI_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_KI_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_KI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_KP_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_KP_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_KP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG18_REG1_servo_ini_en_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG19_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_ck_sel_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_ck_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_ck_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_servo_trans_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_servo_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_servo_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_tap0_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_tap0_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_tap0_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_load_leq_init_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_load_leq_init_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_load_leq_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_tap25_start_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_tap25_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_tap25_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_vthp_init_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_vthp_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_vthp_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_vthn_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_vthn_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG19_REG1_vthn_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG20_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_CSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_CSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_OOBS_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_OOBS_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_ISEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_ISEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_PI_M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_tap0_threshold_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_tap0_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_CLK_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_CLK_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG20_REG1_CLK_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG21_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_EN_KOFFSET_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_SQU_TRI_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_SQU_TRI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_FORCERUN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RESET_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_EN_SELF_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG21_REG1_OOBS_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG22_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_FILTER_OUT_MASK (0x7F << RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_FILTER_OUT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_sample_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_sample_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_sample_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG22_REG1_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG23_PAGE (914)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_amp_offset_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_amp_offset_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_offset_pc_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQED_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQED_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQHOLD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQHOLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQHOLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQ_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG23_REG1_EQ_GAIN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG24_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_SELREG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_SELREG_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_code_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_code_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_code_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_gain_1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_gain_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_gain_2_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_gain_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_sign_prec_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG24_REG1_leq_sign_prec_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG25_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_gain_prec_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_gain_prec_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_hold_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_init_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG25_REG1_leq_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG26_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_sign_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_sign_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_sign_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_leq_sign_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_eye_dir_ini_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_eye_dir_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG1_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG27_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG28_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_eye_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_eye_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_eye_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_eye_step_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_eye_step_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_eye_step_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_offset_ini_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_offset_ini_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_offset_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_offset_ini_0_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG28_REG1_offset_ini_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG29_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_1_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_2_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_3_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_ini_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_manual_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_manual_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG29_REG1_offset_manual_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG30_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_seq_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_seq_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_seq_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_manual_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_trans_rlength_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_trans_rlength_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_REG30_REG1_trans_rlength_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_REG31_PAGE (915)
#define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_REG31_REG1_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_offset_divisor_2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_offset_divisor_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_offset_divisor_3_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_offset_divisor_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG00_REG1_z0_ok_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_SPDSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_SPDSEL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CLK_LC_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CLK_RG_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IB_FILTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_IB_FILTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_TX_SWING_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_TX_SWING_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG01_REG1_TX_SWING_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_hold_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_hold_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_tap0_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_tap0_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_TX_SWING25_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_TX_SWING25_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_IBRXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_IBRXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_IBTXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_IBTXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_servo_notrans_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_servo_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_servo_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_servo_inv_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_servo_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_servo_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_cali_gray_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_cali_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_z0_ok_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_z0_ok_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG02_REG1_z0_ok_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_max_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_max_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_init_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG03_REG1_tap0_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_stable_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_stable_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_stable_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_stable_range_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_stable_range_MASK (0x7F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_stable_range_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_BG_RBG2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG04_REG1_BG_RBG2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_record_limit_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_record_limit_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_record_limit_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_vth_threshold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_vth_threshold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_vth_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_vth_divisor_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_vth_divisor_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_vth_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_DYN_KP_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG05_REG1_DYN_KP_EN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_limit_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_limit_sel_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_limit_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_tap_divisor_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_tap_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_tap_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_servo_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG06_REG1_servo_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_PAGE (916)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_cali_loop_gain_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_cali_loop_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_loop_sel_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_loop_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_loop_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_servo_divisor_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_servo_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG07_REG1_servo_divisor_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap0_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap0_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap0_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_inv_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_inv_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_inv_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_inv_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_trans_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_trans_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_trans_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_cali_load_in_init_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_cali_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_SHIFT_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG08_REG1_SHIFT_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_debug_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_debug_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG09_REG1_debug_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_tap0_gain_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_tap0_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_tap0_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_gray_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_gray_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_tap0_adjust_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_tap0_adjust_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_vth_min_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_vth_min_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_vth_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_vth_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_vth_max_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG11_REG1_vth_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_tap1_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_tap1_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_th_min_en_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_th_min_en_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_th_min_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_coef_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_coef_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG12_REG1_coef_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_ZTEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_ZTEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_ZTEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap4_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap4_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap2_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap2_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap3_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG13_REG1_tap3_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap2_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap2_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap3_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap3_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap1_th_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG14_REG1_tap1_th_min_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_PAGE (917)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_tap4_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_tap4_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_PRE_EN_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_PRE_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_PRE_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_MAIN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_MAIN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_POST_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_POST_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_POST_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D0_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D1_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D2_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_BOOST_MAIN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_PRDRV_CM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_PRDRV_CM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_TXDLY_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_TXDLY_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG15_REG1_TXDLY_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_TXLASENDB_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_TXLASENDB_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_PRE_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_PRE_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_MAIN_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_MAIN_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_POST_AMP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_POST_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG16_REG1_POST_AMP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TAMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TAMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TAMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TXTESTEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TXTESTEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_ZTUNE_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_ZTUNE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_ZTUNE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG1_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG1_SLEW_CTRL_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG1_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_PAGE (918)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_eq_hold_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_eq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_eq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_eq_start_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_eq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_eq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_tap0_hold_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_tap0_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_tap0_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_tap0_start_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_tap0_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_tap0_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_reserved_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_reserved_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_reserved_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_timer_tap0_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG23_REG1_timer_tap0_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_z0_ok_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_z0_ok_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_z0_ok_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_z0_ok_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_SUMMER_CNT_MASK (0x7 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_BOOST_POST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_BOOST_POST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_BOOST_PRE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_BOOST_PRE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_80OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_80OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_80OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_80OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_85OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_85OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG27_REG1_85OHM_TX_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_AMP_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_ANA_SPD_1P25G_EXT_REG29_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_ANA_SPD_1P25G_EXT_REG29_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_ANA_SPD_1P25G_EXT_REG29_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_CKMDIO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_CKMDIO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_CKMDIO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_ICML_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_ICML_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_FIBER_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_FIBER_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_FIBER_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG29_REG1_FIBER_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_ANA_SPD_1P25G_EXT_REG30_1312_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_ANA_SPD_1P25G_EXT_REG30_1312_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_ANA_SPD_1P25G_EXT_REG30_1312_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CALSEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CALSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CALSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_FORCE_CAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_FORCE_CAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_FORCE_SEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_FORCE_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEON_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_LEON_CALI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_OOBS_TYP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG30_REG1_OOBS_TYP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG31_PAGE (919)
#define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG31_REG1_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG31_REG1_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_1P25G_EXT_REG31_REG1_RESERVED_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG00_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_adapt_mode_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_adapt_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_cali_debug_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_cali_debug_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_3P125G_REG00_REG1_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG01_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_CK_AMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_CK_AMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_CK_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_CLK_LA_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_offset_pc_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_offset_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_offset_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_INT_INIT_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_INT_INIT_MASK (0x7FF << RTL8295_SDS1_ANA_SPD_3P125G_REG01_REG1_INT_INIT_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG02_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_ST_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_ST_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_ST_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_tap1_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_tap1_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_tap1_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_cali_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG02_REG1_cali_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG03_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_cali_ini_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_cali_ini_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_cali_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_tap1_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_tap1_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_tap2_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG03_REG1_tap2_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG04_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_servo_ini_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_servo_ini_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap1_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap1_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap1_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap3_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap3_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap4_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG04_REG1_tap4_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG05_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_cali_pc_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_cali_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_cali_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap2_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap2_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap2_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap2_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap2_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap1_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG05_REG1_tap1_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG06_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_transition_only_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_transition_only_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_transition_only_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_offset_stable_cnt_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_DIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_DIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_tap4_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_tap4_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_tap3_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG06_REG1_tap3_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG07_PAGE (928)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_offset_divisor_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_offset_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_offset_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_offset_divisor_0_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG07_REG1_offset_divisor_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG08_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_offset_delay_cnt_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_tap2_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_tap2_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_tap2_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_tap2_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_tap2_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG08_REG1_tap2_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG09_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG09_REG1_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG09_REG1_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_3P125G_REG09_REG1_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG10_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG10_REG1_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG10_REG1_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_3P125G_REG10_REG1_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG11_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_LAST_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_LFPS_LAST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG11_REG1_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG12_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_tap1_hold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_tap1_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_tap1_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_tap25_hold_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_tap25_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_tap25_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS1_ANA_SPD_3P125G_REG12_REG1_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG13_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_ckinv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_ckinv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_ckinv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_servo_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_servo_start_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_servo_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG13_REG1_tap3_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG14_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_BER_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_BER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_EQ_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_EQ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_LPF_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG14_REG1_TIMER_LPF_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG15_PAGE (929)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_cali_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_cali_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_cali_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_load_in_init_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_load_in_init_MASK (0x7F << RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_dfe_adapt_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_3P125G_REG15_REG1_dfe_adapt_en_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG16_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap1_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap1_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap1_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG16_REG1_tap4_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG17_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_offset_divisor_1_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_offset_divisor_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_servo_gain_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_servo_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_servo_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_servo_hold_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_servo_hold_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG17_REG1_servo_hold_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG18_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_125M_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_125M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_125M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_start_timer_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_start_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_start_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_tap0_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_tap0_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_KI_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_KI_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_KI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_KP_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_KP_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_KP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG18_REG1_servo_ini_en_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG19_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_ck_sel_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_ck_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_ck_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_servo_trans_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_servo_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_servo_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_tap0_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_tap0_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_tap0_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_load_leq_init_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_load_leq_init_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_load_leq_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_tap25_start_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_tap25_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_tap25_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_vthp_init_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_vthp_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_vthp_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_vthn_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_vthn_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG19_REG1_vthn_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG20_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_CSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_CSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_OOBS_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_OOBS_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_ISEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_ISEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_PI_M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_tap0_threshold_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_tap0_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_CLK_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_CLK_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG20_REG1_CLK_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG21_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_EN_KOFFSET_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_SQU_TRI_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_SQU_TRI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_FORCERUN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RESET_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_EN_SELF_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG21_REG1_OOBS_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG22_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_FILTER_OUT_MASK (0x7F << RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_FILTER_OUT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_sample_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_sample_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_sample_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG22_REG1_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG23_PAGE (930)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_amp_offset_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_amp_offset_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_offset_pc_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQED_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQED_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQHOLD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQHOLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQHOLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQ_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG23_REG1_EQ_GAIN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG24_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_SELREG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_SELREG_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_code_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_code_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_code_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_gain_1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_gain_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_gain_2_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_gain_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_sign_prec_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG24_REG1_leq_sign_prec_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG25_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_gain_prec_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_gain_prec_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_hold_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_init_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG25_REG1_leq_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG26_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_sign_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_sign_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_sign_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_leq_sign_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_eye_dir_ini_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_eye_dir_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG1_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG27_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG28_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_eye_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_eye_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_eye_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_eye_step_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_eye_step_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_eye_step_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_offset_ini_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_offset_ini_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_offset_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_offset_ini_0_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG28_REG1_offset_ini_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG29_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_1_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_2_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_3_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_ini_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_manual_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_manual_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG29_REG1_offset_manual_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG30_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_seq_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_seq_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_seq_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_manual_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_trans_rlength_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_trans_rlength_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_REG30_REG1_trans_rlength_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_REG31_PAGE (931)
#define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_REG31_REG1_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_offset_divisor_2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_offset_divisor_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_offset_divisor_3_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_offset_divisor_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG00_REG1_z0_ok_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_SPDSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_SPDSEL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CLK_LC_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CLK_RG_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IB_FILTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_IB_FILTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_TX_SWING_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_TX_SWING_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG01_REG1_TX_SWING_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_hold_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_hold_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_tap0_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_tap0_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_TX_SWING25_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_TX_SWING25_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_IBRXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_IBRXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_IBTXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_IBTXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_servo_notrans_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_servo_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_servo_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_servo_inv_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_servo_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_servo_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_cali_gray_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_cali_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_z0_ok_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_z0_ok_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG02_REG1_z0_ok_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_max_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_max_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_init_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG03_REG1_tap0_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_stable_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_stable_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_stable_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_stable_range_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_stable_range_MASK (0x7F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_stable_range_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_BG_RBG2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG04_REG1_BG_RBG2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_record_limit_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_record_limit_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_record_limit_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_vth_threshold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_vth_threshold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_vth_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_vth_divisor_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_vth_divisor_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_vth_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_DYN_KP_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG05_REG1_DYN_KP_EN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_limit_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_limit_sel_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_limit_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_tap_divisor_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_tap_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_tap_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_servo_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG06_REG1_servo_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_PAGE (932)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_cali_loop_gain_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_cali_loop_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_loop_sel_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_loop_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_loop_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_servo_divisor_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_servo_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG07_REG1_servo_divisor_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap0_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap0_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap0_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_inv_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_inv_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_inv_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_inv_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_trans_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_trans_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_trans_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_cali_load_in_init_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_cali_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_SHIFT_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG08_REG1_SHIFT_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_debug_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_debug_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG09_REG1_debug_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_tap0_gain_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_tap0_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_tap0_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_gray_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_gray_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_tap0_adjust_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_tap0_adjust_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_vth_min_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_vth_min_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_vth_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_vth_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_vth_max_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG11_REG1_vth_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_tap1_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_tap1_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_th_min_en_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_th_min_en_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_th_min_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_coef_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_coef_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG12_REG1_coef_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_ZTEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_ZTEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_ZTEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap4_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap4_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap2_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap2_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap3_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG13_REG1_tap3_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap2_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap2_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap3_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap3_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap1_th_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG14_REG1_tap1_th_min_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_PAGE (933)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_tap4_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_tap4_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_PRE_EN_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_PRE_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_PRE_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_MAIN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_MAIN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_POST_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_POST_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_POST_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D0_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D1_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D2_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_BOOST_MAIN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_PRDRV_CM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_PRDRV_CM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_TXDLY_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_TXDLY_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG15_REG1_TXDLY_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_TXLASENDB_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_TXLASENDB_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_PRE_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_PRE_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_MAIN_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_MAIN_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_POST_AMP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_POST_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG16_REG1_POST_AMP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TAMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TAMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TAMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TXTESTEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TXTESTEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_ZTUNE_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_ZTUNE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_ZTUNE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG1_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG1_SLEW_CTRL_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG1_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_PAGE (934)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_eq_hold_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_eq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_eq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_eq_start_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_eq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_eq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_tap0_hold_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_tap0_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_tap0_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_tap0_start_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_tap0_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_tap0_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_reserved_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_reserved_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_reserved_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_timer_tap0_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG23_REG1_timer_tap0_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_z0_ok_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_z0_ok_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_z0_ok_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_z0_ok_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_SUMMER_CNT_MASK (0x7 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_BOOST_POST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_BOOST_POST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_BOOST_PRE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_BOOST_PRE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_80OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_80OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_80OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_80OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_85OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_85OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG27_REG1_85OHM_TX_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_AMP_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_ANA_SPD_3P125G_EXT_REG29_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_ANA_SPD_3P125G_EXT_REG29_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_ANA_SPD_3P125G_EXT_REG29_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_CKMDIO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_CKMDIO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_CKMDIO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_ICML_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_ICML_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_FIBER_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_FIBER_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_FIBER_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG29_REG1_FIBER_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_ANA_SPD_3P125G_EXT_REG30_1312_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_ANA_SPD_3P125G_EXT_REG30_1312_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_ANA_SPD_3P125G_EXT_REG30_1312_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CALSEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CALSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CALSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_FORCE_CAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_FORCE_CAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_FORCE_SEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_FORCE_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEON_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_LEON_CALI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_OOBS_TYP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG30_REG1_OOBS_TYP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG31_PAGE (935)
#define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG31_REG1_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG31_REG1_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_3P125G_EXT_REG31_REG1_RESERVED_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG00_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_adapt_mode_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_adapt_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_cali_debug_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_cali_debug_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_5G_REG00_REG1_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG01_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_CK_AMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_CK_AMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_CK_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_CLK_LA_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_offset_pc_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_offset_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_offset_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_INT_INIT_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_INT_INIT_MASK (0x7FF << RTL8295_SDS1_ANA_SPD_5G_REG01_REG1_INT_INIT_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG02_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_ST_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_ST_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_ST_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_tap1_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_tap1_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_tap1_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_cali_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG02_REG1_cali_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG03_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_cali_ini_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_cali_ini_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_cali_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_tap1_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_tap1_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_tap2_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG03_REG1_tap2_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG04_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_servo_ini_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_servo_ini_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap1_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap1_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap1_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap3_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap3_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap4_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG04_REG1_tap4_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG05_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_cali_pc_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_cali_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_cali_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap2_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap2_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap2_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap2_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap2_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap1_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG05_REG1_tap1_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG06_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_transition_only_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_transition_only_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_transition_only_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_offset_stable_cnt_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_DIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_DIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_tap4_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_tap4_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_tap3_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG06_REG1_tap3_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG07_PAGE (936)
#define RTL8295_SDS1_ANA_SPD_5G_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_offset_divisor_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_offset_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_offset_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_offset_divisor_0_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG07_REG1_offset_divisor_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG08_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_offset_delay_cnt_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_tap2_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_tap2_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_tap2_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_tap2_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_tap2_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG08_REG1_tap2_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG09_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_REG09_REG1_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG09_REG1_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_5G_REG09_REG1_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG10_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_REG10_REG1_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG10_REG1_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_5G_REG10_REG1_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG11_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_LAST_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_LFPS_LAST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG11_REG1_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG12_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_tap1_hold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_tap1_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_tap1_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_tap25_hold_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_tap25_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_tap25_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS1_ANA_SPD_5G_REG12_REG1_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG13_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_ckinv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_ckinv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_ckinv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_servo_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_servo_start_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_servo_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG13_REG1_tap3_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG14_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_BER_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_BER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_EQ_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_EQ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_LPF_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG14_REG1_TIMER_LPF_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG15_PAGE (937)
#define RTL8295_SDS1_ANA_SPD_5G_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_cali_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_cali_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_cali_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_load_in_init_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_load_in_init_MASK (0x7F << RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_dfe_adapt_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_5G_REG15_REG1_dfe_adapt_en_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG16_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap1_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap1_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap1_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG16_REG1_tap4_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG17_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_offset_divisor_1_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_offset_divisor_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_servo_gain_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_servo_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_servo_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_servo_hold_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_servo_hold_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG17_REG1_servo_hold_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG18_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_125M_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_125M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_125M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_start_timer_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_start_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_start_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_tap0_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_tap0_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_KI_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_KI_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_KI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_KP_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_KP_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_KP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG18_REG1_servo_ini_en_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG19_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_ck_sel_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_ck_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_ck_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_servo_trans_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_servo_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_servo_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_tap0_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_tap0_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_tap0_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_load_leq_init_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_load_leq_init_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_load_leq_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_tap25_start_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_tap25_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_tap25_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_vthp_init_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_vthp_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_vthp_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_vthn_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_vthn_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG19_REG1_vthn_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG20_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_CSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_CSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_OOBS_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_OOBS_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_ISEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_ISEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_PI_M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_tap0_threshold_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_tap0_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_CLK_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_CLK_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG20_REG1_CLK_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG21_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_EN_KOFFSET_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_SQU_TRI_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_SQU_TRI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_FORCERUN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RESET_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_EN_SELF_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG21_REG1_OOBS_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG22_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_FILTER_OUT_MASK (0x7F << RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_FILTER_OUT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_sample_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_sample_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_sample_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG22_REG1_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG23_PAGE (938)
#define RTL8295_SDS1_ANA_SPD_5G_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_amp_offset_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_amp_offset_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_offset_pc_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQED_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQED_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQHOLD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQHOLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQHOLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQ_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG23_REG1_EQ_GAIN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG24_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_SELREG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_SELREG_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_code_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_code_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_code_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_gain_1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_gain_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_gain_2_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_gain_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_sign_prec_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG24_REG1_leq_sign_prec_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG25_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_gain_prec_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_gain_prec_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_hold_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_init_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG25_REG1_leq_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG26_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_sign_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_sign_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_sign_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_leq_sign_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_eye_dir_ini_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_eye_dir_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG26_REG1_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG27_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_5G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG28_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_eye_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_eye_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_eye_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_eye_step_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_eye_step_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_eye_step_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_offset_ini_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_offset_ini_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_offset_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_offset_ini_0_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG28_REG1_offset_ini_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG29_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_1_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_2_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_3_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_ini_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_manual_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_manual_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG29_REG1_offset_manual_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG30_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_seq_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_seq_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_seq_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_manual_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_trans_rlength_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_trans_rlength_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_REG30_REG1_trans_rlength_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_REG31_PAGE (939)
#define RTL8295_SDS1_ANA_SPD_5G_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_REG31_REG1_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_offset_divisor_2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_offset_divisor_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_offset_divisor_3_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_offset_divisor_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG00_REG1_z0_ok_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_SPDSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_SPDSEL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CLK_LC_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CLK_RG_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IB_FILTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_IB_FILTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_TX_SWING_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_TX_SWING_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG01_REG1_TX_SWING_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_hold_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_hold_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_tap0_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_tap0_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_TX_SWING25_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_TX_SWING25_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_IBRXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_IBRXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_IBTXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_IBTXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_servo_notrans_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_servo_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_servo_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_servo_inv_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_servo_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_servo_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_cali_gray_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_cali_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_z0_ok_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_z0_ok_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG02_REG1_z0_ok_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_max_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_max_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_init_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG03_REG1_tap0_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_stable_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_stable_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_stable_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_stable_range_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_stable_range_MASK (0x7F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_stable_range_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_BG_RBG2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG04_REG1_BG_RBG2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_record_limit_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_record_limit_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_record_limit_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_vth_threshold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_vth_threshold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_vth_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_vth_divisor_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_vth_divisor_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_vth_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_DYN_KP_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG05_REG1_DYN_KP_EN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_limit_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_limit_sel_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_limit_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_tap_divisor_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_tap_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_tap_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_servo_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG06_REG1_servo_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_PAGE (940)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_cali_loop_gain_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_cali_loop_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_loop_sel_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_loop_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_loop_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_servo_divisor_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_servo_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG07_REG1_servo_divisor_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap0_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap0_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap0_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_inv_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_inv_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_inv_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_inv_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_trans_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_trans_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_trans_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_cali_load_in_init_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_cali_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_SHIFT_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG08_REG1_SHIFT_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_debug_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_debug_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG09_REG1_debug_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_tap0_gain_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_tap0_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_tap0_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_gray_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_gray_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_tap0_adjust_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_tap0_adjust_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_vth_min_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_vth_min_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_vth_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_vth_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_vth_max_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG11_REG1_vth_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_tap1_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_tap1_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_th_min_en_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_th_min_en_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_th_min_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_coef_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_coef_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG12_REG1_coef_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_ZTEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_ZTEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_ZTEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap4_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap4_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap2_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap2_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap3_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG13_REG1_tap3_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap2_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap2_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap3_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap3_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap1_th_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG14_REG1_tap1_th_min_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_PAGE (941)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_tap4_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_tap4_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_PRE_EN_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_PRE_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_PRE_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_MAIN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_MAIN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_POST_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_POST_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_POST_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D0_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D1_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D2_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_BOOST_MAIN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_PRDRV_CM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_PRDRV_CM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_TXDLY_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_TXDLY_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG15_REG1_TXDLY_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_TXLASENDB_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_TXLASENDB_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_PRE_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_PRE_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_MAIN_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_MAIN_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_POST_AMP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_POST_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG16_REG1_POST_AMP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TAMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TAMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TAMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TXTESTEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TXTESTEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_ZTUNE_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_ZTUNE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_ZTUNE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG1_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG1_SLEW_CTRL_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG1_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_PAGE (942)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_eq_hold_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_eq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_eq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_eq_start_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_eq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_eq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_tap0_hold_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_tap0_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_tap0_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_tap0_start_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_tap0_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_tap0_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_reserved_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_reserved_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_reserved_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_timer_tap0_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG23_REG1_timer_tap0_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_z0_ok_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_z0_ok_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_z0_ok_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_z0_ok_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_SUMMER_CNT_MASK (0x7 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_BOOST_POST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_BOOST_POST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_BOOST_PRE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_BOOST_PRE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_80OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_80OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_80OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_80OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_85OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_85OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG27_REG1_85OHM_TX_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_AMP_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_ANA_SPD_5G_EXT_REG29_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_ANA_SPD_5G_EXT_REG29_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_ANA_SPD_5G_EXT_REG29_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_CKMDIO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_CKMDIO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_CKMDIO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_ICML_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_ICML_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_FIBER_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_FIBER_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_FIBER_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG29_REG1_FIBER_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_ANA_SPD_5G_EXT_REG30_1312_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_ANA_SPD_5G_EXT_REG30_1312_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_ANA_SPD_5G_EXT_REG30_1312_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CALSEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CALSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CALSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_FORCE_CAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_FORCE_CAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_FORCE_SEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_FORCE_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEON_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_LEON_CALI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_OOBS_TYP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_5G_EXT_REG30_REG1_OOBS_TYP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG31_PAGE (943)
#define RTL8295_SDS1_ANA_SPD_5G_EXT_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG31_REG1_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_5G_EXT_REG31_REG1_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_5G_EXT_REG31_REG1_RESERVED_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG00_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_adapt_mode_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_adapt_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_cali_debug_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_cali_debug_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_6G_REG00_REG1_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG01_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_CK_AMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_CK_AMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_CK_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_CLK_LA_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_offset_pc_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_offset_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_offset_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_INT_INIT_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_INT_INIT_MASK (0x7FF << RTL8295_SDS1_ANA_SPD_6G_REG01_REG1_INT_INIT_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG02_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_ST_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_ST_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_ST_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_tap1_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_tap1_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_tap1_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_cali_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG02_REG1_cali_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG03_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_cali_ini_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_cali_ini_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_cali_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_tap1_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_tap1_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_tap2_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG03_REG1_tap2_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG04_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_servo_ini_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_servo_ini_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap1_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap1_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap1_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap3_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap3_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap4_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG04_REG1_tap4_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG05_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_cali_pc_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_cali_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_cali_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap2_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap2_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap2_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap2_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap2_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap1_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG05_REG1_tap1_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG06_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_transition_only_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_transition_only_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_transition_only_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_offset_stable_cnt_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_DIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_DIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_tap4_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_tap4_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_tap3_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG06_REG1_tap3_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG07_PAGE (976)
#define RTL8295_SDS1_ANA_SPD_6G_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_offset_divisor_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_offset_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_offset_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_offset_divisor_0_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG07_REG1_offset_divisor_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG08_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_offset_delay_cnt_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_tap2_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_tap2_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_tap2_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_tap2_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_tap2_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG08_REG1_tap2_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG09_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_REG09_REG1_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG09_REG1_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_6G_REG09_REG1_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG10_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_REG10_REG1_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG10_REG1_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_6G_REG10_REG1_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG11_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_LAST_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_LFPS_LAST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG11_REG1_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG12_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_tap1_hold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_tap1_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_tap1_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_tap25_hold_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_tap25_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_tap25_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS1_ANA_SPD_6G_REG12_REG1_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG13_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_ckinv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_ckinv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_ckinv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_servo_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_servo_start_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_servo_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG13_REG1_tap3_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG14_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_BER_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_BER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_EQ_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_EQ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_LPF_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG14_REG1_TIMER_LPF_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG15_PAGE (977)
#define RTL8295_SDS1_ANA_SPD_6G_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_cali_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_cali_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_cali_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_load_in_init_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_load_in_init_MASK (0x7F << RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_dfe_adapt_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_6G_REG15_REG1_dfe_adapt_en_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG16_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap1_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap1_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap1_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG16_REG1_tap4_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG17_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_offset_divisor_1_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_offset_divisor_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_servo_gain_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_servo_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_servo_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_servo_hold_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_servo_hold_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG17_REG1_servo_hold_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG18_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_125M_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_125M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_125M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_start_timer_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_start_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_start_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_tap0_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_tap0_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_KI_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_KI_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_KI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_KP_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_KP_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_KP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG18_REG1_servo_ini_en_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG19_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_ck_sel_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_ck_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_ck_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_servo_trans_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_servo_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_servo_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_tap0_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_tap0_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_tap0_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_load_leq_init_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_load_leq_init_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_load_leq_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_tap25_start_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_tap25_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_tap25_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_vthp_init_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_vthp_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_vthp_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_vthn_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_vthn_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG19_REG1_vthn_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG20_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_CSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_CSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_OOBS_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_OOBS_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_ISEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_ISEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_PI_M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_tap0_threshold_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_tap0_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_CLK_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_CLK_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG20_REG1_CLK_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG21_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_EN_KOFFSET_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_SQU_TRI_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_SQU_TRI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_FORCERUN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RESET_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_EN_SELF_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG21_REG1_OOBS_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG22_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_FILTER_OUT_MASK (0x7F << RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_FILTER_OUT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_sample_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_sample_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_sample_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG22_REG1_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG23_PAGE (978)
#define RTL8295_SDS1_ANA_SPD_6G_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_amp_offset_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_amp_offset_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_offset_pc_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQED_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQED_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQHOLD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQHOLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQHOLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQ_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG23_REG1_EQ_GAIN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG24_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_SELREG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_SELREG_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_code_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_code_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_code_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_gain_1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_gain_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_gain_2_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_gain_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_sign_prec_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG24_REG1_leq_sign_prec_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG25_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_gain_prec_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_gain_prec_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_hold_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_init_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG25_REG1_leq_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG26_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_sign_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_sign_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_sign_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_leq_sign_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_eye_dir_ini_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_eye_dir_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG26_REG1_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG27_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_6G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG28_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_eye_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_eye_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_eye_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_eye_step_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_eye_step_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_eye_step_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_offset_ini_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_offset_ini_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_offset_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_offset_ini_0_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG28_REG1_offset_ini_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG29_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_1_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_2_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_3_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_ini_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_manual_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_manual_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG29_REG1_offset_manual_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG30_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_seq_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_seq_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_seq_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_manual_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_trans_rlength_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_trans_rlength_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_REG30_REG1_trans_rlength_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_REG31_PAGE (979)
#define RTL8295_SDS1_ANA_SPD_6G_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_REG31_REG1_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_offset_divisor_2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_offset_divisor_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_offset_divisor_3_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_offset_divisor_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG00_REG1_z0_ok_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_SPDSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_SPDSEL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CLK_LC_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CLK_RG_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IB_FILTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_IB_FILTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_TX_SWING_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_TX_SWING_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG01_REG1_TX_SWING_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_hold_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_hold_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_tap0_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_tap0_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_TX_SWING25_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_TX_SWING25_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_IBRXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_IBRXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_IBTXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_IBTXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_servo_notrans_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_servo_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_servo_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_servo_inv_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_servo_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_servo_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_cali_gray_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_cali_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_z0_ok_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_z0_ok_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG02_REG1_z0_ok_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_max_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_max_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_init_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG03_REG1_tap0_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_stable_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_stable_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_stable_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_stable_range_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_stable_range_MASK (0x7F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_stable_range_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_BG_RBG2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG04_REG1_BG_RBG2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_record_limit_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_record_limit_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_record_limit_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_vth_threshold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_vth_threshold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_vth_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_vth_divisor_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_vth_divisor_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_vth_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_DYN_KP_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG05_REG1_DYN_KP_EN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_limit_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_limit_sel_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_limit_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_tap_divisor_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_tap_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_tap_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_servo_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG06_REG1_servo_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_PAGE (980)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_cali_loop_gain_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_cali_loop_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_loop_sel_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_loop_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_loop_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_servo_divisor_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_servo_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG07_REG1_servo_divisor_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap0_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap0_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap0_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_inv_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_inv_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_inv_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_inv_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_trans_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_trans_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_trans_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_cali_load_in_init_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_cali_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_SHIFT_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG08_REG1_SHIFT_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_debug_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_debug_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG09_REG1_debug_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_tap0_gain_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_tap0_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_tap0_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_gray_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_gray_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_tap0_adjust_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_tap0_adjust_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_vth_min_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_vth_min_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_vth_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_vth_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_vth_max_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG11_REG1_vth_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_tap1_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_tap1_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_th_min_en_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_th_min_en_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_th_min_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_coef_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_coef_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG12_REG1_coef_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_ZTEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_ZTEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_ZTEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap4_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap4_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap2_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap2_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap3_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG13_REG1_tap3_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap2_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap2_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap3_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap3_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap1_th_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG14_REG1_tap1_th_min_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_PAGE (981)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_tap4_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_tap4_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_PRE_EN_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_PRE_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_PRE_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_MAIN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_MAIN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_POST_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_POST_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_POST_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D0_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D1_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D2_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_BOOST_MAIN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_PRDRV_CM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_PRDRV_CM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_TXDLY_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_TXDLY_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG15_REG1_TXDLY_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_TXLASENDB_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_TXLASENDB_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_PRE_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_PRE_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_MAIN_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_MAIN_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_POST_AMP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_POST_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG16_REG1_POST_AMP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TAMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TAMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TAMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TXTESTEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TXTESTEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_ZTUNE_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_ZTUNE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_ZTUNE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG1_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG1_SLEW_CTRL_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG1_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_PAGE (982)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_eq_hold_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_eq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_eq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_eq_start_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_eq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_eq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_tap0_hold_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_tap0_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_tap0_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_tap0_start_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_tap0_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_tap0_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_reserved_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_reserved_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_reserved_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_timer_tap0_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG23_REG1_timer_tap0_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_z0_ok_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_z0_ok_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_z0_ok_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_z0_ok_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_SUMMER_CNT_MASK (0x7 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_BOOST_POST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_BOOST_POST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_BOOST_PRE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_BOOST_PRE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_80OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_80OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_80OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_80OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_85OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_85OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG27_REG1_85OHM_TX_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_AMP_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_ANA_SPD_6G_EXT_REG29_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_ANA_SPD_6G_EXT_REG29_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_ANA_SPD_6G_EXT_REG29_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_CKMDIO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_CKMDIO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_CKMDIO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_ICML_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_ICML_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_FIBER_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_FIBER_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_FIBER_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG29_REG1_FIBER_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_ANA_SPD_6G_EXT_REG30_1312_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_ANA_SPD_6G_EXT_REG30_1312_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_ANA_SPD_6G_EXT_REG30_1312_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CALSEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CALSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CALSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_FORCE_CAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_FORCE_CAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_FORCE_SEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_FORCE_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEON_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_LEON_CALI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_OOBS_TYP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_6G_EXT_REG30_REG1_OOBS_TYP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG31_PAGE (983)
#define RTL8295_SDS1_ANA_SPD_6G_EXT_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG31_REG1_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_6G_EXT_REG31_REG1_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_6G_EXT_REG31_REG1_RESERVED_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_adapt_mode_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_adapt_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_cali_debug_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_cali_debug_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_10P3125G_REG00_REG1_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_CK_AMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_CK_AMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_CK_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_CLK_LA_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_offset_pc_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_offset_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_offset_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_INT_INIT_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_INT_INIT_MASK (0x7FF << RTL8295_SDS1_ANA_SPD_10P3125G_REG01_REG1_INT_INIT_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_ST_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_ST_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_ST_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_tap1_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_tap1_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_tap1_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_cali_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG02_REG1_cali_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_cali_ini_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_cali_ini_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_cali_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_tap1_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_tap1_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_tap2_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG03_REG1_tap2_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_servo_ini_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_servo_ini_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap1_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap1_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap1_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap3_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap3_init_even_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap4_init_even_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG04_REG1_tap4_init_even_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_cali_pc_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_cali_pc_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_cali_pc_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap2_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap2_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap2_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap2_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap2_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap1_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG05_REG1_tap1_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_transition_only_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_transition_only_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_transition_only_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_offset_stable_cnt_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_DIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_DIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_tap4_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_tap4_init_odd_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_tap3_init_odd_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG06_REG1_tap3_init_odd_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_PAGE (952)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_offset_divisor_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_offset_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_offset_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_offset_divisor_0_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG07_REG1_offset_divisor_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_offset_delay_cnt_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_tap2_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_tap2_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_tap2_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_tap2_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_tap2_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG08_REG1_tap2_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG09_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG09_REG1_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG09_REG1_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_10P3125G_REG09_REG1_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG10_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG10_REG1_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG10_REG1_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_10P3125G_REG10_REG1_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_LAST_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_LFPS_LAST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG11_REG1_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_tap1_hold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_tap1_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_tap1_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_tap25_hold_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_tap25_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_tap25_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS1_ANA_SPD_10P3125G_REG12_REG1_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_ckinv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_ckinv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_ckinv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_servo_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_servo_start_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_servo_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG13_REG1_tap3_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_BER_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_BER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_EQ_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_EQ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_LPF_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG14_REG1_TIMER_LPF_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_PAGE (953)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_cali_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_cali_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_cali_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_load_in_init_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_load_in_init_MASK (0x7F << RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_dfe_adapt_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_10P3125G_REG15_REG1_dfe_adapt_en_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap1_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap1_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap1_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_gain_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG16_REG1_tap4_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_offset_divisor_1_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_offset_divisor_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_servo_gain_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_servo_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_servo_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_servo_hold_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_servo_hold_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG17_REG1_servo_hold_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_125M_MODE_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_125M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_125M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_start_timer_en_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_start_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_start_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_tap0_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_tap0_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_KI_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_KI_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_KI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_KP_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_KP_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_KP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG18_REG1_servo_ini_en_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_ck_sel_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_ck_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_ck_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_servo_trans_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_servo_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_servo_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_tap0_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_tap0_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_tap0_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_load_leq_init_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_load_leq_init_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_load_leq_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_tap25_start_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_tap25_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_tap25_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_vthp_init_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_vthp_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_vthp_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_vthn_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_vthn_init_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG19_REG1_vthn_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_CSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_CSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_OOBS_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_OOBS_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_ISEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_ISEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_M_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_PI_M_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_tap0_threshold_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_tap0_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_CLK_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_CLK_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG20_REG1_CLK_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_EN_KOFFSET_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_SQU_TRI_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_SQU_TRI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_EN_TEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_FORCERUN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RESET_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_EN_SELF_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG21_REG1_OOBS_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_FILTER_OUT_MASK (0x7F << RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_FILTER_OUT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_sample_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_sample_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_sample_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG22_REG1_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_PAGE (954)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_amp_offset_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_amp_offset_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_offset_pc_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQED_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQED_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQHOLD_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQHOLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQHOLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQ_GAIN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG23_REG1_EQ_GAIN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_SELREG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_SELREG_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_code_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_code_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_code_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_gain_1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_gain_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_gain_2_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_gain_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_sign_prec_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG24_REG1_leq_sign_prec_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_gain_prec_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_gain_prec_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_hold_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_min_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_init_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG25_REG1_leq_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_start_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_sign_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_sign_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_sign_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_leq_sign_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_eye_dir_ini_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_eye_dir_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_EYE_PI_EN_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG1_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG27_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_eye_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_eye_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_eye_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_eye_step_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_eye_step_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_eye_step_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_offset_ini_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_offset_ini_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_offset_ini_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_offset_ini_0_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG28_REG1_offset_ini_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_1_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_2_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_3_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_ini_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_manual_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_manual_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG29_REG1_offset_manual_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_seq_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_seq_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_seq_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_manual_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_trans_rlength_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_trans_rlength_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_REG30_REG1_trans_rlength_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_PAGE (955)
#define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_REG31_REG1_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_offset_divisor_2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_offset_divisor_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_offset_divisor_3_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_offset_divisor_3_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_0_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_0_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_1_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_3_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG00_REG1_z0_ok_3_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_SPDSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_SPDSEL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CLK_LC_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CLK_RG_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IB_FILTER_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_IB_FILTER_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_TX_SWING_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_TX_SWING_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG01_REG1_TX_SWING_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_hold_timer_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_hold_timer_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_tap0_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_tap0_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_TX_SWING25_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_TX_SWING25_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_IBRXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_IBRXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_IBTXSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_IBTXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_servo_notrans_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_servo_notrans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_servo_notrans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_servo_inv_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_servo_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_servo_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_cali_gray_en_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_cali_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_z0_ok_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_z0_ok_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG02_REG1_z0_ok_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_max_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_max_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_max_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_init_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_init_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG03_REG1_tap0_init_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_stable_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_stable_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_stable_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_stable_range_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_stable_range_MASK (0x7F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_stable_range_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_BG_RBG2_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG04_REG1_BG_RBG2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_record_limit_en_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_record_limit_en_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_record_limit_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_vth_threshold_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_vth_threshold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_vth_threshold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_vth_divisor_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_vth_divisor_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_vth_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_DYN_KP_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG05_REG1_DYN_KP_EN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_limit_sel_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_limit_sel_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_limit_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_tap_divisor_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_tap_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_tap_divisor_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_servo_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG06_REG1_servo_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_PAGE (956)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_cali_loop_gain_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_cali_loop_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_loop_sel_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_loop_sel_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_loop_sel_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_servo_divisor_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_servo_divisor_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG07_REG1_servo_divisor_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap0_inv_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap0_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap0_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_inv_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_inv_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_inv_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_inv_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_inv_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_inv_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_trans_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_trans_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_trans_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_trans_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_trans_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_trans_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_trans_mode_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_cali_load_in_init_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_cali_load_in_init_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_SHIFT_INV_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG08_REG1_SHIFT_INV_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_debug_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_debug_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG09_REG1_debug_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_tap0_gain_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_tap0_gain_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_tap0_gain_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG10_REG1_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_gray_en_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_gray_en_MASK (0x7F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_gray_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_tap0_adjust_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_tap0_adjust_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_vth_min_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_vth_min_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_vth_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_vth_max_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_vth_max_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG11_REG1_vth_max_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_tap1_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_tap1_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_th_min_en_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_th_min_en_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_th_min_en_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_coef_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_coef_sel_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG12_REG1_coef_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_ZTEST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_ZTEST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_ZTEST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap4_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap4_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap2_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap2_stable_th_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap3_stable_th_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG13_REG1_tap3_stable_th_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap2_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap2_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap3_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap3_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap1_th_min_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG14_REG1_tap1_th_min_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_PAGE (957)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_tap4_th_min_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_tap4_th_min_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_PRE_EN_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_PRE_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_PRE_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_MAIN_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_MAIN_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_POST_EN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_POST_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_POST_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D0_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D1_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D2_PN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_BOOST_MAIN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_PRDRV_CM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_PRDRV_CM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_TXDLY_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_TXDLY_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG15_REG1_TXDLY_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_TXLASENDB_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_TXLASENDB_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_PRE_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_PRE_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_MAIN_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_MAIN_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_POST_AMP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_POST_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG16_REG1_POST_AMP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TAMP_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TAMP_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TAMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TXTESTEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TXTESTEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_ZTUNE_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_ZTUNE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_ZTUNE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SPDSEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG17_REG1_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG1_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG1_SLEW_CTRL_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG1_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_PAGE (958)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_eq_hold_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_eq_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_eq_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_eq_start_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_eq_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_eq_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_tap0_hold_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_tap0_hold_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_tap0_hold_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_tap0_start_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_tap0_start_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_tap0_start_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_reserved_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_reserved_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_reserved_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_timer_tap0_sel_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG23_REG1_timer_tap0_sel_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG (16)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_z0_ok_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_z0_ok_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG24_REG1_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG (17)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_z0_ok_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_z0_ok_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG25_REG1_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG (18)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG26_REG1_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG (19)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_SUMMER_CNT_MASK (0x7 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_BOOST_POST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_BOOST_POST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_BOOST_PRE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_BOOST_PRE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_80OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_80OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_80OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_80OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_85OHM_RX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_85OHM_RX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG27_REG1_85OHM_TX_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG (20)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG28_REG1_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG (21)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_AMP_OFFSET (11)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_AMP_MASK (0x1F << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_AMP_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_ANA_SPD_10P3125G_EXT_REG29_06_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_ANA_SPD_10P3125G_EXT_REG29_06_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_ANA_SPD_10P3125G_EXT_REG29_06_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_CKMDIO_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_CKMDIO_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_CKMDIO_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_ICML_SEL_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_ICML_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_FIBER_MODE_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_FIBER_MODE_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_FIBER_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG29_REG1_FIBER_CALI_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG (22)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_ANA_SPD_10P3125G_EXT_REG30_1312_OFFSET (12)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_ANA_SPD_10P3125G_EXT_REG30_1312_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_ANA_SPD_10P3125G_EXT_REG30_1312_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CALSEL_OFFSET (9)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CALSEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CALSEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_FORCE_CAL_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_FORCE_CAL_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_FORCE_SEN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_FORCE_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEON_CALI_MASK (0x3 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_LEON_CALI_OFFSET)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_OOBS_TYP_MASK (0x1 << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG30_REG1_OOBS_TYP_OFFSET)

#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG31_PAGE (959)
#define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG31_REG (23)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG31_REG1_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG31_REG1_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS1_ANA_SPD_10P3125G_EXT_REG31_REG1_RESERVED_1500_OFFSET)

/*
 * Feature: SDS4
 */
#define RTL8295_SDS4_SDS_REG00_PAGE (1024)
#define RTL8295_SDS4_SDS_REG00_REG (16)
  #define RTL8295_SDS4_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS4_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS4_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS4_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS4_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS4_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS4_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS4_SDS_REG01_PAGE (1024)
#define RTL8295_SDS4_SDS_REG01_REG (17)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS4_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS4_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS4_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS4_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS4_SDS_REG02_PAGE (1024)
#define RTL8295_SDS4_SDS_REG02_REG (18)
  #define RTL8295_SDS4_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS4_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS4_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS4_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS4_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS4_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS4_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS4_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS4_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS4_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS4_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS4_SDS_REG03_PAGE (1024)
#define RTL8295_SDS4_SDS_REG03_REG (19)
  #define RTL8295_SDS4_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS4_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS4_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS4_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS4_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS4_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS4_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS4_SDS_REG04_PAGE (1024)
#define RTL8295_SDS4_SDS_REG04_REG (20)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS4_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS4_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS4_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS4_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS4_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS4_SDS_REG05_PAGE (1024)
#define RTL8295_SDS4_SDS_REG05_REG (21)
  #define RTL8295_SDS4_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS4_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS4_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS4_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS4_SDS_REG06_PAGE (1024)
#define RTL8295_SDS4_SDS_REG06_REG (22)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS4_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS4_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS4_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS4_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS4_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS4_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS4_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS4_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS4_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS4_SDS_REG07_PAGE (1024)
#define RTL8295_SDS4_SDS_REG07_REG (23)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS4_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS4_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS4_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS4_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS4_SDS_REG08_PAGE (1025)
#define RTL8295_SDS4_SDS_REG08_REG (16)
  #define RTL8295_SDS4_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS4_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS4_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS4_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS4_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS4_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS4_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS4_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS4_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS4_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS4_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS4_SDS_REG09_PAGE (1025)
#define RTL8295_SDS4_SDS_REG09_REG (17)
  #define RTL8295_SDS4_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS4_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS4_SDS_REG10_PAGE (1025)
#define RTL8295_SDS4_SDS_REG10_REG (18)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS4_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS4_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS4_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS4_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS4_SDS_REG11_PAGE (1025)
#define RTL8295_SDS4_SDS_REG11_REG (19)
  #define RTL8295_SDS4_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS4_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS4_SDS_REG12_PAGE (1025)
#define RTL8295_SDS4_SDS_REG12_REG (20)
  #define RTL8295_SDS4_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS4_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS4_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS4_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS4_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS4_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS4_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS4_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS4_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS4_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS4_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS4_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS4_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS4_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS4_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS4_SDS_REG13_PAGE (1025)
#define RTL8295_SDS4_SDS_REG13_REG (21)
  #define RTL8295_SDS4_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS4_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS4_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS4_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS4_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS4_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS4_SDS_REG14_PAGE (1025)
#define RTL8295_SDS4_SDS_REG14_REG (22)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS4_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS4_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS4_SDS_REG15_PAGE (1025)
#define RTL8295_SDS4_SDS_REG15_REG (23)
  #define RTL8295_SDS4_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS4_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS4_SDS_REG16_PAGE (1026)
#define RTL8295_SDS4_SDS_REG16_REG (16)
  #define RTL8295_SDS4_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS4_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS4_SDS_REG17_PAGE (1026)
#define RTL8295_SDS4_SDS_REG17_REG (17)
  #define RTL8295_SDS4_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS4_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS4_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS4_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS4_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS4_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS4_SDS_REG18_PAGE (1026)
#define RTL8295_SDS4_SDS_REG18_REG (18)
  #define RTL8295_SDS4_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS4_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS4_SDS_REG19_PAGE (1026)
#define RTL8295_SDS4_SDS_REG19_REG (19)
  #define RTL8295_SDS4_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS4_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS4_SDS_REG20_PAGE (1026)
#define RTL8295_SDS4_SDS_REG20_REG (20)
  #define RTL8295_SDS4_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS4_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS4_SDS_REG21_PAGE (1026)
#define RTL8295_SDS4_SDS_REG21_REG (21)
  #define RTL8295_SDS4_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS4_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS4_SDS_REG22_PAGE (1026)
#define RTL8295_SDS4_SDS_REG22_REG (22)
  #define RTL8295_SDS4_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS4_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS4_SDS_REG23_PAGE (1026)
#define RTL8295_SDS4_SDS_REG23_REG (23)
  #define RTL8295_SDS4_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS4_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS4_SDS_REG24_PAGE (1027)
#define RTL8295_SDS4_SDS_REG24_REG (16)
  #define RTL8295_SDS4_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS4_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS4_SDS_REG25_PAGE (1027)
#define RTL8295_SDS4_SDS_REG25_REG (17)
  #define RTL8295_SDS4_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS4_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS4_SDS_REG26_PAGE (1027)
#define RTL8295_SDS4_SDS_REG26_REG (18)
  #define RTL8295_SDS4_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS4_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS4_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS4_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS4_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS4_SDS_REG27_PAGE (1027)
#define RTL8295_SDS4_SDS_REG27_REG (19)
  #define RTL8295_SDS4_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS4_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS4_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS4_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS4_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS4_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS4_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS4_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS4_SDS_REG28_PAGE (1027)
#define RTL8295_SDS4_SDS_REG28_REG (20)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS4_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS4_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS4_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS4_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS4_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS4_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS4_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS4_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS4_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS4_SDS_REG29_PAGE (1027)
#define RTL8295_SDS4_SDS_REG29_REG (21)
  #define RTL8295_SDS4_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS4_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS4_SDS_REG30_PAGE (1027)
#define RTL8295_SDS4_SDS_REG30_REG (22)
  #define RTL8295_SDS4_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS4_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS4_SDS_REG31_PAGE (1027)
#define RTL8295_SDS4_SDS_REG31_REG (23)
  #define RTL8295_SDS4_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS4_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS4_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG00_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS4_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG01_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG02_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS4_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG03_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS4_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG04_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS4_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG05_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS4_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG06_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS4_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG07_PAGE (1028)
#define RTL8295_SDS4_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG08_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS4_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG09_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG10_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS4_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG11_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG12_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS4_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG13_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS4_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG14_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG15_PAGE (1029)
#define RTL8295_SDS4_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS4_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG16_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS4_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG17_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS4_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG18_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS4_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG19_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS4_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS4_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG20_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG21_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS4_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG22_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS4_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG23_PAGE (1030)
#define RTL8295_SDS4_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS4_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG24_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS4_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG25_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS4_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG26_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG27_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS4_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG28_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS4_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS4_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG29_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS4_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG30_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS4_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS4_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS4_SDS_EXT_REG31_PAGE (1031)
#define RTL8295_SDS4_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS4_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS4_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS4_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS4_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS4_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS4_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS4_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS4_FIB_REG00_PAGE (1032)
#define RTL8295_SDS4_FIB_REG00_REG (16)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS4_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS4_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS4_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS4_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS4_FIB_REG01_PAGE (1032)
#define RTL8295_SDS4_FIB_REG01_REG (17)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS4_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS4_FIB_REG02_PAGE (1032)
#define RTL8295_SDS4_FIB_REG02_REG (18)
  #define RTL8295_SDS4_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS4_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS4_FIB_REG03_PAGE (1032)
#define RTL8295_SDS4_FIB_REG03_REG (19)
  #define RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS4_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS4_FIB_REG04_PAGE (1032)
#define RTL8295_SDS4_FIB_REG04_REG (20)
  #define RTL8295_SDS4_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS4_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS4_FIB_REG05_PAGE (1032)
#define RTL8295_SDS4_FIB_REG05_REG (21)
  #define RTL8295_SDS4_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS4_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS4_FIB_REG06_PAGE (1032)
#define RTL8295_SDS4_FIB_REG06_REG (22)
  #define RTL8295_SDS4_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS4_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS4_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS4_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS4_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS4_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS4_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS4_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS4_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS4_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS4_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS4_FIB_REG07_PAGE (1032)
#define RTL8295_SDS4_FIB_REG07_REG (23)
  #define RTL8295_SDS4_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS4_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS4_FIB_REG08_PAGE (1033)
#define RTL8295_SDS4_FIB_REG08_REG (16)
  #define RTL8295_SDS4_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS4_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS4_FIB_REG09_PAGE (1033)
#define RTL8295_SDS4_FIB_REG09_REG (17)
  #define RTL8295_SDS4_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS4_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS4_FIB_REG10_PAGE (1033)
#define RTL8295_SDS4_FIB_REG10_REG (18)
  #define RTL8295_SDS4_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS4_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS4_FIB_REG11_PAGE (1033)
#define RTL8295_SDS4_FIB_REG11_REG (19)
  #define RTL8295_SDS4_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS4_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS4_FIB_REG12_PAGE (1033)
#define RTL8295_SDS4_FIB_REG12_REG (20)
  #define RTL8295_SDS4_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS4_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS4_FIB_REG13_PAGE (1033)
#define RTL8295_SDS4_FIB_REG13_REG (21)
  #define RTL8295_SDS4_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS4_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS4_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS4_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS4_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS4_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS4_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS4_FIB_REG14_PAGE (1033)
#define RTL8295_SDS4_FIB_REG14_REG (22)
  #define RTL8295_SDS4_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS4_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS4_FIB_REG15_PAGE (1033)
#define RTL8295_SDS4_FIB_REG15_REG (23)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS4_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS4_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS4_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS4_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS4_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS4_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS4_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS4_FIB_REG16_PAGE (1034)
#define RTL8295_SDS4_FIB_REG16_REG (16)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS4_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS4_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS4_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS4_FIB_REG17_PAGE (1034)
#define RTL8295_SDS4_FIB_REG17_REG (17)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS4_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS4_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS4_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS4_FIB_REG18_PAGE (1034)
#define RTL8295_SDS4_FIB_REG18_REG (18)
  #define RTL8295_SDS4_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS4_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS4_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS4_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS4_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS4_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS4_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS4_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS4_FIB_REG19_PAGE (1034)
#define RTL8295_SDS4_FIB_REG19_REG (19)
  #define RTL8295_SDS4_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS4_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS4_FIB_REG20_PAGE (1034)
#define RTL8295_SDS4_FIB_REG20_REG (20)
  #define RTL8295_SDS4_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS4_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS4_FIB_REG21_PAGE (1034)
#define RTL8295_SDS4_FIB_REG21_REG (21)
  #define RTL8295_SDS4_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS4_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS4_FIB_REG22_PAGE (1034)
#define RTL8295_SDS4_FIB_REG22_REG (22)
  #define RTL8295_SDS4_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS4_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS4_FIB_REG23_PAGE (1034)
#define RTL8295_SDS4_FIB_REG23_REG (23)
  #define RTL8295_SDS4_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS4_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS4_FIB_REG24_PAGE (1035)
#define RTL8295_SDS4_FIB_REG24_REG (16)
  #define RTL8295_SDS4_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS4_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS4_FIB_REG25_PAGE (1035)
#define RTL8295_SDS4_FIB_REG25_REG (17)
  #define RTL8295_SDS4_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS4_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS4_FIB_REG26_PAGE (1035)
#define RTL8295_SDS4_FIB_REG26_REG (18)
  #define RTL8295_SDS4_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS4_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS4_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS4_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS4_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS4_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS4_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS4_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS4_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS4_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS4_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS4_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS4_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS4_FIB_REG27_PAGE (1035)
#define RTL8295_SDS4_FIB_REG27_REG (19)
  #define RTL8295_SDS4_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS4_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS4_FIB_REG28_PAGE (1035)
#define RTL8295_SDS4_FIB_REG28_REG (20)
  #define RTL8295_SDS4_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS4_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS4_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS4_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS4_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS4_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS4_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS4_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS4_FIB_REG29_PAGE (1035)
#define RTL8295_SDS4_FIB_REG29_REG (21)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS4_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS4_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS4_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS4_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS4_FIB_REG30_PAGE (1035)
#define RTL8295_SDS4_FIB_REG30_REG (22)
  #define RTL8295_SDS4_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS4_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS4_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS4_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS4_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS4_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS4_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS4_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS4_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS4_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS4_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS4_FIB_REG31_PAGE (1035)
#define RTL8295_SDS4_FIB_REG31_REG (23)
  #define RTL8295_SDS4_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS4_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS4_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS4_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS4_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS4_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG00_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS4_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG01_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG02_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS4_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG03_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS4_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG04_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS4_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG05_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS4_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG06_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS4_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG07_PAGE (1036)
#define RTL8295_SDS4_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS4_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG08_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS4_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG09_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS4_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG10_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS4_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG11_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS4_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG12_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS4_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG13_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS4_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS4_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS4_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS4_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS4_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG14_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS4_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG15_PAGE (1037)
#define RTL8295_SDS4_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS4_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG16_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG17_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS4_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG18_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS4_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG19_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG20_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS4_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG21_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS4_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG22_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS4_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG23_PAGE (1038)
#define RTL8295_SDS4_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG24_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS4_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS4_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG25_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG26_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS4_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG27_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS4_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS4_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS4_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS4_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS4_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS4_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG28_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS4_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG29_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS4_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG30_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS4_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS4_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS4_FIB_EXT_REG31_PAGE (1039)
#define RTL8295_SDS4_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS4_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS4_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS4_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS4_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS4_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS4_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG00_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG00_REG (16)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_RST_OFFSET (15)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_RST_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_RST_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_LPB_OFFSET (14)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_LPB_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_LPB_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_1_OFFSET (13)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_1_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_1_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_12_OFFSET (12)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_12_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_12_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_LO_PWR_OFFSET (11)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_LO_PWR_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_LO_PWR_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_10_7_OFFSET (7)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_10_7_MASK (0xF << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_10_7_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_0_OFFSET (6)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_0_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_0_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_TYPE_SEL_OFFSET (2)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_TYPE_SEL_MASK (0xF << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_SPD_TYPE_SEL_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_1_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_1_0_MASK (0x3 << RTL8295_SDS4_TGX_STD_0_REG00_FP_DTE0_DUMMY_1_0_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG01_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG01_REG (17)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_15_8_MASK (0xFF << RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_FAULT_DET_OFFSET (7)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_FAULT_DET_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_FAULT_DET_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_6_3_OFFSET (3)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_6_3_MASK (0xF << RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_6_3_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_RX_LINK_OFFSET (2)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_RX_LINK_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_RX_LINK_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_LO_PWR_ABLTY_OFFSET (1)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_LO_PWR_ABLTY_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_LO_PWR_ABLTY_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_0_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG01_FP_DTE1_DUMMY_0_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG02_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG02_REG (18)
  #define RTL8295_SDS4_TGX_STD_0_REG02_FP_DTE2_DEV_ID_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG02_FP_DTE2_DEV_ID_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG02_FP_DTE2_DEV_ID_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG03_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG03_REG (19)
  #define RTL8295_SDS4_TGX_STD_0_REG03_FP_DTE3_DEV_ID_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG03_FP_DTE3_DEV_ID_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG03_FP_DTE3_DEV_ID_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG04_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG04_REG (20)
  #define RTL8295_SDS4_TGX_STD_0_REG04_FP_DTE4_DUMMY_15_1_OFFSET (1)
  #define RTL8295_SDS4_TGX_STD_0_REG04_FP_DTE4_DUMMY_15_1_MASK (0x7FFF << RTL8295_SDS4_TGX_STD_0_REG04_FP_DTE4_DUMMY_15_1_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG04_FP_DTE4_10G_CAPABLE_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG04_FP_DTE4_10G_CAPABLE_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG04_FP_DTE4_10G_CAPABLE_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG05_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG05_REG (21)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_DUMMY_15_8_MASK (0xFF << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_NWAY_PRSNT_OFFSET (7)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_NWAY_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_NWAY_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_TC_PRSNT_OFFSET (6)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_TC_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_TC_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_DTE_XS_PRSNT_OFFSET (5)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_DTE_XS_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_DTE_XS_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PHY_XS_PRSNT_OFFSET (4)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PHY_XS_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PHY_XS_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PCS_PRSNT_OFFSET (3)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PCS_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PCS_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_WIS_PRSNT_OFFSET (2)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_WIS_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_WIS_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PMA_PMD_PRSNT_OFFSET (1)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PMA_PMD_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_CLAUSE_22_PRSNT_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_CLAUSE_22_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG05_FP_DTE5_CLAUSE_22_PRSNT_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG06_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG06_REG (22)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_DUMMY_15_3_OFFSET (3)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_DUMMY_15_3_MASK (0x1FFF << RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_DUMMY_15_3_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET (2)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_2_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET (1)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_1_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_CLAUSE_22_EXT_PRSNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG06_FP_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG07_PAGE (1056)
#define RTL8295_SDS4_TGX_STD_0_REG07_REG (23)
  #define RTL8295_SDS4_TGX_STD_0_REG07_FP_TGX_STD_0_REG07_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG07_FP_TGX_STD_0_REG07_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG07_FP_TGX_STD_0_REG07_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG08_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG08_REG (16)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DEV_PRSNT_OFFSET (14)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DEV_PRSNT_MASK (0x3 << RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DEV_PRSNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DUMMY_13_12_OFFSET (12)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DUMMY_13_12_MASK (0x3 << RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DUMMY_13_12_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_TX_FAULT_OFFSET (11)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_TX_FAULT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_TX_FAULT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_RX_FAULT_OFFSET (10)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_RX_FAULT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_RX_FAULT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DUMMY_9_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DUMMY_9_0_MASK (0x3FF << RTL8295_SDS4_TGX_STD_0_REG08_FP_DTE8_DUMMY_9_0_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG09_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG09_REG (17)
  #define RTL8295_SDS4_TGX_STD_0_REG09_FP_TGX_STD_0_REG09_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG09_FP_TGX_STD_0_REG09_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG09_FP_TGX_STD_0_REG09_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG10_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG10_REG (18)
  #define RTL8295_SDS4_TGX_STD_0_REG10_FP_TGX_STD_0_REG10_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG10_FP_TGX_STD_0_REG10_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG10_FP_TGX_STD_0_REG10_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG11_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG11_REG (19)
  #define RTL8295_SDS4_TGX_STD_0_REG11_FP_TGX_STD_0_REG11_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG11_FP_TGX_STD_0_REG11_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG11_FP_TGX_STD_0_REG11_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG12_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG12_REG (20)
  #define RTL8295_SDS4_TGX_STD_0_REG12_FP_TGX_STD_0_REG12_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG12_FP_TGX_STD_0_REG12_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG12_FP_TGX_STD_0_REG12_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG13_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG13_REG (21)
  #define RTL8295_SDS4_TGX_STD_0_REG13_FP_TGX_STD_0_REG13_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG13_FP_TGX_STD_0_REG13_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG13_FP_TGX_STD_0_REG13_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG14_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG14_REG (22)
  #define RTL8295_SDS4_TGX_STD_0_REG14_FP_DTE14_PKG_ID_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG14_FP_DTE14_PKG_ID_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG14_FP_DTE14_PKG_ID_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG15_PAGE (1057)
#define RTL8295_SDS4_TGX_STD_0_REG15_REG (23)
  #define RTL8295_SDS4_TGX_STD_0_REG15_FP_DTE15_PKG_ID_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG15_FP_DTE15_PKG_ID_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG15_FP_DTE15_PKG_ID_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG16_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG16_REG (16)
  #define RTL8295_SDS4_TGX_STD_0_REG16_FP_TGX_STD_0_REG16_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG16_FP_TGX_STD_0_REG16_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG16_FP_TGX_STD_0_REG16_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG17_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG17_REG (17)
  #define RTL8295_SDS4_TGX_STD_0_REG17_FP_TGX_STD_0_REG17_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG17_FP_TGX_STD_0_REG17_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG17_FP_TGX_STD_0_REG17_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG18_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG18_REG (18)
  #define RTL8295_SDS4_TGX_STD_0_REG18_FP_TGX_STD_0_REG18_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG18_FP_TGX_STD_0_REG18_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG18_FP_TGX_STD_0_REG18_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG19_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG19_REG (19)
  #define RTL8295_SDS4_TGX_STD_0_REG19_FP_TGX_STD_0_REG19_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG19_FP_TGX_STD_0_REG19_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG19_FP_TGX_STD_0_REG19_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG20_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG20_REG (20)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_DUMMY_15_5_OFFSET (5)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_DUMMY_15_5_MASK (0x7FF << RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_DUMMY_15_5_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_XS_EEE_OFFSET (4)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_XS_EEE_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_XS_EEE_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_DUMMY_3_1_OFFSET (1)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_DUMMY_3_1_MASK (0x7 << RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_DUMMY_3_1_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_XAUI_STOP_CAPABLE_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_XAUI_STOP_CAPABLE_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG20_FP_DTE20_XAUI_STOP_CAPABLE_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG21_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG21_REG (21)
  #define RTL8295_SDS4_TGX_STD_0_REG21_FP_TGX_STD_0_REG21_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG21_FP_TGX_STD_0_REG21_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG21_FP_TGX_STD_0_REG21_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG22_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG22_REG (22)
  #define RTL8295_SDS4_TGX_STD_0_REG22_FP_DTE22_WAKE_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG22_FP_DTE22_WAKE_ERR_CNT_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG22_FP_DTE22_WAKE_ERR_CNT_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG23_PAGE (1058)
#define RTL8295_SDS4_TGX_STD_0_REG23_REG (23)
  #define RTL8295_SDS4_TGX_STD_0_REG23_FP_TGX_STD_0_REG23_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG23_FP_TGX_STD_0_REG23_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG23_FP_TGX_STD_0_REG23_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG24_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG24_REG (16)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DUMMY_15_13_OFFSET (13)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DUMMY_15_13_MASK (0x7 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DUMMY_15_13_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET (12)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DTE_XGXS_LANE_ALGNMNT_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_TEST_PTRN_ABLTY_OFFSET (11)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_IGNORED_OFFSET (10)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_IGNORED_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_IGNORED_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DUMMY_9_4_OFFSET (4)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DUMMY_9_4_MASK (0x3F << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_DUMMY_9_4_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_3_SYNC_OFFSET (3)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_3_SYNC_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_3_SYNC_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_2_SYNC_OFFSET (2)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_2_SYNC_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_2_SYNC_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_1_SYNC_OFFSET (1)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_1_SYNC_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_1_SYNC_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_0_SYNC_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_0_SYNC_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG24_FP_DTE24_LANE_0_SYNC_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG25_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG25_REG (17)
  #define RTL8295_SDS4_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_EN_OFFSET (2)
  #define RTL8295_SDS4_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS4_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS4_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_SEL_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_SEL_MASK (0x3 << RTL8295_SDS4_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_SEL_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG26_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG26_REG (18)
  #define RTL8295_SDS4_TGX_STD_0_REG26_FP_TGX_STD_0_REG26_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG26_FP_TGX_STD_0_REG26_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG26_FP_TGX_STD_0_REG26_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG27_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG27_REG (19)
  #define RTL8295_SDS4_TGX_STD_0_REG27_FP_TGX_STD_0_REG27_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG27_FP_TGX_STD_0_REG27_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG27_FP_TGX_STD_0_REG27_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG28_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG28_REG (20)
  #define RTL8295_SDS4_TGX_STD_0_REG28_FP_TGX_STD_0_REG28_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG28_FP_TGX_STD_0_REG28_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG28_FP_TGX_STD_0_REG28_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG29_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG29_REG (21)
  #define RTL8295_SDS4_TGX_STD_0_REG29_FP_TGX_STD_0_REG29_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG29_FP_TGX_STD_0_REG29_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG29_FP_TGX_STD_0_REG29_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG30_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG30_REG (22)
  #define RTL8295_SDS4_TGX_STD_0_REG30_FP_TGX_STD_0_REG30_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG30_FP_TGX_STD_0_REG30_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG30_FP_TGX_STD_0_REG30_OFFSET)

#define RTL8295_SDS4_TGX_STD_0_REG31_PAGE (1059)
#define RTL8295_SDS4_TGX_STD_0_REG31_REG (23)
  #define RTL8295_SDS4_TGX_STD_0_REG31_FP_TGX_STD_0_REG31_OFFSET (0)
  #define RTL8295_SDS4_TGX_STD_0_REG31_FP_TGX_STD_0_REG31_MASK (0xFFFF << RTL8295_SDS4_TGX_STD_0_REG31_FP_TGX_STD_0_REG31_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG00_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG00_REG (16)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TXCG_DBGI_OFFSET (15)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TXCG_DBGI_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TXCG_DBGI_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_PUDI_DBGI_OFFSET (14)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_PUDI_DBGI_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_PUDI_DBGI_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_D2A_DBGI_OFFSET (13)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_D2A_DBGI_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_D2A_DBGI_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_A2D_DBGI_OFFSET (12)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_A2D_DBGI_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_A2D_DBGI_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_DUMMY_11_10_OFFSET (10)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_DUMMY_11_10_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_DUMMY_11_10_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_PRBS7_GEN_OFFSET (9)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_PRBS7_GEN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_PRBS7_GEN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_JT_CPAT_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_JT_CPAT_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_JT_CPAT_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TQ_TMR_OFFSET (7)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TQ_TMR_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TQ_TMR_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_INVLD_CNT_2_0_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_INVLD_CNT_2_0_MASK (0x7 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_INVLD_CNT_2_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_RST_FIFO_OFFSET (3)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_RST_FIFO_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_RST_FIFO_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_RFEN_OFFSET (2)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_RFEN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_RFEN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_TFEN_OFFSET (1)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_TFEN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_TFEN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_EEE_EN_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_EEE_EN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG00_FP_TGX0_CFG_EEE_EN_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG01_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG01_REG (17)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XAUI_SPDSEL_OFFSET (15)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XAUI_SPDSEL_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XAUI_SPDSEL_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_MD_20B_OFFSET (14)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_MD_20B_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_MD_20B_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_DUMMY_13_8_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_DUMMY_13_8_MASK (0x3F << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_DUMMY_13_8_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_BYPASS_OFFSET (7)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_BYPASS_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_BYPASS_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_RTLPK_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_RTLPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_RTLPK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_TRLPK_OFFSET (5)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_TRLPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_TRLPK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_AFE_LPK_OFFSET (2)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_AFE_LPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_AFE_LPK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_RTLPK_OFFSET (1)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_RTLPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_TRLPK_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_TRLPK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_TRLPK_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG02_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG02_REG (18)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_DUMMY_15_OFFSET (15)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_DUMMY_15_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_DUMMY_15_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_FIFO_RESTORE_OFFSET (14)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_HAMPTR_OFFSET (13)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_HAMPTR_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_HAMPTR_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_SM_RESET_OFFSET (12)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_SM_RESET_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_SM_RESET_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_OFFSET (11)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET (9)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_HYS_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_RXCTL_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_RXCTL_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_TXCTL_OFFSET (7)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_TXCTL_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_V2ANALOG_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_V2ANALOG_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_V2ANALOG_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_PDOWN_OFFSET (5)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_PDOWN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_PDOWN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_CMU_EN_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_CMU_EN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_CMU_EN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_DATA_OFFSET (3)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_DATA_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_DATA_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_CLKWR_OFFSET (2)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_CLKWR_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_CLKWR_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_EN_OFFSET (1)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_EN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_EN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_FRC_MODE_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_FRC_MODE_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG02_FP_TGX2_CFG_FRC_MODE_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG03_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG03_REG (19)
  #define RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_DUMMY_15_12_MASK (0xF << RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE1_SFT_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE1_SFT_MASK (0x3F << RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE1_SFT_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE0_SFT_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE0_SFT_MASK (0x3F << RTL8295_SDS4_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE0_SFT_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG04_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG04_REG (20)
  #define RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_SS_LOOP_CNT_OFFSET (12)
  #define RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_SS_LOOP_CNT_MASK (0xF << RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_SS_LOOP_CNT_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE3_SFT_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE3_SFT_MASK (0x3F << RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE3_SFT_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE2_SFT_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE2_SFT_MASK (0x3F << RTL8295_SDS4_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE2_SFT_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG05_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG05_REG (21)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_PRBS_ERR_CNT_CLR_OFFSET (15)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_PRBS_ERR_CNT_CLR_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_PRBS_ERR_CNT_CLR_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_CHK_1_0_OFFSET (13)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_CHK_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_CHK_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_ON_OFFSET (12)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INTP_EN_OFFSET (11)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INTP_EN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INTP_EN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_DUMMY_10_OFFSET (10)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_DUMMY_10_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_DUMMY_10_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_RX_SWAP_OFFSET (9)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_RX_SWAP_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_RX_SWAP_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_TX_SWAP_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_TX_SWAP_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_TX_SWAP_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_3_OFFSET (7)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_3_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_3_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_2_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_2_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_2_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_1_OFFSET (5)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_1_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_1_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_0_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_0_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_3_OFFSET (3)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_3_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_3_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_2_OFFSET (2)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_2_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_2_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_1_OFFSET (1)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_1_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_1_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_0_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG06_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG06_REG (22)
  #define RTL8295_SDS4_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_LI_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_LI_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_LI_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_I_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_I_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_I_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG07_PAGE (1064)
#define RTL8295_SDS4_TGX_PRO_0_REG07_REG (23)
  #define RTL8295_SDS4_TGX_PRO_0_REG07_FP_TGX_PRO_0_REG7_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG07_FP_TGX_PRO_0_REG7_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG07_FP_TGX_PRO_0_REG7_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG08_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG08_REG (16)
  #define RTL8295_SDS4_TGX_PRO_0_REG08_FP_TGX_PRO_0_REG8_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG08_FP_TGX_PRO_0_REG8_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG08_FP_TGX_PRO_0_REG8_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG09_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG09_REG (17)
  #define RTL8295_SDS4_TGX_PRO_0_REG09_FP_TGX_PRO_0_REG9_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG09_FP_TGX_PRO_0_REG9_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG09_FP_TGX_PRO_0_REG9_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG10_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG10_REG (18)
  #define RTL8295_SDS4_TGX_PRO_0_REG10_FP_TGX_PRO_0_REG10_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG10_FP_TGX_PRO_0_REG10_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG10_FP_TGX_PRO_0_REG10_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG11_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG11_REG (19)
  #define RTL8295_SDS4_TGX_PRO_0_REG11_FP_TGX_PRO_0_REG11_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG11_FP_TGX_PRO_0_REG11_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG11_FP_TGX_PRO_0_REG11_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG12_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG12_REG (20)
  #define RTL8295_SDS4_TGX_PRO_0_REG12_FP_TGX12_DBG_SEL_15_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG12_FP_TGX12_DBG_SEL_15_0_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG12_FP_TGX12_DBG_SEL_15_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG13_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG13_REG (21)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_WR_INV_1_0_OFFSET (14)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_WR_INV_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_WR_INV_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_WR_INV_1_0_OFFSET (12)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_WR_INV_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_WR_INV_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_RD_INV_1_0_OFFSET (10)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_RD_INV_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_RD_INV_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_RD_INV_1_0_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_RD_INV_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_RD_INV_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DUMMY_7_OFFSET (7)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DUMMY_7_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DUMMY_7_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_MAC_CLK_DIS_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_MAC_CLK_DIS_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DBG_RXAUI_SEL_1_0_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DBG_RXAUI_SEL_1_0_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DBG_RXAUI_SEL_1_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DBG81_SEL_3_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DBG81_SEL_3_0_MASK (0xF << RTL8295_SDS4_TGX_PRO_0_REG13_FP_TGX13_DBG81_SEL_3_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG14_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG14_REG (22)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BITERR_EN_OFFSET (15)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BITERR_EN_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BITERR_EN_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_DUMMY_14_13_OFFSET (13)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_DUMMY_14_13_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_DUMMY_14_13_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_SIGDET_TMR_4_0_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_SIGDET_TMR_4_0_MASK (0x1F << RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_SIGDET_TMR_4_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BERCHK_TMR_3_0_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BERCHK_TMR_3_0_MASK (0xF << RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BERCHK_TMR_3_0_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BERCHK_NUM_3_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BERCHK_NUM_3_0_MASK (0xF << RTL8295_SDS4_TGX_PRO_0_REG14_FP_TGX14_BERCHK_NUM_3_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG15_PAGE (1065)
#define RTL8295_SDS4_TGX_PRO_0_REG15_REG (23)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_DUMMY_15_11_OFFSET (11)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_DUMMY_15_11_MASK (0x1F << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_DUMMY_15_11_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_RX_NEW_OFFSET (10)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_RX_NEW_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_RX_NEW_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_TX_NEW_OFFSET (9)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_TX_NEW_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_TX_NEW_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_RD_START_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_RD_START_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_FIFO_RD_START_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_WR_INV_3_2_OFFSET (6)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_WR_INV_3_2_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_WR_INV_3_2_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_WR_INV_3_2_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_WR_INV_3_2_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_WR_INV_3_2_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_RD_INV_3_2_OFFSET (2)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_RD_INV_3_2_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_RD_INV_3_2_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_RD_INV_3_2_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_RD_INV_3_2_MASK (0x3 << RTL8295_SDS4_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_RD_INV_3_2_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG16_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG16_REG (16)
  #define RTL8295_SDS4_TGX_PRO_0_REG16_FP_TGX16_L0_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG16_FP_TGX16_L0_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG16_FP_TGX16_L0_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG17_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG17_REG (17)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_DUMMY_15_10_MASK (0x3F << RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_SYMERR_CLR_OFFSET (9)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_SYMERR_CLR_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_SYMERR_CLR_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_SYMERR_LOCK_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_SYMERR_LOCK_MASK (0x1 << RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_SYMERR_LOCK_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_L0_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_L0_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG17_FP_TGX17_L0_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG18_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG18_REG (18)
  #define RTL8295_SDS4_TGX_PRO_0_REG18_FP_TGX18_L1_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG18_FP_TGX18_L1_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG18_FP_TGX18_L1_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG19_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG19_REG (19)
  #define RTL8295_SDS4_TGX_PRO_0_REG19_FP_TGX19_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG19_FP_TGX19_DUMMY_15_8_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG19_FP_TGX19_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG19_FP_TGX19_L1_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG19_FP_TGX19_L1_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG19_FP_TGX19_L1_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG20_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG20_REG (20)
  #define RTL8295_SDS4_TGX_PRO_0_REG20_FP_TGX20_L2_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG20_FP_TGX20_L2_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG20_FP_TGX20_L2_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG21_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG21_REG (21)
  #define RTL8295_SDS4_TGX_PRO_0_REG21_FP_TGX21_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG21_FP_TGX21_DUMMY_15_8_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG21_FP_TGX21_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG21_FP_TGX21_L2_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG21_FP_TGX21_L2_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG21_FP_TGX21_L2_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG22_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG22_REG (22)
  #define RTL8295_SDS4_TGX_PRO_0_REG22_FP_TGX22_L3_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG22_FP_TGX22_L3_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS4_TGX_PRO_0_REG22_FP_TGX22_L3_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG23_PAGE (1066)
#define RTL8295_SDS4_TGX_PRO_0_REG23_REG (23)
  #define RTL8295_SDS4_TGX_PRO_0_REG23_FP_TGX23_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS4_TGX_PRO_0_REG23_FP_TGX23_DUMMY_15_8_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG23_FP_TGX23_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG23_FP_TGX23_L3_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG23_FP_TGX23_L3_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS4_TGX_PRO_0_REG23_FP_TGX23_L3_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS4_TGX_PRO_0_REG24_PAGE (1067)
#define RTL8295_SDS4_TGX_PRO_0_REG24_REG (16)
  #define RTL8295_SDS4_TGX_PRO_0_REG24_FP_TGX24_DUMMY_15_4_OFFSET (4)
  #define RTL8295_SDS4_TGX_PRO_0_REG24_FP_TGX24_DUMMY_15_4_MASK (0xFFF << RTL8295_SDS4_TGX_PRO_0_REG24_FP_TGX24_DUMMY_15_4_OFFSET)
  #define RTL8295_SDS4_TGX_PRO_0_REG24_FP_TGX24_LANE_SYNC_STA_3_0_OFFSET (0)
  #define RTL8295_SDS4_TGX_PRO_0_REG24_FP_TGX24_LANE_SYNC_STA_3_0_MASK (0xF << RTL8295_SDS4_TGX_PRO_0_REG24_FP_TGX24_LANE_SYNC_STA_3_0_OFFSET)

#define RTL8295_SDS4_WDIG_REG00_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG00_REG (16)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS4_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS4_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS4_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS4_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS4_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS4_WDIG_REG01_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG01_REG (17)
  #define RTL8295_SDS4_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS4_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS4_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS4_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS4_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS4_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS4_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS4_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS4_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS4_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS4_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS4_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS4_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS4_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS4_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS4_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS4_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS4_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS4_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS4_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS4_WDIG_REG02_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG02_REG (18)
  #define RTL8295_SDS4_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS4_WDIG_REG03_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG03_REG (19)
  #define RTL8295_SDS4_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS4_WDIG_REG04_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG04_REG (20)
  #define RTL8295_SDS4_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS4_WDIG_REG05_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG05_REG (21)
  #define RTL8295_SDS4_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS4_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS4_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS4_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS4_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS4_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS4_WDIG_REG06_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG06_REG (22)
  #define RTL8295_SDS4_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS4_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS4_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS4_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS4_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS4_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS4_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS4_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS4_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS4_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS4_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS4_WDIG_REG07_PAGE (1148)
#define RTL8295_SDS4_WDIG_REG07_REG (23)
  #define RTL8295_SDS4_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS4_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS4_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS4_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS4_WDIG_REG08_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG08_REG (16)
  #define RTL8295_SDS4_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS4_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS4_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS4_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS4_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS4_WDIG_REG09_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG09_REG (17)
  #define RTL8295_SDS4_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS4_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS4_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS4_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS4_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS4_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS4_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS4_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS4_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS4_WDIG_REG10_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG10_REG (18)
  #define RTL8295_SDS4_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS4_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS4_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS4_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS4_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS4_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS4_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS4_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS4_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS4_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS4_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS4_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS4_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS4_WDIG_REG11_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG11_REG (19)
  #define RTL8295_SDS4_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS4_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS4_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS4_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS4_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS4_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS4_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS4_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS4_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS4_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS4_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS4_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS4_WDIG_REG12_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG12_REG (20)
  #define RTL8295_SDS4_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS4_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS4_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS4_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS4_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS4_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS4_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS4_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS4_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS4_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS4_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS4_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS4_WDIG_REG13_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG13_REG (21)
  #define RTL8295_SDS4_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS4_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS4_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS4_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS4_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS4_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS4_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS4_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS4_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS4_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS4_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS4_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS4_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS4_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS4_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS4_WDIG_REG14_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG14_REG (22)
  #define RTL8295_SDS4_WDIG_REG14_WDIG_REG14_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG14_WDIG_REG14_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG14_WDIG_REG14_OFFSET)

#define RTL8295_SDS4_WDIG_REG15_PAGE (1149)
#define RTL8295_SDS4_WDIG_REG15_REG (23)
  #define RTL8295_SDS4_WDIG_REG15_WDIG_REG15_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG15_WDIG_REG15_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG15_WDIG_REG15_OFFSET)

#define RTL8295_SDS4_WDIG_REG16_PAGE (1150)
#define RTL8295_SDS4_WDIG_REG16_REG (16)
  #define RTL8295_SDS4_WDIG_REG16_WDIG_REG16_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG16_WDIG_REG16_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG16_WDIG_REG16_OFFSET)

#define RTL8295_SDS4_WDIG_REG20_PAGE (1150)
#define RTL8295_SDS4_WDIG_REG20_REG (20)
  #define RTL8295_SDS4_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS4_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS4_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS4_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS4_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS4_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS4_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS4_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS4_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS4_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS4_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS4_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS4_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS4_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS4_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS4_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS4_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS4_WDIG_REG21_PAGE (1150)
#define RTL8295_SDS4_WDIG_REG21_REG (21)
  #define RTL8295_SDS4_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS4_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS4_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG00_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG01_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS4_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS4_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG02_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG03_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS4_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS4_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG04_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS4_ANA_MISC_REG04_ANA_MISC_04_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG04_ANA_MISC_04_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG04_ANA_MISC_04_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG05_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS4_ANA_MISC_REG05_ANA_MISC_05_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG05_ANA_MISC_05_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG05_ANA_MISC_05_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG06_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS4_ANA_MISC_REG06_ANA_MISC_06_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG06_ANA_MISC_06_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG06_ANA_MISC_06_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG07_PAGE (1152)
#define RTL8295_SDS4_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS4_ANA_MISC_REG07_ANA_MISC_07_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG07_ANA_MISC_07_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG07_ANA_MISC_07_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG08_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS4_ANA_MISC_REG08_ANA_MISC_08_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG08_ANA_MISC_08_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG08_ANA_MISC_08_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG09_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS4_ANA_MISC_REG09_ANA_MISC_09_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG09_ANA_MISC_09_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG09_ANA_MISC_09_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG10_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS4_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG11_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS4_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG12_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS4_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG13_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS4_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG14_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS4_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG15_PAGE (1153)
#define RTL8295_SDS4_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS4_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG16_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS4_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG17_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS4_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG18_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS4_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG19_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS4_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG20_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS4_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG21_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS4_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG22_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS4_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG23_PAGE (1154)
#define RTL8295_SDS4_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS4_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG24_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS4_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG25_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS4_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG26_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS4_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG27_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS4_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG28_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS4_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG29_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS4_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG30_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS4_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS4_ANA_MISC_REG31_PAGE (1155)
#define RTL8295_SDS4_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS4_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS4_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS4_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS4_ANA_COM_REG01_PAGE (1156)
#define RTL8295_SDS4_ANA_COM_REG01_REG (17)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CKPLL_MASK (0x3 << RTL8295_SDS4_ANA_COM_REG01_REG_CKPLL_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS4_ANA_COM_REG01_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS4_ANA_COM_REG02_PAGE (1156)
#define RTL8295_SDS4_ANA_COM_REG02_REG (18)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS4_ANA_COM_REG02_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG02_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG02_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS4_ANA_COM_REG02_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS4_ANA_COM_REG02_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS4_ANA_COM_REG02_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS4_ANA_COM_REG03_PAGE (1156)
#define RTL8295_SDS4_ANA_COM_REG03_REG (19)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_SINGVCO_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_DIV5_OFFSET (8)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_DIV5_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_DIV5_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_125M_SEL_OFFSET (7)
  #define RTL8295_SDS4_ANA_COM_REG03_REG_125M_SEL_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG03_REG_125M_SEL_OFFSET)

#define RTL8295_SDS4_ANA_COM_REG05_PAGE (1156)
#define RTL8295_SDS4_ANA_COM_REG05_REG (21)
  #define RTL8295_SDS4_ANA_COM_REG05_REG05_DUMMY_1501_OFFSET (1)
  #define RTL8295_SDS4_ANA_COM_REG05_REG05_DUMMY_1501_MASK (0x7FFF << RTL8295_SDS4_ANA_COM_REG05_REG05_DUMMY_1501_OFFSET)
  #define RTL8295_SDS4_ANA_COM_REG05_FIB100_SPC_DIS_OFFSET (0)
  #define RTL8295_SDS4_ANA_COM_REG05_FIB100_SPC_DIS_MASK (0x1 << RTL8295_SDS4_ANA_COM_REG05_FIB100_SPC_DIS_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG01_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG02_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS4_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG03_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG04_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS4_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG05_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG06_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG07_PAGE (1168)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG08_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG09_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG10_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS4_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG11_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS4_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG12_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG13_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG14_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS4_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG15_PAGE (1169)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS4_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG16_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG17_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG18_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS4_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG19_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS4_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG20_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KI_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG21_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_EN_SATA_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RXDSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS4_ANA_SPD_1P25G_REG22_PAGE (1170)
#define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS4_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG01_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG02_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS4_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG03_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG04_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS4_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG05_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG06_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG07_PAGE (1184)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG08_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG09_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG10_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS4_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG11_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS4_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG12_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG13_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG14_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS4_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG15_PAGE (1185)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS4_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG16_PAGE (1186)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG17_PAGE (1186)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS4_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG18_PAGE (1186)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS4_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS4_ANA_SPD_3P125G_REG19_PAGE (1186)
#define RTL8295_SDS4_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS4_ANA_SPD_3P125G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS4_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET)

/*
 * Feature: SDS5
 */
#define RTL8295_SDS5_SDS_REG00_PAGE (1280)
#define RTL8295_SDS5_SDS_REG00_REG (16)
  #define RTL8295_SDS5_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS5_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS5_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS5_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS5_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS5_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS5_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS5_SDS_REG01_PAGE (1280)
#define RTL8295_SDS5_SDS_REG01_REG (17)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS5_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS5_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS5_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS5_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS5_SDS_REG02_PAGE (1280)
#define RTL8295_SDS5_SDS_REG02_REG (18)
  #define RTL8295_SDS5_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS5_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS5_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS5_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS5_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS5_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS5_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS5_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS5_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS5_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS5_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS5_SDS_REG03_PAGE (1280)
#define RTL8295_SDS5_SDS_REG03_REG (19)
  #define RTL8295_SDS5_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS5_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS5_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS5_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS5_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS5_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS5_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS5_SDS_REG04_PAGE (1280)
#define RTL8295_SDS5_SDS_REG04_REG (20)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS5_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS5_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS5_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS5_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS5_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS5_SDS_REG05_PAGE (1280)
#define RTL8295_SDS5_SDS_REG05_REG (21)
  #define RTL8295_SDS5_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS5_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS5_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS5_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS5_SDS_REG06_PAGE (1280)
#define RTL8295_SDS5_SDS_REG06_REG (22)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS5_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS5_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS5_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS5_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS5_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS5_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS5_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS5_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS5_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS5_SDS_REG07_PAGE (1280)
#define RTL8295_SDS5_SDS_REG07_REG (23)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS5_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS5_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS5_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS5_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS5_SDS_REG08_PAGE (1281)
#define RTL8295_SDS5_SDS_REG08_REG (16)
  #define RTL8295_SDS5_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS5_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS5_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS5_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS5_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS5_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS5_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS5_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS5_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS5_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS5_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS5_SDS_REG09_PAGE (1281)
#define RTL8295_SDS5_SDS_REG09_REG (17)
  #define RTL8295_SDS5_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS5_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS5_SDS_REG10_PAGE (1281)
#define RTL8295_SDS5_SDS_REG10_REG (18)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS5_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS5_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS5_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS5_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS5_SDS_REG11_PAGE (1281)
#define RTL8295_SDS5_SDS_REG11_REG (19)
  #define RTL8295_SDS5_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS5_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS5_SDS_REG12_PAGE (1281)
#define RTL8295_SDS5_SDS_REG12_REG (20)
  #define RTL8295_SDS5_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS5_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS5_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS5_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS5_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS5_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS5_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS5_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS5_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS5_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS5_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS5_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS5_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS5_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS5_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS5_SDS_REG13_PAGE (1281)
#define RTL8295_SDS5_SDS_REG13_REG (21)
  #define RTL8295_SDS5_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS5_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS5_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS5_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS5_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS5_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS5_SDS_REG14_PAGE (1281)
#define RTL8295_SDS5_SDS_REG14_REG (22)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS5_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS5_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS5_SDS_REG15_PAGE (1281)
#define RTL8295_SDS5_SDS_REG15_REG (23)
  #define RTL8295_SDS5_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS5_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS5_SDS_REG16_PAGE (1282)
#define RTL8295_SDS5_SDS_REG16_REG (16)
  #define RTL8295_SDS5_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS5_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS5_SDS_REG17_PAGE (1282)
#define RTL8295_SDS5_SDS_REG17_REG (17)
  #define RTL8295_SDS5_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS5_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS5_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS5_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS5_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS5_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS5_SDS_REG18_PAGE (1282)
#define RTL8295_SDS5_SDS_REG18_REG (18)
  #define RTL8295_SDS5_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS5_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS5_SDS_REG19_PAGE (1282)
#define RTL8295_SDS5_SDS_REG19_REG (19)
  #define RTL8295_SDS5_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS5_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS5_SDS_REG20_PAGE (1282)
#define RTL8295_SDS5_SDS_REG20_REG (20)
  #define RTL8295_SDS5_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS5_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS5_SDS_REG21_PAGE (1282)
#define RTL8295_SDS5_SDS_REG21_REG (21)
  #define RTL8295_SDS5_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS5_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS5_SDS_REG22_PAGE (1282)
#define RTL8295_SDS5_SDS_REG22_REG (22)
  #define RTL8295_SDS5_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS5_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS5_SDS_REG23_PAGE (1282)
#define RTL8295_SDS5_SDS_REG23_REG (23)
  #define RTL8295_SDS5_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS5_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS5_SDS_REG24_PAGE (1283)
#define RTL8295_SDS5_SDS_REG24_REG (16)
  #define RTL8295_SDS5_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS5_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS5_SDS_REG25_PAGE (1283)
#define RTL8295_SDS5_SDS_REG25_REG (17)
  #define RTL8295_SDS5_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS5_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS5_SDS_REG26_PAGE (1283)
#define RTL8295_SDS5_SDS_REG26_REG (18)
  #define RTL8295_SDS5_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS5_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS5_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS5_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS5_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS5_SDS_REG27_PAGE (1283)
#define RTL8295_SDS5_SDS_REG27_REG (19)
  #define RTL8295_SDS5_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS5_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS5_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS5_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS5_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS5_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS5_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS5_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS5_SDS_REG28_PAGE (1283)
#define RTL8295_SDS5_SDS_REG28_REG (20)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS5_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS5_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS5_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS5_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS5_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS5_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS5_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS5_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS5_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS5_SDS_REG29_PAGE (1283)
#define RTL8295_SDS5_SDS_REG29_REG (21)
  #define RTL8295_SDS5_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS5_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS5_SDS_REG30_PAGE (1283)
#define RTL8295_SDS5_SDS_REG30_REG (22)
  #define RTL8295_SDS5_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS5_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS5_SDS_REG31_PAGE (1283)
#define RTL8295_SDS5_SDS_REG31_REG (23)
  #define RTL8295_SDS5_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS5_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS5_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG00_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS5_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG01_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG02_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS5_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG03_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS5_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG04_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS5_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG05_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS5_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG06_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS5_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG07_PAGE (1284)
#define RTL8295_SDS5_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG08_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS5_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG09_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG10_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS5_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG11_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG12_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS5_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG13_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS5_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG14_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG15_PAGE (1285)
#define RTL8295_SDS5_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS5_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG16_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS5_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG17_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS5_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG18_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS5_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG19_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS5_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS5_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG20_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG21_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS5_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG22_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS5_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG23_PAGE (1286)
#define RTL8295_SDS5_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS5_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG24_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS5_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG25_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS5_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG26_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG27_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS5_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG28_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS5_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS5_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG29_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS5_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG30_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS5_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS5_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS5_SDS_EXT_REG31_PAGE (1287)
#define RTL8295_SDS5_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS5_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS5_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS5_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS5_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS5_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS5_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS5_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS5_FIB_REG00_PAGE (1288)
#define RTL8295_SDS5_FIB_REG00_REG (16)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS5_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS5_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS5_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS5_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS5_FIB_REG01_PAGE (1288)
#define RTL8295_SDS5_FIB_REG01_REG (17)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS5_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS5_FIB_REG02_PAGE (1288)
#define RTL8295_SDS5_FIB_REG02_REG (18)
  #define RTL8295_SDS5_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS5_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS5_FIB_REG03_PAGE (1288)
#define RTL8295_SDS5_FIB_REG03_REG (19)
  #define RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS5_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS5_FIB_REG04_PAGE (1288)
#define RTL8295_SDS5_FIB_REG04_REG (20)
  #define RTL8295_SDS5_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS5_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS5_FIB_REG05_PAGE (1288)
#define RTL8295_SDS5_FIB_REG05_REG (21)
  #define RTL8295_SDS5_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS5_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS5_FIB_REG06_PAGE (1288)
#define RTL8295_SDS5_FIB_REG06_REG (22)
  #define RTL8295_SDS5_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS5_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS5_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS5_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS5_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS5_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS5_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS5_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS5_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS5_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS5_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS5_FIB_REG07_PAGE (1288)
#define RTL8295_SDS5_FIB_REG07_REG (23)
  #define RTL8295_SDS5_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS5_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS5_FIB_REG08_PAGE (1289)
#define RTL8295_SDS5_FIB_REG08_REG (16)
  #define RTL8295_SDS5_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS5_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS5_FIB_REG09_PAGE (1289)
#define RTL8295_SDS5_FIB_REG09_REG (17)
  #define RTL8295_SDS5_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS5_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS5_FIB_REG10_PAGE (1289)
#define RTL8295_SDS5_FIB_REG10_REG (18)
  #define RTL8295_SDS5_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS5_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS5_FIB_REG11_PAGE (1289)
#define RTL8295_SDS5_FIB_REG11_REG (19)
  #define RTL8295_SDS5_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS5_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS5_FIB_REG12_PAGE (1289)
#define RTL8295_SDS5_FIB_REG12_REG (20)
  #define RTL8295_SDS5_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS5_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS5_FIB_REG13_PAGE (1289)
#define RTL8295_SDS5_FIB_REG13_REG (21)
  #define RTL8295_SDS5_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS5_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS5_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS5_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS5_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS5_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS5_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS5_FIB_REG14_PAGE (1289)
#define RTL8295_SDS5_FIB_REG14_REG (22)
  #define RTL8295_SDS5_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS5_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS5_FIB_REG15_PAGE (1289)
#define RTL8295_SDS5_FIB_REG15_REG (23)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS5_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS5_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS5_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS5_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS5_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS5_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS5_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS5_FIB_REG16_PAGE (1290)
#define RTL8295_SDS5_FIB_REG16_REG (16)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS5_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS5_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS5_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS5_FIB_REG17_PAGE (1290)
#define RTL8295_SDS5_FIB_REG17_REG (17)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS5_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS5_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS5_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS5_FIB_REG18_PAGE (1290)
#define RTL8295_SDS5_FIB_REG18_REG (18)
  #define RTL8295_SDS5_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS5_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS5_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS5_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS5_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS5_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS5_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS5_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS5_FIB_REG19_PAGE (1290)
#define RTL8295_SDS5_FIB_REG19_REG (19)
  #define RTL8295_SDS5_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS5_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS5_FIB_REG20_PAGE (1290)
#define RTL8295_SDS5_FIB_REG20_REG (20)
  #define RTL8295_SDS5_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS5_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS5_FIB_REG21_PAGE (1290)
#define RTL8295_SDS5_FIB_REG21_REG (21)
  #define RTL8295_SDS5_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS5_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS5_FIB_REG22_PAGE (1290)
#define RTL8295_SDS5_FIB_REG22_REG (22)
  #define RTL8295_SDS5_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS5_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS5_FIB_REG23_PAGE (1290)
#define RTL8295_SDS5_FIB_REG23_REG (23)
  #define RTL8295_SDS5_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS5_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS5_FIB_REG24_PAGE (1291)
#define RTL8295_SDS5_FIB_REG24_REG (16)
  #define RTL8295_SDS5_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS5_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS5_FIB_REG25_PAGE (1291)
#define RTL8295_SDS5_FIB_REG25_REG (17)
  #define RTL8295_SDS5_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS5_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS5_FIB_REG26_PAGE (1291)
#define RTL8295_SDS5_FIB_REG26_REG (18)
  #define RTL8295_SDS5_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS5_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS5_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS5_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS5_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS5_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS5_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS5_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS5_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS5_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS5_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS5_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS5_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS5_FIB_REG27_PAGE (1291)
#define RTL8295_SDS5_FIB_REG27_REG (19)
  #define RTL8295_SDS5_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS5_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS5_FIB_REG28_PAGE (1291)
#define RTL8295_SDS5_FIB_REG28_REG (20)
  #define RTL8295_SDS5_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS5_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS5_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS5_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS5_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS5_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS5_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS5_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS5_FIB_REG29_PAGE (1291)
#define RTL8295_SDS5_FIB_REG29_REG (21)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS5_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS5_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS5_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS5_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS5_FIB_REG30_PAGE (1291)
#define RTL8295_SDS5_FIB_REG30_REG (22)
  #define RTL8295_SDS5_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS5_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS5_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS5_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS5_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS5_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS5_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS5_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS5_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS5_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS5_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS5_FIB_REG31_PAGE (1291)
#define RTL8295_SDS5_FIB_REG31_REG (23)
  #define RTL8295_SDS5_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS5_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS5_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS5_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS5_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS5_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG00_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS5_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG01_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG02_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS5_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG03_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS5_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG04_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS5_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG05_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS5_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG06_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS5_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG07_PAGE (1292)
#define RTL8295_SDS5_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS5_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG08_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS5_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG09_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS5_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG10_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS5_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG11_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS5_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG12_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS5_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG13_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS5_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS5_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS5_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS5_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS5_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG14_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS5_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG15_PAGE (1293)
#define RTL8295_SDS5_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS5_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG16_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG17_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS5_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG18_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS5_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG19_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG20_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS5_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG21_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS5_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG22_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS5_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG23_PAGE (1294)
#define RTL8295_SDS5_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG24_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS5_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS5_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG25_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG26_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS5_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG27_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS5_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS5_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS5_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS5_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS5_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS5_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG28_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS5_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG29_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS5_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG30_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS5_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS5_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS5_FIB_EXT_REG31_PAGE (1295)
#define RTL8295_SDS5_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS5_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS5_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS5_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS5_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS5_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS5_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS5_WDIG_REG00_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG00_REG (16)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS5_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS5_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS5_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS5_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS5_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS5_WDIG_REG01_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG01_REG (17)
  #define RTL8295_SDS5_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS5_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS5_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS5_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS5_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS5_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS5_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS5_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS5_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS5_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS5_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS5_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS5_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS5_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS5_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS5_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS5_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS5_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS5_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS5_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS5_WDIG_REG02_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG02_REG (18)
  #define RTL8295_SDS5_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS5_WDIG_REG03_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG03_REG (19)
  #define RTL8295_SDS5_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS5_WDIG_REG04_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG04_REG (20)
  #define RTL8295_SDS5_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS5_WDIG_REG05_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG05_REG (21)
  #define RTL8295_SDS5_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS5_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS5_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS5_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS5_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS5_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS5_WDIG_REG06_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG06_REG (22)
  #define RTL8295_SDS5_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS5_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS5_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS5_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS5_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS5_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS5_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS5_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS5_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS5_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS5_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS5_WDIG_REG07_PAGE (1404)
#define RTL8295_SDS5_WDIG_REG07_REG (23)
  #define RTL8295_SDS5_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS5_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS5_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS5_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS5_WDIG_REG08_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG08_REG (16)
  #define RTL8295_SDS5_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS5_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS5_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS5_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS5_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS5_WDIG_REG09_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG09_REG (17)
  #define RTL8295_SDS5_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS5_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS5_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS5_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS5_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS5_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS5_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS5_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS5_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS5_WDIG_REG10_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG10_REG (18)
  #define RTL8295_SDS5_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS5_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS5_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS5_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS5_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS5_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS5_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS5_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS5_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS5_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS5_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS5_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS5_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS5_WDIG_REG11_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG11_REG (19)
  #define RTL8295_SDS5_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS5_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS5_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS5_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS5_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS5_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS5_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS5_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS5_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS5_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS5_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS5_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS5_WDIG_REG12_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG12_REG (20)
  #define RTL8295_SDS5_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS5_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS5_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS5_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS5_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS5_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS5_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS5_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS5_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS5_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS5_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS5_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS5_WDIG_REG13_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG13_REG (21)
  #define RTL8295_SDS5_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS5_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS5_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS5_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS5_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS5_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS5_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS5_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS5_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS5_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS5_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS5_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS5_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS5_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS5_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS5_WDIG_REG14_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG14_REG (22)
  #define RTL8295_SDS5_WDIG_REG14_WDIG_REG14_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG14_WDIG_REG14_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG14_WDIG_REG14_OFFSET)

#define RTL8295_SDS5_WDIG_REG15_PAGE (1405)
#define RTL8295_SDS5_WDIG_REG15_REG (23)
  #define RTL8295_SDS5_WDIG_REG15_WDIG_REG15_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG15_WDIG_REG15_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG15_WDIG_REG15_OFFSET)

#define RTL8295_SDS5_WDIG_REG16_PAGE (1406)
#define RTL8295_SDS5_WDIG_REG16_REG (16)
  #define RTL8295_SDS5_WDIG_REG16_WDIG_REG16_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG16_WDIG_REG16_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG16_WDIG_REG16_OFFSET)

#define RTL8295_SDS5_WDIG_REG20_PAGE (1406)
#define RTL8295_SDS5_WDIG_REG20_REG (20)
  #define RTL8295_SDS5_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS5_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS5_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS5_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS5_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS5_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS5_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS5_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS5_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS5_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS5_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS5_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS5_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS5_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS5_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS5_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS5_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS5_WDIG_REG21_PAGE (1406)
#define RTL8295_SDS5_WDIG_REG21_REG (21)
  #define RTL8295_SDS5_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS5_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS5_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG00_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG01_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS5_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS5_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG02_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG03_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS5_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS5_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG04_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS5_ANA_MISC_REG04_ANA_MISC_04_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG04_ANA_MISC_04_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG04_ANA_MISC_04_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG05_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS5_ANA_MISC_REG05_ANA_MISC_05_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG05_ANA_MISC_05_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG05_ANA_MISC_05_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG06_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS5_ANA_MISC_REG06_ANA_MISC_06_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG06_ANA_MISC_06_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG06_ANA_MISC_06_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG07_PAGE (1408)
#define RTL8295_SDS5_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS5_ANA_MISC_REG07_ANA_MISC_07_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG07_ANA_MISC_07_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG07_ANA_MISC_07_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG08_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS5_ANA_MISC_REG08_ANA_MISC_08_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG08_ANA_MISC_08_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG08_ANA_MISC_08_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG09_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS5_ANA_MISC_REG09_ANA_MISC_09_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG09_ANA_MISC_09_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG09_ANA_MISC_09_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG10_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS5_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG11_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS5_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG12_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS5_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG13_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS5_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG14_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS5_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG15_PAGE (1409)
#define RTL8295_SDS5_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS5_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG16_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS5_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG17_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS5_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG18_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS5_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG19_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS5_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG20_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS5_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG21_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS5_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG22_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS5_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG23_PAGE (1410)
#define RTL8295_SDS5_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS5_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG24_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS5_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG25_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS5_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG26_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS5_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG27_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS5_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG28_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS5_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG29_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS5_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG30_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS5_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS5_ANA_MISC_REG31_PAGE (1411)
#define RTL8295_SDS5_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS5_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS5_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS5_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG01_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG02_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS5_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG03_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG04_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS5_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG05_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG06_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG07_PAGE (1424)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG08_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG09_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG10_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS5_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG11_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS5_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG12_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG13_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG14_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS5_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG15_PAGE (1425)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS5_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG16_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG17_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG18_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS5_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG19_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS5_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG20_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KI_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG21_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_EN_SATA_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RXDSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS5_ANA_SPD_1P25G_REG22_PAGE (1426)
#define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS5_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG01_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG02_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS5_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG03_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG04_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS5_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG05_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG06_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG07_PAGE (1440)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG08_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG09_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG10_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS5_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG11_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS5_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG12_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG13_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG14_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS5_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG15_PAGE (1441)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS5_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG16_PAGE (1442)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG17_PAGE (1442)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS5_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG18_PAGE (1442)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS5_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS5_ANA_SPD_3P125G_REG19_PAGE (1442)
#define RTL8295_SDS5_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS5_ANA_SPD_3P125G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS5_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET)

/*
 * Feature: SDS6
 */
#define RTL8295_SDS6_SDS_REG00_PAGE (1536)
#define RTL8295_SDS6_SDS_REG00_REG (16)
  #define RTL8295_SDS6_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS6_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS6_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS6_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS6_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS6_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS6_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS6_SDS_REG01_PAGE (1536)
#define RTL8295_SDS6_SDS_REG01_REG (17)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS6_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS6_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS6_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS6_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS6_SDS_REG02_PAGE (1536)
#define RTL8295_SDS6_SDS_REG02_REG (18)
  #define RTL8295_SDS6_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS6_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS6_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS6_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS6_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS6_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS6_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS6_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS6_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS6_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS6_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS6_SDS_REG03_PAGE (1536)
#define RTL8295_SDS6_SDS_REG03_REG (19)
  #define RTL8295_SDS6_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS6_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS6_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS6_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS6_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS6_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS6_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS6_SDS_REG04_PAGE (1536)
#define RTL8295_SDS6_SDS_REG04_REG (20)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS6_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS6_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS6_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS6_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS6_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS6_SDS_REG05_PAGE (1536)
#define RTL8295_SDS6_SDS_REG05_REG (21)
  #define RTL8295_SDS6_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS6_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS6_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS6_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS6_SDS_REG06_PAGE (1536)
#define RTL8295_SDS6_SDS_REG06_REG (22)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS6_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS6_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS6_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS6_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS6_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS6_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS6_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS6_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS6_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS6_SDS_REG07_PAGE (1536)
#define RTL8295_SDS6_SDS_REG07_REG (23)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS6_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS6_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS6_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS6_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS6_SDS_REG08_PAGE (1537)
#define RTL8295_SDS6_SDS_REG08_REG (16)
  #define RTL8295_SDS6_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS6_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS6_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS6_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS6_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS6_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS6_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS6_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS6_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS6_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS6_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS6_SDS_REG09_PAGE (1537)
#define RTL8295_SDS6_SDS_REG09_REG (17)
  #define RTL8295_SDS6_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS6_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS6_SDS_REG10_PAGE (1537)
#define RTL8295_SDS6_SDS_REG10_REG (18)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS6_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS6_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS6_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS6_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS6_SDS_REG11_PAGE (1537)
#define RTL8295_SDS6_SDS_REG11_REG (19)
  #define RTL8295_SDS6_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS6_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS6_SDS_REG12_PAGE (1537)
#define RTL8295_SDS6_SDS_REG12_REG (20)
  #define RTL8295_SDS6_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS6_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS6_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS6_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS6_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS6_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS6_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS6_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS6_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS6_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS6_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS6_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS6_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS6_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS6_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS6_SDS_REG13_PAGE (1537)
#define RTL8295_SDS6_SDS_REG13_REG (21)
  #define RTL8295_SDS6_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS6_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS6_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS6_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS6_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS6_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS6_SDS_REG14_PAGE (1537)
#define RTL8295_SDS6_SDS_REG14_REG (22)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS6_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS6_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS6_SDS_REG15_PAGE (1537)
#define RTL8295_SDS6_SDS_REG15_REG (23)
  #define RTL8295_SDS6_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS6_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS6_SDS_REG16_PAGE (1538)
#define RTL8295_SDS6_SDS_REG16_REG (16)
  #define RTL8295_SDS6_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS6_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS6_SDS_REG17_PAGE (1538)
#define RTL8295_SDS6_SDS_REG17_REG (17)
  #define RTL8295_SDS6_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS6_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS6_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS6_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS6_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS6_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS6_SDS_REG18_PAGE (1538)
#define RTL8295_SDS6_SDS_REG18_REG (18)
  #define RTL8295_SDS6_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS6_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS6_SDS_REG19_PAGE (1538)
#define RTL8295_SDS6_SDS_REG19_REG (19)
  #define RTL8295_SDS6_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS6_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS6_SDS_REG20_PAGE (1538)
#define RTL8295_SDS6_SDS_REG20_REG (20)
  #define RTL8295_SDS6_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS6_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS6_SDS_REG21_PAGE (1538)
#define RTL8295_SDS6_SDS_REG21_REG (21)
  #define RTL8295_SDS6_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS6_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS6_SDS_REG22_PAGE (1538)
#define RTL8295_SDS6_SDS_REG22_REG (22)
  #define RTL8295_SDS6_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS6_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS6_SDS_REG23_PAGE (1538)
#define RTL8295_SDS6_SDS_REG23_REG (23)
  #define RTL8295_SDS6_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS6_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS6_SDS_REG24_PAGE (1539)
#define RTL8295_SDS6_SDS_REG24_REG (16)
  #define RTL8295_SDS6_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS6_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS6_SDS_REG25_PAGE (1539)
#define RTL8295_SDS6_SDS_REG25_REG (17)
  #define RTL8295_SDS6_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS6_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS6_SDS_REG26_PAGE (1539)
#define RTL8295_SDS6_SDS_REG26_REG (18)
  #define RTL8295_SDS6_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS6_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS6_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS6_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS6_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS6_SDS_REG27_PAGE (1539)
#define RTL8295_SDS6_SDS_REG27_REG (19)
  #define RTL8295_SDS6_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS6_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS6_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS6_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS6_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS6_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS6_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS6_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS6_SDS_REG28_PAGE (1539)
#define RTL8295_SDS6_SDS_REG28_REG (20)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS6_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS6_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS6_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS6_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS6_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS6_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS6_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS6_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS6_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS6_SDS_REG29_PAGE (1539)
#define RTL8295_SDS6_SDS_REG29_REG (21)
  #define RTL8295_SDS6_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS6_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS6_SDS_REG30_PAGE (1539)
#define RTL8295_SDS6_SDS_REG30_REG (22)
  #define RTL8295_SDS6_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS6_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS6_SDS_REG31_PAGE (1539)
#define RTL8295_SDS6_SDS_REG31_REG (23)
  #define RTL8295_SDS6_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS6_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS6_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG00_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS6_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG01_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG02_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS6_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG03_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS6_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG04_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS6_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG05_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS6_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG06_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS6_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG07_PAGE (1540)
#define RTL8295_SDS6_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG08_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS6_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG09_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG10_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS6_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG11_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG12_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS6_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG13_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS6_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG14_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG15_PAGE (1541)
#define RTL8295_SDS6_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS6_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG16_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS6_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG17_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS6_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG18_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS6_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG19_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS6_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS6_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG20_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG21_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS6_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG22_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS6_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG23_PAGE (1542)
#define RTL8295_SDS6_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS6_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG24_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS6_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG25_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS6_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG26_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG27_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS6_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG28_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS6_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS6_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG29_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS6_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG30_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS6_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS6_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS6_SDS_EXT_REG31_PAGE (1543)
#define RTL8295_SDS6_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS6_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS6_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS6_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS6_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS6_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS6_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS6_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS6_FIB_REG00_PAGE (1544)
#define RTL8295_SDS6_FIB_REG00_REG (16)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS6_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS6_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS6_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS6_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS6_FIB_REG01_PAGE (1544)
#define RTL8295_SDS6_FIB_REG01_REG (17)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS6_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS6_FIB_REG02_PAGE (1544)
#define RTL8295_SDS6_FIB_REG02_REG (18)
  #define RTL8295_SDS6_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS6_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS6_FIB_REG03_PAGE (1544)
#define RTL8295_SDS6_FIB_REG03_REG (19)
  #define RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS6_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS6_FIB_REG04_PAGE (1544)
#define RTL8295_SDS6_FIB_REG04_REG (20)
  #define RTL8295_SDS6_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS6_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS6_FIB_REG05_PAGE (1544)
#define RTL8295_SDS6_FIB_REG05_REG (21)
  #define RTL8295_SDS6_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS6_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS6_FIB_REG06_PAGE (1544)
#define RTL8295_SDS6_FIB_REG06_REG (22)
  #define RTL8295_SDS6_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS6_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS6_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS6_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS6_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS6_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS6_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS6_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS6_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS6_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS6_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS6_FIB_REG07_PAGE (1544)
#define RTL8295_SDS6_FIB_REG07_REG (23)
  #define RTL8295_SDS6_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS6_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS6_FIB_REG08_PAGE (1545)
#define RTL8295_SDS6_FIB_REG08_REG (16)
  #define RTL8295_SDS6_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS6_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS6_FIB_REG09_PAGE (1545)
#define RTL8295_SDS6_FIB_REG09_REG (17)
  #define RTL8295_SDS6_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS6_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS6_FIB_REG10_PAGE (1545)
#define RTL8295_SDS6_FIB_REG10_REG (18)
  #define RTL8295_SDS6_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS6_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS6_FIB_REG11_PAGE (1545)
#define RTL8295_SDS6_FIB_REG11_REG (19)
  #define RTL8295_SDS6_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS6_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS6_FIB_REG12_PAGE (1545)
#define RTL8295_SDS6_FIB_REG12_REG (20)
  #define RTL8295_SDS6_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS6_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS6_FIB_REG13_PAGE (1545)
#define RTL8295_SDS6_FIB_REG13_REG (21)
  #define RTL8295_SDS6_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS6_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS6_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS6_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS6_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS6_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS6_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS6_FIB_REG14_PAGE (1545)
#define RTL8295_SDS6_FIB_REG14_REG (22)
  #define RTL8295_SDS6_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS6_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS6_FIB_REG15_PAGE (1545)
#define RTL8295_SDS6_FIB_REG15_REG (23)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS6_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS6_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS6_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS6_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS6_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS6_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS6_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS6_FIB_REG16_PAGE (1546)
#define RTL8295_SDS6_FIB_REG16_REG (16)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS6_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS6_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS6_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS6_FIB_REG17_PAGE (1546)
#define RTL8295_SDS6_FIB_REG17_REG (17)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS6_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS6_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS6_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS6_FIB_REG18_PAGE (1546)
#define RTL8295_SDS6_FIB_REG18_REG (18)
  #define RTL8295_SDS6_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS6_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS6_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS6_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS6_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS6_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS6_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS6_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS6_FIB_REG19_PAGE (1546)
#define RTL8295_SDS6_FIB_REG19_REG (19)
  #define RTL8295_SDS6_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS6_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS6_FIB_REG20_PAGE (1546)
#define RTL8295_SDS6_FIB_REG20_REG (20)
  #define RTL8295_SDS6_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS6_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS6_FIB_REG21_PAGE (1546)
#define RTL8295_SDS6_FIB_REG21_REG (21)
  #define RTL8295_SDS6_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS6_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS6_FIB_REG22_PAGE (1546)
#define RTL8295_SDS6_FIB_REG22_REG (22)
  #define RTL8295_SDS6_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS6_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS6_FIB_REG23_PAGE (1546)
#define RTL8295_SDS6_FIB_REG23_REG (23)
  #define RTL8295_SDS6_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS6_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS6_FIB_REG24_PAGE (1547)
#define RTL8295_SDS6_FIB_REG24_REG (16)
  #define RTL8295_SDS6_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS6_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS6_FIB_REG25_PAGE (1547)
#define RTL8295_SDS6_FIB_REG25_REG (17)
  #define RTL8295_SDS6_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS6_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS6_FIB_REG26_PAGE (1547)
#define RTL8295_SDS6_FIB_REG26_REG (18)
  #define RTL8295_SDS6_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS6_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS6_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS6_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS6_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS6_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS6_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS6_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS6_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS6_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS6_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS6_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS6_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS6_FIB_REG27_PAGE (1547)
#define RTL8295_SDS6_FIB_REG27_REG (19)
  #define RTL8295_SDS6_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS6_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS6_FIB_REG28_PAGE (1547)
#define RTL8295_SDS6_FIB_REG28_REG (20)
  #define RTL8295_SDS6_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS6_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS6_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS6_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS6_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS6_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS6_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS6_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS6_FIB_REG29_PAGE (1547)
#define RTL8295_SDS6_FIB_REG29_REG (21)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS6_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS6_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS6_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS6_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS6_FIB_REG30_PAGE (1547)
#define RTL8295_SDS6_FIB_REG30_REG (22)
  #define RTL8295_SDS6_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS6_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS6_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS6_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS6_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS6_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS6_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS6_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS6_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS6_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS6_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS6_FIB_REG31_PAGE (1547)
#define RTL8295_SDS6_FIB_REG31_REG (23)
  #define RTL8295_SDS6_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS6_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS6_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS6_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS6_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS6_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG00_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS6_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG01_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG02_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS6_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG03_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS6_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG04_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS6_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG05_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS6_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG06_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS6_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG07_PAGE (1548)
#define RTL8295_SDS6_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS6_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG08_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS6_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG09_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS6_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG10_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS6_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG11_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS6_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG12_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS6_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG13_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS6_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS6_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS6_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS6_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS6_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG14_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS6_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG15_PAGE (1549)
#define RTL8295_SDS6_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS6_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG16_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG17_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS6_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG18_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS6_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG19_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG20_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS6_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG21_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS6_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG22_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS6_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG23_PAGE (1550)
#define RTL8295_SDS6_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG24_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS6_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS6_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG25_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG26_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS6_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG27_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS6_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS6_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS6_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS6_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS6_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS6_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG28_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS6_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG29_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS6_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG30_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS6_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS6_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS6_FIB_EXT_REG31_PAGE (1551)
#define RTL8295_SDS6_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS6_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS6_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS6_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS6_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS6_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS6_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS6_WDIG_REG00_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG00_REG (16)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS6_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS6_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS6_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS6_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS6_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS6_WDIG_REG01_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG01_REG (17)
  #define RTL8295_SDS6_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS6_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS6_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS6_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS6_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS6_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS6_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS6_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS6_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS6_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS6_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS6_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS6_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS6_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS6_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS6_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS6_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS6_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS6_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS6_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS6_WDIG_REG02_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG02_REG (18)
  #define RTL8295_SDS6_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS6_WDIG_REG03_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG03_REG (19)
  #define RTL8295_SDS6_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS6_WDIG_REG04_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG04_REG (20)
  #define RTL8295_SDS6_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS6_WDIG_REG05_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG05_REG (21)
  #define RTL8295_SDS6_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS6_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS6_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS6_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS6_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS6_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS6_WDIG_REG06_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG06_REG (22)
  #define RTL8295_SDS6_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS6_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS6_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS6_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS6_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS6_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS6_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS6_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS6_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS6_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS6_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS6_WDIG_REG07_PAGE (1660)
#define RTL8295_SDS6_WDIG_REG07_REG (23)
  #define RTL8295_SDS6_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS6_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS6_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS6_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS6_WDIG_REG08_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG08_REG (16)
  #define RTL8295_SDS6_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS6_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS6_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS6_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS6_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS6_WDIG_REG09_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG09_REG (17)
  #define RTL8295_SDS6_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS6_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS6_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS6_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS6_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS6_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS6_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS6_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS6_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS6_WDIG_REG10_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG10_REG (18)
  #define RTL8295_SDS6_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS6_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS6_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS6_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS6_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS6_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS6_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS6_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS6_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS6_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS6_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS6_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS6_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS6_WDIG_REG11_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG11_REG (19)
  #define RTL8295_SDS6_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS6_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS6_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS6_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS6_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS6_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS6_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS6_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS6_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS6_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS6_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS6_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS6_WDIG_REG12_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG12_REG (20)
  #define RTL8295_SDS6_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS6_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS6_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS6_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS6_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS6_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS6_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS6_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS6_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS6_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS6_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS6_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS6_WDIG_REG13_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG13_REG (21)
  #define RTL8295_SDS6_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS6_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS6_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS6_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS6_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS6_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS6_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS6_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS6_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS6_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS6_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS6_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS6_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS6_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS6_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS6_WDIG_REG14_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG14_REG (22)
  #define RTL8295_SDS6_WDIG_REG14_WDIG_REG14_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG14_WDIG_REG14_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG14_WDIG_REG14_OFFSET)

#define RTL8295_SDS6_WDIG_REG15_PAGE (1661)
#define RTL8295_SDS6_WDIG_REG15_REG (23)
  #define RTL8295_SDS6_WDIG_REG15_WDIG_REG15_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG15_WDIG_REG15_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG15_WDIG_REG15_OFFSET)

#define RTL8295_SDS6_WDIG_REG16_PAGE (1662)
#define RTL8295_SDS6_WDIG_REG16_REG (16)
  #define RTL8295_SDS6_WDIG_REG16_WDIG_REG16_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG16_WDIG_REG16_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG16_WDIG_REG16_OFFSET)

#define RTL8295_SDS6_WDIG_REG20_PAGE (1662)
#define RTL8295_SDS6_WDIG_REG20_REG (20)
  #define RTL8295_SDS6_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS6_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS6_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS6_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS6_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS6_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS6_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS6_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS6_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS6_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS6_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS6_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS6_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS6_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS6_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS6_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS6_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS6_WDIG_REG21_PAGE (1662)
#define RTL8295_SDS6_WDIG_REG21_REG (21)
  #define RTL8295_SDS6_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS6_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS6_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG00_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG01_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS6_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS6_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG02_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG03_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS6_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS6_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG04_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS6_ANA_MISC_REG04_ANA_MISC_04_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG04_ANA_MISC_04_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG04_ANA_MISC_04_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG05_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS6_ANA_MISC_REG05_ANA_MISC_05_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG05_ANA_MISC_05_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG05_ANA_MISC_05_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG06_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS6_ANA_MISC_REG06_ANA_MISC_06_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG06_ANA_MISC_06_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG06_ANA_MISC_06_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG07_PAGE (1664)
#define RTL8295_SDS6_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS6_ANA_MISC_REG07_ANA_MISC_07_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG07_ANA_MISC_07_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG07_ANA_MISC_07_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG08_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS6_ANA_MISC_REG08_ANA_MISC_08_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG08_ANA_MISC_08_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG08_ANA_MISC_08_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG09_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS6_ANA_MISC_REG09_ANA_MISC_09_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG09_ANA_MISC_09_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG09_ANA_MISC_09_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG10_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS6_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG11_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS6_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG12_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS6_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG13_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS6_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG14_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS6_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG15_PAGE (1665)
#define RTL8295_SDS6_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS6_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG16_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS6_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG17_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS6_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG18_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS6_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG19_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS6_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG20_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS6_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG21_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS6_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG22_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS6_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG23_PAGE (1666)
#define RTL8295_SDS6_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS6_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG24_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS6_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG25_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS6_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG26_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS6_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG27_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS6_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG28_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS6_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG29_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS6_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG30_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS6_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS6_ANA_MISC_REG31_PAGE (1667)
#define RTL8295_SDS6_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS6_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS6_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS6_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS6_ANA_COM_REG01_PAGE (1668)
#define RTL8295_SDS6_ANA_COM_REG01_REG (17)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CKPLL_MASK (0x3 << RTL8295_SDS6_ANA_COM_REG01_REG_CKPLL_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS6_ANA_COM_REG01_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS6_ANA_COM_REG02_PAGE (1668)
#define RTL8295_SDS6_ANA_COM_REG02_REG (18)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS6_ANA_COM_REG02_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG02_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG02_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS6_ANA_COM_REG02_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS6_ANA_COM_REG02_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS6_ANA_COM_REG02_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS6_ANA_COM_REG03_PAGE (1668)
#define RTL8295_SDS6_ANA_COM_REG03_REG (19)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_SINGVCO_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_DIV5_OFFSET (8)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_DIV5_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_DIV5_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_125M_SEL_OFFSET (7)
  #define RTL8295_SDS6_ANA_COM_REG03_REG_125M_SEL_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG03_REG_125M_SEL_OFFSET)

#define RTL8295_SDS6_ANA_COM_REG05_PAGE (1668)
#define RTL8295_SDS6_ANA_COM_REG05_REG (21)
  #define RTL8295_SDS6_ANA_COM_REG05_REG05_DUMMY_1501_OFFSET (1)
  #define RTL8295_SDS6_ANA_COM_REG05_REG05_DUMMY_1501_MASK (0x7FFF << RTL8295_SDS6_ANA_COM_REG05_REG05_DUMMY_1501_OFFSET)
  #define RTL8295_SDS6_ANA_COM_REG05_FIB100_SPC_DIS_OFFSET (0)
  #define RTL8295_SDS6_ANA_COM_REG05_FIB100_SPC_DIS_MASK (0x1 << RTL8295_SDS6_ANA_COM_REG05_FIB100_SPC_DIS_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG01_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG02_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS6_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG03_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG04_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS6_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG05_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG06_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG07_PAGE (1680)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG08_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG09_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG10_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS6_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG11_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS6_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG12_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG13_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG14_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS6_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG15_PAGE (1681)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS6_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG16_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG17_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG18_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS6_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG19_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS6_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG20_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KI_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG21_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_EN_SATA_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RXDSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS6_ANA_SPD_1P25G_REG22_PAGE (1682)
#define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS6_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG01_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG02_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS6_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG03_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG04_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS6_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG05_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG06_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG07_PAGE (1696)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG08_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG09_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG10_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS6_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG11_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS6_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG12_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG13_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG14_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS6_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG15_PAGE (1697)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS6_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG16_PAGE (1698)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG17_PAGE (1698)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS6_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG18_PAGE (1698)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS6_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS6_ANA_SPD_3P125G_REG19_PAGE (1698)
#define RTL8295_SDS6_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS6_ANA_SPD_3P125G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS6_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET)

/*
 * Feature: SDS7
 */
#define RTL8295_SDS7_SDS_REG00_PAGE (1792)
#define RTL8295_SDS7_SDS_REG00_REG (16)
  #define RTL8295_SDS7_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS7_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS7_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS7_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS7_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS7_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS7_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS7_SDS_REG01_PAGE (1792)
#define RTL8295_SDS7_SDS_REG01_REG (17)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS7_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS7_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS7_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS7_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS7_SDS_REG02_PAGE (1792)
#define RTL8295_SDS7_SDS_REG02_REG (18)
  #define RTL8295_SDS7_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS7_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS7_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS7_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS7_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS7_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS7_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS7_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS7_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS7_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS7_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS7_SDS_REG03_PAGE (1792)
#define RTL8295_SDS7_SDS_REG03_REG (19)
  #define RTL8295_SDS7_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS7_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS7_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS7_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS7_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS7_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS7_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS7_SDS_REG04_PAGE (1792)
#define RTL8295_SDS7_SDS_REG04_REG (20)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS7_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS7_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS7_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS7_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS7_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS7_SDS_REG05_PAGE (1792)
#define RTL8295_SDS7_SDS_REG05_REG (21)
  #define RTL8295_SDS7_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS7_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS7_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS7_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS7_SDS_REG06_PAGE (1792)
#define RTL8295_SDS7_SDS_REG06_REG (22)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS7_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS7_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS7_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS7_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS7_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS7_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS7_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS7_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS7_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS7_SDS_REG07_PAGE (1792)
#define RTL8295_SDS7_SDS_REG07_REG (23)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS7_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS7_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS7_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS7_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS7_SDS_REG08_PAGE (1793)
#define RTL8295_SDS7_SDS_REG08_REG (16)
  #define RTL8295_SDS7_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS7_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS7_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS7_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS7_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS7_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS7_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS7_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS7_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS7_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS7_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS7_SDS_REG09_PAGE (1793)
#define RTL8295_SDS7_SDS_REG09_REG (17)
  #define RTL8295_SDS7_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS7_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS7_SDS_REG10_PAGE (1793)
#define RTL8295_SDS7_SDS_REG10_REG (18)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS7_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS7_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS7_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS7_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS7_SDS_REG11_PAGE (1793)
#define RTL8295_SDS7_SDS_REG11_REG (19)
  #define RTL8295_SDS7_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS7_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS7_SDS_REG12_PAGE (1793)
#define RTL8295_SDS7_SDS_REG12_REG (20)
  #define RTL8295_SDS7_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS7_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS7_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS7_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS7_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS7_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS7_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS7_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS7_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS7_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS7_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS7_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS7_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS7_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS7_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS7_SDS_REG13_PAGE (1793)
#define RTL8295_SDS7_SDS_REG13_REG (21)
  #define RTL8295_SDS7_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS7_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS7_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS7_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS7_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS7_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS7_SDS_REG14_PAGE (1793)
#define RTL8295_SDS7_SDS_REG14_REG (22)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS7_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS7_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS7_SDS_REG15_PAGE (1793)
#define RTL8295_SDS7_SDS_REG15_REG (23)
  #define RTL8295_SDS7_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS7_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS7_SDS_REG16_PAGE (1794)
#define RTL8295_SDS7_SDS_REG16_REG (16)
  #define RTL8295_SDS7_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS7_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS7_SDS_REG17_PAGE (1794)
#define RTL8295_SDS7_SDS_REG17_REG (17)
  #define RTL8295_SDS7_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS7_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS7_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS7_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS7_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS7_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS7_SDS_REG18_PAGE (1794)
#define RTL8295_SDS7_SDS_REG18_REG (18)
  #define RTL8295_SDS7_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS7_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS7_SDS_REG19_PAGE (1794)
#define RTL8295_SDS7_SDS_REG19_REG (19)
  #define RTL8295_SDS7_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS7_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS7_SDS_REG20_PAGE (1794)
#define RTL8295_SDS7_SDS_REG20_REG (20)
  #define RTL8295_SDS7_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS7_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS7_SDS_REG21_PAGE (1794)
#define RTL8295_SDS7_SDS_REG21_REG (21)
  #define RTL8295_SDS7_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS7_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS7_SDS_REG22_PAGE (1794)
#define RTL8295_SDS7_SDS_REG22_REG (22)
  #define RTL8295_SDS7_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS7_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS7_SDS_REG23_PAGE (1794)
#define RTL8295_SDS7_SDS_REG23_REG (23)
  #define RTL8295_SDS7_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS7_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS7_SDS_REG24_PAGE (1795)
#define RTL8295_SDS7_SDS_REG24_REG (16)
  #define RTL8295_SDS7_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS7_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS7_SDS_REG25_PAGE (1795)
#define RTL8295_SDS7_SDS_REG25_REG (17)
  #define RTL8295_SDS7_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS7_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS7_SDS_REG26_PAGE (1795)
#define RTL8295_SDS7_SDS_REG26_REG (18)
  #define RTL8295_SDS7_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS7_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS7_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS7_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS7_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS7_SDS_REG27_PAGE (1795)
#define RTL8295_SDS7_SDS_REG27_REG (19)
  #define RTL8295_SDS7_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS7_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS7_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS7_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS7_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS7_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS7_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS7_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS7_SDS_REG28_PAGE (1795)
#define RTL8295_SDS7_SDS_REG28_REG (20)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS7_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS7_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS7_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS7_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS7_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS7_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS7_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS7_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS7_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS7_SDS_REG29_PAGE (1795)
#define RTL8295_SDS7_SDS_REG29_REG (21)
  #define RTL8295_SDS7_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS7_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS7_SDS_REG30_PAGE (1795)
#define RTL8295_SDS7_SDS_REG30_REG (22)
  #define RTL8295_SDS7_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS7_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS7_SDS_REG31_PAGE (1795)
#define RTL8295_SDS7_SDS_REG31_REG (23)
  #define RTL8295_SDS7_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS7_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS7_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG00_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS7_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG01_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG02_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS7_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG03_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS7_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG04_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS7_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG05_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS7_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG06_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS7_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG07_PAGE (1796)
#define RTL8295_SDS7_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG08_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS7_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG09_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG10_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS7_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG11_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG12_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS7_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG13_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS7_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG14_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG15_PAGE (1797)
#define RTL8295_SDS7_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS7_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG16_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS7_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG17_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS7_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG18_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS7_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG19_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS7_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS7_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG20_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG21_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS7_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG22_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS7_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG23_PAGE (1798)
#define RTL8295_SDS7_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS7_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG24_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS7_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG25_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS7_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG26_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG27_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS7_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG28_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS7_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS7_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG29_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS7_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG30_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS7_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS7_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS7_SDS_EXT_REG31_PAGE (1799)
#define RTL8295_SDS7_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS7_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS7_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS7_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS7_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS7_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS7_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS7_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS7_FIB_REG00_PAGE (1800)
#define RTL8295_SDS7_FIB_REG00_REG (16)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS7_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS7_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS7_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS7_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS7_FIB_REG01_PAGE (1800)
#define RTL8295_SDS7_FIB_REG01_REG (17)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS7_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS7_FIB_REG02_PAGE (1800)
#define RTL8295_SDS7_FIB_REG02_REG (18)
  #define RTL8295_SDS7_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS7_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS7_FIB_REG03_PAGE (1800)
#define RTL8295_SDS7_FIB_REG03_REG (19)
  #define RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS7_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS7_FIB_REG04_PAGE (1800)
#define RTL8295_SDS7_FIB_REG04_REG (20)
  #define RTL8295_SDS7_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS7_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS7_FIB_REG05_PAGE (1800)
#define RTL8295_SDS7_FIB_REG05_REG (21)
  #define RTL8295_SDS7_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS7_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS7_FIB_REG06_PAGE (1800)
#define RTL8295_SDS7_FIB_REG06_REG (22)
  #define RTL8295_SDS7_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS7_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS7_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS7_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS7_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS7_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS7_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS7_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS7_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS7_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS7_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS7_FIB_REG07_PAGE (1800)
#define RTL8295_SDS7_FIB_REG07_REG (23)
  #define RTL8295_SDS7_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS7_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS7_FIB_REG08_PAGE (1801)
#define RTL8295_SDS7_FIB_REG08_REG (16)
  #define RTL8295_SDS7_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS7_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS7_FIB_REG09_PAGE (1801)
#define RTL8295_SDS7_FIB_REG09_REG (17)
  #define RTL8295_SDS7_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS7_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS7_FIB_REG10_PAGE (1801)
#define RTL8295_SDS7_FIB_REG10_REG (18)
  #define RTL8295_SDS7_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS7_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS7_FIB_REG11_PAGE (1801)
#define RTL8295_SDS7_FIB_REG11_REG (19)
  #define RTL8295_SDS7_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS7_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS7_FIB_REG12_PAGE (1801)
#define RTL8295_SDS7_FIB_REG12_REG (20)
  #define RTL8295_SDS7_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS7_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS7_FIB_REG13_PAGE (1801)
#define RTL8295_SDS7_FIB_REG13_REG (21)
  #define RTL8295_SDS7_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS7_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS7_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS7_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS7_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS7_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS7_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS7_FIB_REG14_PAGE (1801)
#define RTL8295_SDS7_FIB_REG14_REG (22)
  #define RTL8295_SDS7_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS7_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS7_FIB_REG15_PAGE (1801)
#define RTL8295_SDS7_FIB_REG15_REG (23)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS7_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS7_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS7_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS7_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS7_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS7_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS7_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS7_FIB_REG16_PAGE (1802)
#define RTL8295_SDS7_FIB_REG16_REG (16)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS7_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS7_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS7_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS7_FIB_REG17_PAGE (1802)
#define RTL8295_SDS7_FIB_REG17_REG (17)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS7_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS7_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS7_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS7_FIB_REG18_PAGE (1802)
#define RTL8295_SDS7_FIB_REG18_REG (18)
  #define RTL8295_SDS7_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS7_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS7_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS7_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS7_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS7_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS7_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS7_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS7_FIB_REG19_PAGE (1802)
#define RTL8295_SDS7_FIB_REG19_REG (19)
  #define RTL8295_SDS7_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS7_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS7_FIB_REG20_PAGE (1802)
#define RTL8295_SDS7_FIB_REG20_REG (20)
  #define RTL8295_SDS7_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS7_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS7_FIB_REG21_PAGE (1802)
#define RTL8295_SDS7_FIB_REG21_REG (21)
  #define RTL8295_SDS7_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS7_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS7_FIB_REG22_PAGE (1802)
#define RTL8295_SDS7_FIB_REG22_REG (22)
  #define RTL8295_SDS7_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS7_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS7_FIB_REG23_PAGE (1802)
#define RTL8295_SDS7_FIB_REG23_REG (23)
  #define RTL8295_SDS7_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS7_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS7_FIB_REG24_PAGE (1803)
#define RTL8295_SDS7_FIB_REG24_REG (16)
  #define RTL8295_SDS7_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS7_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS7_FIB_REG25_PAGE (1803)
#define RTL8295_SDS7_FIB_REG25_REG (17)
  #define RTL8295_SDS7_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS7_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS7_FIB_REG26_PAGE (1803)
#define RTL8295_SDS7_FIB_REG26_REG (18)
  #define RTL8295_SDS7_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS7_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS7_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS7_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS7_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS7_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS7_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS7_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS7_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS7_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS7_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS7_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS7_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS7_FIB_REG27_PAGE (1803)
#define RTL8295_SDS7_FIB_REG27_REG (19)
  #define RTL8295_SDS7_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS7_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS7_FIB_REG28_PAGE (1803)
#define RTL8295_SDS7_FIB_REG28_REG (20)
  #define RTL8295_SDS7_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS7_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS7_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS7_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS7_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS7_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS7_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS7_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS7_FIB_REG29_PAGE (1803)
#define RTL8295_SDS7_FIB_REG29_REG (21)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS7_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS7_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS7_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS7_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS7_FIB_REG30_PAGE (1803)
#define RTL8295_SDS7_FIB_REG30_REG (22)
  #define RTL8295_SDS7_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS7_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS7_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS7_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS7_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS7_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS7_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS7_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS7_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS7_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS7_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS7_FIB_REG31_PAGE (1803)
#define RTL8295_SDS7_FIB_REG31_REG (23)
  #define RTL8295_SDS7_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS7_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS7_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS7_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS7_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS7_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG00_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS7_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG01_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG02_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS7_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG03_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS7_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG04_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS7_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG05_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS7_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG06_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS7_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG07_PAGE (1804)
#define RTL8295_SDS7_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS7_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG08_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS7_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG09_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS7_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG10_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS7_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG11_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS7_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG12_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS7_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG13_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS7_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS7_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS7_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS7_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS7_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG14_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS7_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG15_PAGE (1805)
#define RTL8295_SDS7_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS7_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG16_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG17_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS7_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG18_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS7_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG19_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG20_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS7_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG21_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS7_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG22_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS7_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG23_PAGE (1806)
#define RTL8295_SDS7_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG24_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS7_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS7_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG25_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG26_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS7_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG27_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS7_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS7_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS7_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS7_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS7_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS7_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG28_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS7_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG29_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS7_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG30_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS7_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS7_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS7_FIB_EXT_REG31_PAGE (1807)
#define RTL8295_SDS7_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS7_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS7_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS7_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS7_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS7_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS7_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS7_WDIG_REG00_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG00_REG (16)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS7_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS7_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS7_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS7_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS7_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS7_WDIG_REG01_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG01_REG (17)
  #define RTL8295_SDS7_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS7_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS7_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS7_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS7_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS7_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS7_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS7_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS7_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS7_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS7_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS7_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS7_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS7_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS7_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS7_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS7_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS7_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS7_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS7_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS7_WDIG_REG02_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG02_REG (18)
  #define RTL8295_SDS7_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS7_WDIG_REG03_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG03_REG (19)
  #define RTL8295_SDS7_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS7_WDIG_REG04_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG04_REG (20)
  #define RTL8295_SDS7_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS7_WDIG_REG05_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG05_REG (21)
  #define RTL8295_SDS7_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS7_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS7_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS7_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS7_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS7_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS7_WDIG_REG06_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG06_REG (22)
  #define RTL8295_SDS7_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS7_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS7_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS7_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS7_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS7_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS7_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS7_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS7_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS7_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS7_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS7_WDIG_REG07_PAGE (1916)
#define RTL8295_SDS7_WDIG_REG07_REG (23)
  #define RTL8295_SDS7_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS7_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS7_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS7_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS7_WDIG_REG08_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG08_REG (16)
  #define RTL8295_SDS7_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS7_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS7_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS7_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS7_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS7_WDIG_REG09_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG09_REG (17)
  #define RTL8295_SDS7_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS7_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS7_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS7_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS7_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS7_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS7_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS7_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS7_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS7_WDIG_REG10_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG10_REG (18)
  #define RTL8295_SDS7_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS7_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS7_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS7_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS7_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS7_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS7_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS7_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS7_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS7_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS7_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS7_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS7_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS7_WDIG_REG11_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG11_REG (19)
  #define RTL8295_SDS7_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS7_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS7_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS7_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS7_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS7_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS7_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS7_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS7_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS7_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS7_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS7_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS7_WDIG_REG12_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG12_REG (20)
  #define RTL8295_SDS7_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS7_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS7_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS7_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS7_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS7_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS7_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS7_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS7_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS7_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS7_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS7_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS7_WDIG_REG13_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG13_REG (21)
  #define RTL8295_SDS7_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS7_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS7_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS7_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS7_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS7_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS7_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS7_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS7_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS7_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS7_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS7_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS7_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS7_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS7_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS7_WDIG_REG14_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG14_REG (22)
  #define RTL8295_SDS7_WDIG_REG14_WDIG_REG14_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG14_WDIG_REG14_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG14_WDIG_REG14_OFFSET)

#define RTL8295_SDS7_WDIG_REG15_PAGE (1917)
#define RTL8295_SDS7_WDIG_REG15_REG (23)
  #define RTL8295_SDS7_WDIG_REG15_WDIG_REG15_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG15_WDIG_REG15_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG15_WDIG_REG15_OFFSET)

#define RTL8295_SDS7_WDIG_REG16_PAGE (1918)
#define RTL8295_SDS7_WDIG_REG16_REG (16)
  #define RTL8295_SDS7_WDIG_REG16_WDIG_REG16_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG16_WDIG_REG16_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG16_WDIG_REG16_OFFSET)

#define RTL8295_SDS7_WDIG_REG20_PAGE (1918)
#define RTL8295_SDS7_WDIG_REG20_REG (20)
  #define RTL8295_SDS7_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS7_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS7_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS7_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS7_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS7_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS7_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS7_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS7_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS7_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS7_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS7_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS7_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS7_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS7_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS7_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS7_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS7_WDIG_REG21_PAGE (1918)
#define RTL8295_SDS7_WDIG_REG21_REG (21)
  #define RTL8295_SDS7_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS7_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS7_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG00_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG01_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS7_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS7_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG02_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG03_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS7_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS7_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG04_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS7_ANA_MISC_REG04_ANA_MISC_04_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG04_ANA_MISC_04_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG04_ANA_MISC_04_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG05_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS7_ANA_MISC_REG05_ANA_MISC_05_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG05_ANA_MISC_05_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG05_ANA_MISC_05_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG06_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS7_ANA_MISC_REG06_ANA_MISC_06_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG06_ANA_MISC_06_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG06_ANA_MISC_06_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG07_PAGE (1920)
#define RTL8295_SDS7_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS7_ANA_MISC_REG07_ANA_MISC_07_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG07_ANA_MISC_07_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG07_ANA_MISC_07_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG08_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS7_ANA_MISC_REG08_ANA_MISC_08_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG08_ANA_MISC_08_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG08_ANA_MISC_08_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG09_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS7_ANA_MISC_REG09_ANA_MISC_09_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG09_ANA_MISC_09_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG09_ANA_MISC_09_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG10_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS7_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG11_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS7_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG12_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS7_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG13_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS7_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG14_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS7_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG15_PAGE (1921)
#define RTL8295_SDS7_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS7_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG16_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS7_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG17_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS7_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG18_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS7_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG19_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS7_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG20_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS7_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG21_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS7_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG22_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS7_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG23_PAGE (1922)
#define RTL8295_SDS7_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS7_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG24_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS7_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG25_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS7_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG26_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS7_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG27_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS7_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG28_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS7_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG29_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS7_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG30_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS7_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS7_ANA_MISC_REG31_PAGE (1923)
#define RTL8295_SDS7_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS7_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS7_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS7_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG01_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG02_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS7_ANA_SPD_1P25G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG03_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG04_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS7_ANA_SPD_1P25G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG05_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG06_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG07_PAGE (1936)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG08_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG09_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG10_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS7_ANA_SPD_1P25G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG11_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS7_ANA_SPD_1P25G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG12_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG13_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG14_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS7_ANA_SPD_1P25G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG15_PAGE (1937)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS7_ANA_SPD_1P25G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG16_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG17_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG18_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS7_ANA_SPD_1P25G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG19_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS7_ANA_SPD_1P25G_REG19_REG_reserved_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG20_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KI_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG20_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG21_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_EN_SATA_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RXDSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG21_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS7_ANA_SPD_1P25G_REG22_PAGE (1938)
#define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS7_ANA_SPD_1P25G_REG22_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG01_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_Z0_TUNE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_BG_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_BG_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_BG_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBRXSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBRXSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBTXSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG01_REG_IBTXSEL_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG02_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_Z0_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CML_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_MASK (0x1F << RTL8295_SDS7_ANA_SPD_3P125G_REG02_REG01_DUMMY_0400_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG03_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CALI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CALSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_CKSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_MASK (0x1F << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_SEN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG03_REG_OOBS_VCM_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG04_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_MASK (0x3FFF << RTL8295_SDS7_ANA_SPD_3P125G_REG04_REG_CDR_INT_INIT_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG05_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KI_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KP1_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KP1_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KP2_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_KP2_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG05_REG_CDR_SEL_TESTOUT_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG06_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET (4)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG06_REG_CDR_EN_M_VALUE_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG07_PAGE (1952)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_MASK (0x1F << RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_MASK (0x1F << RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG07_REG07_DUMMY_0200_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG08_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_EN_CLKREQ_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_EN_SATA_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_EN_SATA_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RXDSEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RXDSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ2SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET (1)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG08_REG_RX_FORCERUN_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG09_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_MASK (0x7F << RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_EQ_IN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_IQDSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG09_REG_RX_OFFSET_RANGE_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG10_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PIENSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_PS_AFE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_D2S_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_MASK (0x1F << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_TIMER_BER_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_MASK (0x1F << RTL8295_SDS7_ANA_SPD_3P125G_REG10_REG_RX_TIMER_EQ_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG11_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_MASK (0x3FF << RTL8295_SDS7_ANA_SPD_3P125G_REG11_REG_TX_EN_EMPHAS_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG12_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET (4)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET (2)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_SWING_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_SWING_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DLY_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG12_REG_TX_DLY_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG13_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_BEAEN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_FORCE_RCVDET_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SWING25_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG13_REG_TX_SWING25_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG14_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_MASK (0xFFFF << RTL8295_SDS7_ANA_SPD_3P125G_REG14_REG14_DUMMY_1500_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG15_PAGE (1953)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG15_DUMMY_1512_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG_RING_SEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG_RING_SEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG_BER_PRIORITY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_MASK (0x3FF << RTL8295_SDS7_ANA_SPD_3P125G_REG15_REG15_DUMMY_0900_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG16_PAGE (1954)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_CP_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET (5)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_D4_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CKPLL_MASK (0x3 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CKPLL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG16_REG_CMU_SEL_R1_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG17_PAGE (1954)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET (7)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_EN_TEST_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET (6)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET (3)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS7_ANA_SPD_3P125G_REG17_REG_VSEL_LDO_D_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG18_PAGE (1954)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET (15)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET (14)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_SINGVCO_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_SINGVCO_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET (13)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_BIG_KVCO_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET (12)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_EN_CKOOBS_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET (11)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_DLY_EN_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET (10)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_FLD_DSEL_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET (9)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_MASK (0x1 << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG_CMU_SEL_VCO_OFFSET)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_MASK (0x1FF << RTL8295_SDS7_ANA_SPD_3P125G_REG18_REG18_DUMMY_0800_OFFSET)

#define RTL8295_SDS7_ANA_SPD_3P125G_REG19_PAGE (1954)
#define RTL8295_SDS7_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET (0)
  #define RTL8295_SDS7_ANA_SPD_3P125G_REG19_REG_reserved_MASK (0xFFFF << RTL8295_SDS7_ANA_SPD_3P125G_REG19_REG_reserved_OFFSET)

/*
 * Feature: SDS0_SLV
 */
#define RTL8295_S0_SLV_SDS_REG00_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG00_REG (16)
  #define RTL8295_S0_SLV_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_S0_SLV_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_S0_SLV_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_S0_SLV_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_S0_SLV_SDS_REG01_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG01_REG (17)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_S0_SLV_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_S0_SLV_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_S0_SLV_SDS_REG02_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG02_REG (18)
  #define RTL8295_S0_SLV_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_S0_SLV_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_S0_SLV_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_S0_SLV_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_S0_SLV_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_S0_SLV_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_S0_SLV_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_S0_SLV_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_S0_SLV_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_S0_SLV_SDS_REG03_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG03_REG (19)
  #define RTL8295_S0_SLV_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_S0_SLV_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_S0_SLV_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_S0_SLV_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_S0_SLV_SDS_REG04_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG04_REG (20)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_S0_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_S0_SLV_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_S0_SLV_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_S0_SLV_SDS_REG05_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG05_REG (21)
  #define RTL8295_S0_SLV_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_S0_SLV_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_S0_SLV_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_S0_SLV_SDS_REG06_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG06_REG (22)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_S0_SLV_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_S0_SLV_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_S0_SLV_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_S0_SLV_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_S0_SLV_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_S0_SLV_SDS_REG07_PAGE (512)
#define RTL8295_S0_SLV_SDS_REG07_REG (23)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_S0_SLV_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_S0_SLV_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_S0_SLV_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_S0_SLV_SDS_REG08_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG08_REG (16)
  #define RTL8295_S0_SLV_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_S0_SLV_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_S0_SLV_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_S0_SLV_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_S0_SLV_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_S0_SLV_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_S0_SLV_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_S0_SLV_SDS_REG09_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG09_REG (17)
  #define RTL8295_S0_SLV_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_S0_SLV_SDS_REG10_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG10_REG (18)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_S0_SLV_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_S0_SLV_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_S0_SLV_SDS_REG11_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG11_REG (19)
  #define RTL8295_S0_SLV_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_S0_SLV_SDS_REG12_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG12_REG (20)
  #define RTL8295_S0_SLV_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_S0_SLV_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_S0_SLV_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_S0_SLV_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_S0_SLV_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_S0_SLV_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_S0_SLV_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_S0_SLV_SDS_REG13_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG13_REG (21)
  #define RTL8295_S0_SLV_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_S0_SLV_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_S0_SLV_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_S0_SLV_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_S0_SLV_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_S0_SLV_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_S0_SLV_SDS_REG14_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG14_REG (22)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_S0_SLV_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_S0_SLV_SDS_REG15_PAGE (513)
#define RTL8295_S0_SLV_SDS_REG15_REG (23)
  #define RTL8295_S0_SLV_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_S0_SLV_SDS_REG16_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG16_REG (16)
  #define RTL8295_S0_SLV_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_S0_SLV_SDS_REG17_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG17_REG (17)
  #define RTL8295_S0_SLV_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_S0_SLV_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_S0_SLV_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_S0_SLV_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_S0_SLV_SDS_REG18_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG18_REG (18)
  #define RTL8295_S0_SLV_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_S0_SLV_SDS_REG19_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG19_REG (19)
  #define RTL8295_S0_SLV_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_S0_SLV_SDS_REG20_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG20_REG (20)
  #define RTL8295_S0_SLV_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_S0_SLV_SDS_REG21_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG21_REG (21)
  #define RTL8295_S0_SLV_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_S0_SLV_SDS_REG22_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG22_REG (22)
  #define RTL8295_S0_SLV_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_S0_SLV_SDS_REG23_PAGE (514)
#define RTL8295_S0_SLV_SDS_REG23_REG (23)
  #define RTL8295_S0_SLV_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_S0_SLV_SDS_REG24_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG24_REG (16)
  #define RTL8295_S0_SLV_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_S0_SLV_SDS_REG25_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG25_REG (17)
  #define RTL8295_S0_SLV_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_S0_SLV_SDS_REG26_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG26_REG (18)
  #define RTL8295_S0_SLV_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_S0_SLV_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_S0_SLV_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_S0_SLV_SDS_REG27_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG27_REG (19)
  #define RTL8295_S0_SLV_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_S0_SLV_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_S0_SLV_SDS_REG28_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG28_REG (20)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_S0_SLV_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_S0_SLV_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_S0_SLV_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_S0_SLV_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_S0_SLV_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_S0_SLV_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_S0_SLV_SDS_REG29_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG29_REG (21)
  #define RTL8295_S0_SLV_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_S0_SLV_SDS_REG30_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG30_REG (22)
  #define RTL8295_S0_SLV_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_S0_SLV_SDS_REG31_PAGE (515)
#define RTL8295_S0_SLV_SDS_REG31_REG (23)
  #define RTL8295_S0_SLV_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_S0_SLV_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG00_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG00_REG (16)
  #define RTL8295_S0_SLV_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG01_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG01_REG (17)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG02_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG02_REG (18)
  #define RTL8295_S0_SLV_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG03_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG03_REG (19)
  #define RTL8295_S0_SLV_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG04_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG04_REG (20)
  #define RTL8295_S0_SLV_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG05_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG05_REG (21)
  #define RTL8295_S0_SLV_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG06_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG06_REG (22)
  #define RTL8295_S0_SLV_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG07_PAGE (516)
#define RTL8295_S0_SLV_SDS_EXT_REG07_REG (23)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG08_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG08_REG (16)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_S0_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG09_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG09_REG (17)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG10_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG10_REG (18)
  #define RTL8295_S0_SLV_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG11_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG11_REG (19)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG12_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG12_REG (20)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_S0_SLV_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG13_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG13_REG (21)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_S0_SLV_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG14_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG14_REG (22)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG15_PAGE (517)
#define RTL8295_S0_SLV_SDS_EXT_REG15_REG (23)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_S0_SLV_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG16_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG16_REG (16)
  #define RTL8295_S0_SLV_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG17_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG17_REG (17)
  #define RTL8295_S0_SLV_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG18_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG18_REG (18)
  #define RTL8295_S0_SLV_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG19_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG19_REG (19)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_S0_SLV_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG20_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG20_REG (20)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG21_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG21_REG (21)
  #define RTL8295_S0_SLV_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG22_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG22_REG (22)
  #define RTL8295_S0_SLV_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG23_PAGE (518)
#define RTL8295_S0_SLV_SDS_EXT_REG23_REG (23)
  #define RTL8295_S0_SLV_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG24_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG24_REG (16)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_S0_SLV_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG25_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG25_REG (17)
  #define RTL8295_S0_SLV_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG26_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG26_REG (18)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG27_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG27_REG (19)
  #define RTL8295_S0_SLV_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG28_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG28_REG (20)
  #define RTL8295_S0_SLV_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_S0_SLV_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG29_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG29_REG (21)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_S0_SLV_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG30_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG30_REG (22)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_S0_SLV_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_S0_SLV_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_S0_SLV_SDS_EXT_REG31_PAGE (519)
#define RTL8295_S0_SLV_SDS_EXT_REG31_REG (23)
  #define RTL8295_S0_SLV_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_S0_SLV_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_S0_SLV_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_S0_SLV_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_S0_SLV_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_S0_SLV_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_S0_SLV_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_S0_SLV_FIB_REG00_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG00_REG (16)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_S0_SLV_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_S0_SLV_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_S0_SLV_FIB_REG01_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG01_REG (17)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_S0_SLV_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_S0_SLV_FIB_REG02_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG02_REG (18)
  #define RTL8295_S0_SLV_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_S0_SLV_FIB_REG03_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG03_REG (19)
  #define RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_S0_SLV_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_S0_SLV_FIB_REG04_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG04_REG (20)
  #define RTL8295_S0_SLV_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_S0_SLV_FIB_REG05_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG05_REG (21)
  #define RTL8295_S0_SLV_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_S0_SLV_FIB_REG06_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG06_REG (22)
  #define RTL8295_S0_SLV_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_S0_SLV_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_S0_SLV_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_S0_SLV_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_S0_SLV_FIB_REG07_PAGE (520)
#define RTL8295_S0_SLV_FIB_REG07_REG (23)
  #define RTL8295_S0_SLV_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_S0_SLV_FIB_REG08_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG08_REG (16)
  #define RTL8295_S0_SLV_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_S0_SLV_FIB_REG09_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG09_REG (17)
  #define RTL8295_S0_SLV_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_S0_SLV_FIB_REG10_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG10_REG (18)
  #define RTL8295_S0_SLV_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_S0_SLV_FIB_REG11_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG11_REG (19)
  #define RTL8295_S0_SLV_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_S0_SLV_FIB_REG12_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG12_REG (20)
  #define RTL8295_S0_SLV_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_S0_SLV_FIB_REG13_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG13_REG (21)
  #define RTL8295_S0_SLV_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_S0_SLV_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_S0_SLV_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_S0_SLV_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_S0_SLV_FIB_REG14_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG14_REG (22)
  #define RTL8295_S0_SLV_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_S0_SLV_FIB_REG15_PAGE (521)
#define RTL8295_S0_SLV_FIB_REG15_REG (23)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_S0_SLV_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_S0_SLV_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_S0_SLV_FIB_REG16_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG16_REG (16)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_S0_SLV_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_S0_SLV_FIB_REG17_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG17_REG (17)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_S0_SLV_FIB_REG18_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG18_REG (18)
  #define RTL8295_S0_SLV_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_S0_SLV_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_S0_SLV_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_S0_SLV_FIB_REG19_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG19_REG (19)
  #define RTL8295_S0_SLV_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_S0_SLV_FIB_REG20_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG20_REG (20)
  #define RTL8295_S0_SLV_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_S0_SLV_FIB_REG21_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG21_REG (21)
  #define RTL8295_S0_SLV_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_S0_SLV_FIB_REG22_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG22_REG (22)
  #define RTL8295_S0_SLV_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_S0_SLV_FIB_REG23_PAGE (522)
#define RTL8295_S0_SLV_FIB_REG23_REG (23)
  #define RTL8295_S0_SLV_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_S0_SLV_FIB_REG24_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG24_REG (16)
  #define RTL8295_S0_SLV_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_S0_SLV_FIB_REG25_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG25_REG (17)
  #define RTL8295_S0_SLV_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_S0_SLV_FIB_REG26_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG26_REG (18)
  #define RTL8295_S0_SLV_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_S0_SLV_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S0_SLV_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_S0_SLV_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_S0_SLV_FIB_REG27_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG27_REG (19)
  #define RTL8295_S0_SLV_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_S0_SLV_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_S0_SLV_FIB_REG28_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG28_REG (20)
  #define RTL8295_S0_SLV_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_S0_SLV_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_S0_SLV_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_S0_SLV_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_S0_SLV_FIB_REG29_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG29_REG (21)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_S0_SLV_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_S0_SLV_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_S0_SLV_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_S0_SLV_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_S0_SLV_FIB_REG30_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG30_REG (22)
  #define RTL8295_S0_SLV_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_S0_SLV_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_S0_SLV_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_S0_SLV_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_S0_SLV_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_S0_SLV_FIB_REG31_PAGE (523)
#define RTL8295_S0_SLV_FIB_REG31_REG (23)
  #define RTL8295_S0_SLV_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_S0_SLV_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_S0_SLV_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_S0_SLV_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG00_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG00_REG (16)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_S0_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG01_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG01_REG (17)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG02_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG02_REG (18)
  #define RTL8295_S0_SLV_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG03_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG03_REG (19)
  #define RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_S0_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG04_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG04_REG (20)
  #define RTL8295_S0_SLV_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG05_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG05_REG (21)
  #define RTL8295_S0_SLV_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG06_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG06_REG (22)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_S0_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG07_PAGE (524)
#define RTL8295_S0_SLV_FIB_EXT_REG07_REG (23)
  #define RTL8295_S0_SLV_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG08_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG08_REG (16)
  #define RTL8295_S0_SLV_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG09_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG09_REG (17)
  #define RTL8295_S0_SLV_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG10_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG10_REG (18)
  #define RTL8295_S0_SLV_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG11_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG11_REG (19)
  #define RTL8295_S0_SLV_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG12_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG12_REG (20)
  #define RTL8295_S0_SLV_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG13_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG13_REG (21)
  #define RTL8295_S0_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_S0_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_S0_SLV_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_S0_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG14_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG14_REG (22)
  #define RTL8295_S0_SLV_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG15_PAGE (525)
#define RTL8295_S0_SLV_FIB_EXT_REG15_REG (23)
  #define RTL8295_S0_SLV_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG16_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG16_REG (16)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG17_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG17_REG (17)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG18_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG18_REG (18)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_S0_SLV_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG19_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG19_REG (19)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG20_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG20_REG (20)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_S0_SLV_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG21_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG21_REG (21)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG22_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG22_REG (22)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG23_PAGE (526)
#define RTL8295_S0_SLV_FIB_EXT_REG23_REG (23)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG24_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG24_REG (16)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_S0_SLV_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG25_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG25_REG (17)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG26_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG26_REG (18)
  #define RTL8295_S0_SLV_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG27_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG27_REG (19)
  #define RTL8295_S0_SLV_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_S0_SLV_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_S0_SLV_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_S0_SLV_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_S0_SLV_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_S0_SLV_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG28_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG28_REG (20)
  #define RTL8295_S0_SLV_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG29_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG29_REG (21)
  #define RTL8295_S0_SLV_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG30_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG30_REG (22)
  #define RTL8295_S0_SLV_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_S0_SLV_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_S0_SLV_FIB_EXT_REG31_PAGE (527)
#define RTL8295_S0_SLV_FIB_EXT_REG31_REG (23)
  #define RTL8295_S0_SLV_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_S0_SLV_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_S0_SLV_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_S0_SLV_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_S0_SLV_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_S0_SLV_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_S0_SLV_WDIG_REG16_PAGE (638)
#define RTL8295_S0_SLV_WDIG_REG16_REG (16)
  #define RTL8295_S0_SLV_WDIG_REG16_DOUT_EYE_XOR_OFFSET (0)
  #define RTL8295_S0_SLV_WDIG_REG16_DOUT_EYE_XOR_MASK (0xFFFF << RTL8295_S0_SLV_WDIG_REG16_DOUT_EYE_XOR_OFFSET)

/*
 * Feature: SDS1_SLV
 */
#define RTL8295_S1_SLV_SDS_REG00_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG00_REG (16)
  #define RTL8295_S1_SLV_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_S1_SLV_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_S1_SLV_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_S1_SLV_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_S1_SLV_SDS_REG01_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG01_REG (17)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_S1_SLV_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_S1_SLV_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_S1_SLV_SDS_REG02_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG02_REG (18)
  #define RTL8295_S1_SLV_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_S1_SLV_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_S1_SLV_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_S1_SLV_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_S1_SLV_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_S1_SLV_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_S1_SLV_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_S1_SLV_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_S1_SLV_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_S1_SLV_SDS_REG03_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG03_REG (19)
  #define RTL8295_S1_SLV_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_S1_SLV_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_S1_SLV_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_S1_SLV_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_S1_SLV_SDS_REG04_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG04_REG (20)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_S1_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_S1_SLV_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_S1_SLV_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_S1_SLV_SDS_REG05_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG05_REG (21)
  #define RTL8295_S1_SLV_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_S1_SLV_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_S1_SLV_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_S1_SLV_SDS_REG06_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG06_REG (22)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_S1_SLV_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_S1_SLV_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_S1_SLV_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_S1_SLV_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_S1_SLV_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_S1_SLV_SDS_REG07_PAGE (2304)
#define RTL8295_S1_SLV_SDS_REG07_REG (23)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_S1_SLV_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_S1_SLV_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_S1_SLV_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_S1_SLV_SDS_REG08_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG08_REG (16)
  #define RTL8295_S1_SLV_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_S1_SLV_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_S1_SLV_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_S1_SLV_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_S1_SLV_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_S1_SLV_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_S1_SLV_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_S1_SLV_SDS_REG09_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG09_REG (17)
  #define RTL8295_S1_SLV_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_S1_SLV_SDS_REG10_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG10_REG (18)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_S1_SLV_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_S1_SLV_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_S1_SLV_SDS_REG11_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG11_REG (19)
  #define RTL8295_S1_SLV_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_S1_SLV_SDS_REG12_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG12_REG (20)
  #define RTL8295_S1_SLV_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_S1_SLV_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_S1_SLV_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_S1_SLV_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_S1_SLV_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_S1_SLV_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_S1_SLV_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_S1_SLV_SDS_REG13_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG13_REG (21)
  #define RTL8295_S1_SLV_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_S1_SLV_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_S1_SLV_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_S1_SLV_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_S1_SLV_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_S1_SLV_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_S1_SLV_SDS_REG14_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG14_REG (22)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_S1_SLV_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_S1_SLV_SDS_REG15_PAGE (2305)
#define RTL8295_S1_SLV_SDS_REG15_REG (23)
  #define RTL8295_S1_SLV_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_S1_SLV_SDS_REG16_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG16_REG (16)
  #define RTL8295_S1_SLV_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_S1_SLV_SDS_REG17_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG17_REG (17)
  #define RTL8295_S1_SLV_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_S1_SLV_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_S1_SLV_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_S1_SLV_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_S1_SLV_SDS_REG18_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG18_REG (18)
  #define RTL8295_S1_SLV_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_S1_SLV_SDS_REG19_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG19_REG (19)
  #define RTL8295_S1_SLV_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_S1_SLV_SDS_REG20_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG20_REG (20)
  #define RTL8295_S1_SLV_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_S1_SLV_SDS_REG21_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG21_REG (21)
  #define RTL8295_S1_SLV_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_S1_SLV_SDS_REG22_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG22_REG (22)
  #define RTL8295_S1_SLV_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_S1_SLV_SDS_REG23_PAGE (2306)
#define RTL8295_S1_SLV_SDS_REG23_REG (23)
  #define RTL8295_S1_SLV_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_S1_SLV_SDS_REG24_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG24_REG (16)
  #define RTL8295_S1_SLV_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_S1_SLV_SDS_REG25_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG25_REG (17)
  #define RTL8295_S1_SLV_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_S1_SLV_SDS_REG26_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG26_REG (18)
  #define RTL8295_S1_SLV_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_S1_SLV_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_S1_SLV_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_S1_SLV_SDS_REG27_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG27_REG (19)
  #define RTL8295_S1_SLV_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_S1_SLV_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_S1_SLV_SDS_REG28_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG28_REG (20)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_S1_SLV_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_S1_SLV_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_S1_SLV_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_S1_SLV_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_S1_SLV_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_S1_SLV_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_S1_SLV_SDS_REG29_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG29_REG (21)
  #define RTL8295_S1_SLV_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_S1_SLV_SDS_REG30_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG30_REG (22)
  #define RTL8295_S1_SLV_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_S1_SLV_SDS_REG31_PAGE (2307)
#define RTL8295_S1_SLV_SDS_REG31_REG (23)
  #define RTL8295_S1_SLV_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_S1_SLV_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG00_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG00_REG (16)
  #define RTL8295_S1_SLV_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG01_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG01_REG (17)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG02_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG02_REG (18)
  #define RTL8295_S1_SLV_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG03_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG03_REG (19)
  #define RTL8295_S1_SLV_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG04_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG04_REG (20)
  #define RTL8295_S1_SLV_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG05_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG05_REG (21)
  #define RTL8295_S1_SLV_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG06_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG06_REG (22)
  #define RTL8295_S1_SLV_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG07_PAGE (2308)
#define RTL8295_S1_SLV_SDS_EXT_REG07_REG (23)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG08_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG08_REG (16)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_S1_SLV_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG09_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG09_REG (17)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG10_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG10_REG (18)
  #define RTL8295_S1_SLV_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG11_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG11_REG (19)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG12_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG12_REG (20)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_S1_SLV_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG13_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG13_REG (21)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_S1_SLV_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG14_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG14_REG (22)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG15_PAGE (2309)
#define RTL8295_S1_SLV_SDS_EXT_REG15_REG (23)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_S1_SLV_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG16_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG16_REG (16)
  #define RTL8295_S1_SLV_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG17_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG17_REG (17)
  #define RTL8295_S1_SLV_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG18_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG18_REG (18)
  #define RTL8295_S1_SLV_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG19_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG19_REG (19)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_S1_SLV_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG20_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG20_REG (20)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG21_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG21_REG (21)
  #define RTL8295_S1_SLV_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG22_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG22_REG (22)
  #define RTL8295_S1_SLV_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG23_PAGE (2310)
#define RTL8295_S1_SLV_SDS_EXT_REG23_REG (23)
  #define RTL8295_S1_SLV_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG24_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG24_REG (16)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_S1_SLV_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG25_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG25_REG (17)
  #define RTL8295_S1_SLV_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG26_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG26_REG (18)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG27_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG27_REG (19)
  #define RTL8295_S1_SLV_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG28_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG28_REG (20)
  #define RTL8295_S1_SLV_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_S1_SLV_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG29_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG29_REG (21)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_S1_SLV_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG30_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG30_REG (22)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_S1_SLV_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_S1_SLV_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_S1_SLV_SDS_EXT_REG31_PAGE (2311)
#define RTL8295_S1_SLV_SDS_EXT_REG31_REG (23)
  #define RTL8295_S1_SLV_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_S1_SLV_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_S1_SLV_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_S1_SLV_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_S1_SLV_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_S1_SLV_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_S1_SLV_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_S1_SLV_FIB_REG00_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG00_REG (16)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_S1_SLV_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_S1_SLV_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_S1_SLV_FIB_REG01_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG01_REG (17)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_S1_SLV_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_S1_SLV_FIB_REG02_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG02_REG (18)
  #define RTL8295_S1_SLV_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_S1_SLV_FIB_REG03_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG03_REG (19)
  #define RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_S1_SLV_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_S1_SLV_FIB_REG04_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG04_REG (20)
  #define RTL8295_S1_SLV_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_S1_SLV_FIB_REG05_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG05_REG (21)
  #define RTL8295_S1_SLV_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_S1_SLV_FIB_REG06_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG06_REG (22)
  #define RTL8295_S1_SLV_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_S1_SLV_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_S1_SLV_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_S1_SLV_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_S1_SLV_FIB_REG07_PAGE (2312)
#define RTL8295_S1_SLV_FIB_REG07_REG (23)
  #define RTL8295_S1_SLV_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_S1_SLV_FIB_REG08_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG08_REG (16)
  #define RTL8295_S1_SLV_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_S1_SLV_FIB_REG09_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG09_REG (17)
  #define RTL8295_S1_SLV_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_S1_SLV_FIB_REG10_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG10_REG (18)
  #define RTL8295_S1_SLV_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_S1_SLV_FIB_REG11_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG11_REG (19)
  #define RTL8295_S1_SLV_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_S1_SLV_FIB_REG12_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG12_REG (20)
  #define RTL8295_S1_SLV_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_S1_SLV_FIB_REG13_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG13_REG (21)
  #define RTL8295_S1_SLV_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_S1_SLV_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_S1_SLV_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_S1_SLV_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_S1_SLV_FIB_REG14_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG14_REG (22)
  #define RTL8295_S1_SLV_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_S1_SLV_FIB_REG15_PAGE (2313)
#define RTL8295_S1_SLV_FIB_REG15_REG (23)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_S1_SLV_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_S1_SLV_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_S1_SLV_FIB_REG16_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG16_REG (16)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_S1_SLV_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_S1_SLV_FIB_REG17_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG17_REG (17)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_S1_SLV_FIB_REG18_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG18_REG (18)
  #define RTL8295_S1_SLV_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_S1_SLV_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_S1_SLV_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_S1_SLV_FIB_REG19_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG19_REG (19)
  #define RTL8295_S1_SLV_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_S1_SLV_FIB_REG20_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG20_REG (20)
  #define RTL8295_S1_SLV_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_S1_SLV_FIB_REG21_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG21_REG (21)
  #define RTL8295_S1_SLV_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_S1_SLV_FIB_REG22_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG22_REG (22)
  #define RTL8295_S1_SLV_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_S1_SLV_FIB_REG23_PAGE (2314)
#define RTL8295_S1_SLV_FIB_REG23_REG (23)
  #define RTL8295_S1_SLV_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_S1_SLV_FIB_REG24_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG24_REG (16)
  #define RTL8295_S1_SLV_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_S1_SLV_FIB_REG25_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG25_REG (17)
  #define RTL8295_S1_SLV_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_S1_SLV_FIB_REG26_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG26_REG (18)
  #define RTL8295_S1_SLV_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_S1_SLV_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_S1_SLV_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_S1_SLV_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_S1_SLV_FIB_REG27_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG27_REG (19)
  #define RTL8295_S1_SLV_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_S1_SLV_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_S1_SLV_FIB_REG28_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG28_REG (20)
  #define RTL8295_S1_SLV_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_S1_SLV_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_S1_SLV_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_S1_SLV_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_S1_SLV_FIB_REG29_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG29_REG (21)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_S1_SLV_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_S1_SLV_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_S1_SLV_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_S1_SLV_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_S1_SLV_FIB_REG30_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG30_REG (22)
  #define RTL8295_S1_SLV_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_S1_SLV_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_S1_SLV_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_S1_SLV_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_S1_SLV_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_S1_SLV_FIB_REG31_PAGE (2315)
#define RTL8295_S1_SLV_FIB_REG31_REG (23)
  #define RTL8295_S1_SLV_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_S1_SLV_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_S1_SLV_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_S1_SLV_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG00_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG00_REG (16)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_S1_SLV_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG01_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG01_REG (17)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG02_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG02_REG (18)
  #define RTL8295_S1_SLV_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG03_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG03_REG (19)
  #define RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_S1_SLV_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG04_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG04_REG (20)
  #define RTL8295_S1_SLV_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG05_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG05_REG (21)
  #define RTL8295_S1_SLV_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG06_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG06_REG (22)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_S1_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG07_PAGE (2316)
#define RTL8295_S1_SLV_FIB_EXT_REG07_REG (23)
  #define RTL8295_S1_SLV_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG08_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG08_REG (16)
  #define RTL8295_S1_SLV_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG09_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG09_REG (17)
  #define RTL8295_S1_SLV_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG10_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG10_REG (18)
  #define RTL8295_S1_SLV_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG11_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG11_REG (19)
  #define RTL8295_S1_SLV_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG12_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG12_REG (20)
  #define RTL8295_S1_SLV_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG13_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG13_REG (21)
  #define RTL8295_S1_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_S1_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_S1_SLV_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_S1_SLV_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG14_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG14_REG (22)
  #define RTL8295_S1_SLV_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG15_PAGE (2317)
#define RTL8295_S1_SLV_FIB_EXT_REG15_REG (23)
  #define RTL8295_S1_SLV_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG16_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG16_REG (16)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG17_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG17_REG (17)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG18_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG18_REG (18)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_S1_SLV_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG19_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG19_REG (19)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG20_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG20_REG (20)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_S1_SLV_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG21_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG21_REG (21)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG22_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG22_REG (22)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG23_PAGE (2318)
#define RTL8295_S1_SLV_FIB_EXT_REG23_REG (23)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG24_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG24_REG (16)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_S1_SLV_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG25_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG25_REG (17)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG26_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG26_REG (18)
  #define RTL8295_S1_SLV_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG27_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG27_REG (19)
  #define RTL8295_S1_SLV_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_S1_SLV_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_S1_SLV_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_S1_SLV_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_S1_SLV_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_S1_SLV_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG28_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG28_REG (20)
  #define RTL8295_S1_SLV_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG29_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG29_REG (21)
  #define RTL8295_S1_SLV_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG30_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG30_REG (22)
  #define RTL8295_S1_SLV_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_S1_SLV_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_S1_SLV_FIB_EXT_REG31_PAGE (2319)
#define RTL8295_S1_SLV_FIB_EXT_REG31_REG (23)
  #define RTL8295_S1_SLV_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_S1_SLV_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_S1_SLV_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_S1_SLV_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_S1_SLV_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_S1_SLV_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

/*
 * Feature: SDS_BCST
 */
#define RTL8295_SDS_BCST_SDS_REG00_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG00_REG (16)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_DIS_RENWAY_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_DIS_RENWAY_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_DIS_RENWAY_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_BYP_8B10B_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_BYP_8B10B_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_BYP_8B10B_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CDET_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CDET_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG00_SP_CDET_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_DIS_TMR_CMA_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_DIS_TMR_CMA_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_DIS_TMR_CMA_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_DIS_APX_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_DIS_APX_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_DIS_APX_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_INV_HSI_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_INV_HSI_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_INV_HSI_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_INV_HSO_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_INV_HSO_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_INV_HSO_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_SDET_DEG_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_SDET_DEG_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG00_SP_SDS_SDET_DEG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CFG_AFE_FEC_LPK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_CFG_AFE_FEC_LPK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_TX_DOWN_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_TX_DOWN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_SDS_TX_DOWN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_EN_RX_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_EN_RX_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_SDS_EN_RX_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_EN_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG00_SP_SDS_EN_TX_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG00_SP_SDS_EN_TX_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG01_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG01_REG (17)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_PTR_ERR_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_AUTO_10BIT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_AUTO_10BIT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_FULL_ACK2_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_FULL_ACK2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_NXP_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_NXP_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_NXP_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_SDS_FRC_RX_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_SDS_FRC_RX_MASK (0xF << RTL8295_SDS_BCST_SDS_REG01_SP_SDS_FRC_RX_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_HSG_RTIG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_HSG_RTIG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_XSG_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_XSG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_XSG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_FRC_DWSPD_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG01_SP_CFG_DIS_8B10B_PWR_OPT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_SDS_FRC_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG01_SP_SDS_FRC_TX_MASK (0xF << RTL8295_SDS_BCST_SDS_REG01_SP_SDS_FRC_TX_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG02_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG02_REG (18)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_FRC_PREAMBLE_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_FRC_PREAMBLE_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG02_SP_FRC_PREAMBLE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_FRC_IPG_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_FRC_IPG_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG02_SP_FRC_IPG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_FRC_CGGOOD_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_FRC_CGGOOD_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG02_SP_FRC_CGGOOD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_SDS_FRC_AN_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_SDS_FRC_AN_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG02_SP_SDS_FRC_AN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_CFG_INS_IPG_MDY_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG02_SP_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_CFG_RDS_CMA_DET_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG02_SP_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_CFG_SEL_TMR_LIM_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG02_SP_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_SDS_RESTART_AN_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG02_SP_SDS_RESTART_AN_MASK (0xF << RTL8295_SDS_BCST_SDS_REG02_SP_SDS_RESTART_AN_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG03_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG03_REG (19)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_WR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_WR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_USE_25M_CLK_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_USE_25M_CLK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_USE_25M_CLK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_MARK_CARR_EXT_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_MARK_CARR_EXT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_MARK_CARR_EXT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_SEL_DEG_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_SEL_DEG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_SEL_DEG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_REG_CALIB_OK_CNT_MASK (0xF << RTL8295_SDS_BCST_SDS_REG03_SP_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_EXT_PWR_CTL_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_EXT_PWR_CTL_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_EXT_PWR_CTL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_SOFT_RST_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_SOFT_RST_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_SOFT_RST_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_CLR_SOFT_RSTB_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG03_SP_CLR_SOFT_RSTB_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_CMA_RQ_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG03_SP_CMA_RQ_MASK (0x1F << RTL8295_SDS_BCST_SDS_REG03_SP_CMA_RQ_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG04_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG04_REG (20)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_FRC_SDS_MODE_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_RXD_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_RXD_MASK (0xF << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_RXD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_TXD_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_TXD_MASK (0xF << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_TXD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_RXD_DYN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_EN_LINK_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_EN_LINK_SGM_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG04_SP_CFG_SGM_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG04_SP_CFG_SGM_CK_SEL_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG05_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG05_REG (21)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_LPI_TRANSMIT_STYLE_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_INB_PERIOD_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_WAKEUP_C2_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_WAKEUP_C1_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_REG_PCSREQ_POS_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_REG_PCSREQ_POS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_INBTOUT_LEVEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_SUDINB_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_SUDINB_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_CFG_SUDINB_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_PCSRDABT_LD_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_AN_UZ_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_AN_UZ_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG05_SP_CFG_AN_UZ_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_INBAND_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG05_SP_CFG_INBAND_EN_MASK (0xF << RTL8295_SDS_BCST_SDS_REG05_SP_CFG_INBAND_EN_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG06_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG06_REG (22)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_NO_GIGA_SCM_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG06_SP_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_RE_SYNC_STYLE_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG06_SP_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_SYNC_GAT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG06_SP_CFG_SYNC_GAT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_BYPSCR_XSG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG06_SP_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_RX_BYPSCR_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_RX_BYPSCR_MASK (0xF << RTL8295_SDS_BCST_SDS_REG06_SP_RX_BYPSCR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_SLP_RQ_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_CFG_SLP_RQ_MASK (0xF << RTL8295_SDS_BCST_SDS_REG06_SP_CFG_SLP_RQ_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_TX_BYPSCR_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG06_SP_TX_BYPSCR_MASK (0xF << RTL8295_SDS_BCST_SDS_REG06_SP_TX_BYPSCR_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG07_PAGE (2048)
#define RTL8295_SDS_BCST_SDS_REG07_REG (23)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_8B10B_NO_CREXT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MIIXF_TS1K_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_DLY_PRE8_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_DLY_PRE8_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_GRXD_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_GRXD_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_LPI_CMD_MII_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG07_SP_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_BYP_START_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_BYP_START_MASK (0xF << RTL8295_SDS_BCST_SDS_REG07_SP_BYP_START_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_BYP_END_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG07_SP_BYP_END_MASK (0xF << RTL8295_SDS_BCST_SDS_REG07_SP_BYP_END_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG08_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG08_REG (16)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG08_SP_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_EEE_SDS_AN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG08_SP_REG_EEE_SDS_AN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C3_TIMER_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C3_TIMER_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG08_SP_REG_C3_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C2_TIMER_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C2_TIMER_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG08_SP_REG_C2_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C1_TIMER_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C1_TIMER_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG08_SP_REG_C1_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C0_TIMER_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_REG_C0_TIMER_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG08_SP_REG_C0_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG08_SP_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG08_SP_CFG_PHY_GO_C1_COND_SPC_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG09_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG09_REG (17)
  #define RTL8295_SDS_BCST_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG09_SP_CFG_EEE_PROGRAM_0_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG09_SP_CFG_EEE_PROGRAM_0_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG10_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG10_REG (18)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_EEE_NEW_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_EEE_NEW_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_CFG_EEE_NEW_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_ICG_GTCK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_CFG_ICG_GTCK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_ICG_GRCK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_CFG_ICG_GRCK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_SEL2_CALIBOK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_CFG_SEL2_CALIBOK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_NO_DILE2_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_NO_DILE2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_EEE_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_EEE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_LPI_TX_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_LPI_RX_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_INB_EN_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_INB_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_INB_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_RXER_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG10_SP_QSGMII_RXER_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_CFG_FAST_TIMER_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG10_SP_CFG_FAST_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG10_SP_EEE_LINK_FASTER_MASK (0xF << RTL8295_SDS_BCST_SDS_REG10_SP_EEE_LINK_FASTER_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG11_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG11_REG (19)
  #define RTL8295_SDS_BCST_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG11_SP_CFG_EEE_DBG_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG11_SP_CFG_EEE_DBG_CNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG12_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG12_REG (20)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_CFG_INB_TIMEOUT_MASK (0xFF << RTL8295_SDS_BCST_SDS_REG12_SP_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_ABILITY_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_ABILITY_MASK (0xF << RTL8295_SDS_BCST_SDS_REG12_SP_ABILITY_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_CFG_AFE_40B_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_CFG_AFE_40B_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG12_SP_CFG_AFE_40B_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_SD_DET_ALGOR_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_SD_DET_ALGOR_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG12_SP_SD_DET_ALGOR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_AUTO_DET_ALGOR_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG12_SP_AUTO_DET_ALGOR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_SEND_NP_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG12_SP_SEND_NP_ON_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG12_SP_SEND_NP_ON_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG13_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG13_REG (21)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_SDS_LK_TIME_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_SDS_LK_TIME_MASK (0xFF << RTL8295_SDS_BCST_SDS_REG13_SP_SDS_LK_TIME_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_F100_LKON_CNT_MASK (0xF << RTL8295_SDS_BCST_SDS_REG13_SP_CFG_F100_LKON_CNT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_APXT_TMP32_MASK (0x3 << RTL8295_SDS_BCST_SDS_REG13_SP_CFG_APXT_TMP32_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_REDET_F100_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_REDET_F100_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG13_SP_CFG_REDET_F100_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG13_SP_CFG_APXT_TMP0_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG13_SP_CFG_APXT_TMP0_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG14_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG14_REG (22)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SPDUP_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SPDUP_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SPDUP_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SPDUP_FIB100_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_SEL_CALIBOK_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_SEL_CALIBOK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_SEL_CALIBOK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_SEL_SDET_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_SEL_SDET_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_SEL_SDET_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_SEL_ANOK_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_SEL_ANOK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_SEL_ANOK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SEL_ODD_BIT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_FRC_LD_VALUE_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_FRC_LD_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_FRC_LD_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_FRC_LD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_MASK (0x7 << RTL8295_SDS_BCST_SDS_REG14_SP_CFG_LINK_TMR_NORM_SEL_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG15_PAGE (2049)
#define RTL8295_SDS_BCST_SDS_REG15_REG (23)
  #define RTL8295_SDS_BCST_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG15_SP_CFG_INBAND_MASTER_0_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG15_SP_CFG_INBAND_MASTER_0_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG16_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG16_REG (16)
  #define RTL8295_SDS_BCST_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG16_SP_CFG_INBAND_MASTER_1_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG16_SP_CFG_INBAND_MASTER_1_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG17_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG17_REG (17)
  #define RTL8295_SDS_BCST_SDS_REG17_SP_MACRDVLD_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG17_SP_MACRDVLD_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG17_SP_MACRDVLD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG17_SP_MACRDABT_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG17_SP_MACRDABT_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG17_SP_MACRDABT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG17_SP_CFG_INBAND_MASTER_2_MASK (0x3FFF << RTL8295_SDS_BCST_SDS_REG17_SP_CFG_INBAND_MASTER_2_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG18_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG18_REG (18)
  #define RTL8295_SDS_BCST_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG18_SP_CFG_RSGP_TXCFG_PHY_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG19_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG19_REG (19)
  #define RTL8295_SDS_BCST_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG19_SP_CFG_RSGP_TXCFG_MAC_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG20_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG20_REG (20)
  #define RTL8295_SDS_BCST_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG20_SP_CFG_SGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG21_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG21_REG (21)
  #define RTL8295_SDS_BCST_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG21_SP_CFG_SGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG22_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG22_REG (22)
  #define RTL8295_SDS_BCST_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG22_SP_CFG_FIB2G_TXCFG_P0_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG23_PAGE (2050)
#define RTL8295_SDS_BCST_SDS_REG23_REG (23)
  #define RTL8295_SDS_BCST_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG23_SP_CFG_FIB2G_TXCFG_P1_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG24_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG24_REG (16)
  #define RTL8295_SDS_BCST_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG24_SP_CFG_FIB2G_TXCFG_NP_P0_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG25_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG25_REG (17)
  #define RTL8295_SDS_BCST_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG25_SP_CFG_FIB2G_TXCFG_NP_P1_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG26_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG26_REG (18)
  #define RTL8295_SDS_BCST_SDS_REG26_SP_IP_VERSION_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_REG26_SP_IP_VERSION_MASK (0x7F << RTL8295_SDS_BCST_SDS_REG26_SP_IP_VERSION_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG26_SP_SDS_MODE_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG26_SP_SDS_MODE_MASK (0x1FF << RTL8295_SDS_BCST_SDS_REG26_SP_SDS_MODE_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG27_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG27_REG (19)
  #define RTL8295_SDS_BCST_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_REG27_SP_CFG_DBG_OUT_ECO1_MASK (0x3FFF << RTL8295_SDS_BCST_SDS_REG27_SP_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_REG27_SP_CLKWR_DEAD_FLAG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG27_SP_CLKWR_DEAD_FLAG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG27_SP_CLKRD_DEAD_FLAG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG27_SP_CLKRD_DEAD_FLAG_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG28_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG28_REG (20)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG28_SP_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_ERRMSK_NOSIG_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG28_SP_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_RM_LPK_EVEN_BITS_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG28_SP_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG28_SP_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_DBG_S0_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_DBG_S0_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG28_SP_CFG_DBG_S0_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_SDS_DBG_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_REG28_SP_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG28_SP_CFG_SDS_DBG_SEL_MASK (0x3FF << RTL8295_SDS_BCST_SDS_REG28_SP_CFG_SDS_DBG_SEL_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG29_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG29_REG (21)
  #define RTL8295_SDS_BCST_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG29_SP_CFG_SDS_DBG_OUT_0_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG30_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG30_REG (22)
  #define RTL8295_SDS_BCST_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG30_SP_CFG_SDS_DBG_OUT_1_OFFSET)

#define RTL8295_SDS_BCST_SDS_REG31_PAGE (2051)
#define RTL8295_SDS_BCST_SDS_REG31_REG (23)
  #define RTL8295_SDS_BCST_SDS_REG31_SP_SDS_RG_31_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_REG31_SP_SDS_RG_31_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_REG31_SP_SDS_RG_31_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG00_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG00_SEP_ALL_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG01_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_ALL_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_TXC_TOG_CH0_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH3_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH1_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG01_SEP_CFG_GLI_RXC_TOG_CH0_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG02_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG02_SEP_MUX_SYMBOLERR_CNT_NEW_1500_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG03_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG03_SEP_MUX_SYMBOLERR_CNT_NEW_2316_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG03_SEP_SDS_AFE_RG03_0700_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG04_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG04_SEP_PRBS_ERR_CNT_1500_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG05_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG05_SEP_PRBS_ERR_CNT_3116_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG06_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG06_SEP_CFG_FEC_MK_OPT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG07_PAGE (2052)
#define RTL8295_SDS_BCST_SDS_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FRC_HSO_INV_VAL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BERCHK_FIB100_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_LCH_RDS_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_LCH_RDS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_SDS_BCHK_PMSK_FRC_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_FEC_MD_ON_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_KEEP_IPG_CNT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG07_SEP_CFG_EPON_ENABLE_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG08_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_MASK (0x3 << RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_AFE_RG8X_1514_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_MASK (0x3 << RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_BAD_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_MASK (0x3F << RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_GOOD_NUM_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_MASK (0x3F << RTL8295_SDS_BCST_SDS_EXT_REG08_SEP_CFG_FEC_BAD_NUM_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG09_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_SYNC_LOSS_NUM_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_CODE_REVERSE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_MASK (0x3F << RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_POS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG09_SEP_CFG_ALIGN_FRC_EN_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG10_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG10_SEP_SDS_AFE_RG10X_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG11_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_STS_UPD_DIS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PSEQ_ORG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PRBS_REVERSE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_OE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_OE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_OE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_POL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_POL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_MASK (0x3 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_PRBS_SEL_1_0_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_BEN_MSK_DISTX_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_EEE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_DIS_RXIDLE_MSK_BCHK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_FRC_SRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_HSG_MAC_FIFO_DIS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG11_SEP_CFG_D2A_ERR_BIT_TOG_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG12_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_MASK (0x7 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_PRBS_SEED_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FEC_PRBS_MD_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_ASDS_RST_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_ASDS_RST_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_NEG_CLKRD_D2A_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FIFO_ORG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_FRXNRZI_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_SCR_SEED_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_XSG257_NO_CLKGAT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_XSG_OFF_AFE1_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_IPG_CNT_MASK (0x7 << RTL8295_SDS_BCST_SDS_EXT_REG12_SEP_CFG_IPG_CNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG13_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_NEG_GTXC_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_LP_CNT_2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_DY_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_DY_MASK (0x3FF << RTL8295_SDS_BCST_SDS_EXT_REG13_SEP_CFG_DY_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG14_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_EN_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET (13)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_AUTO_BCHK_LNK_DIS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_SIGDET_TMR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG14_SEP_CFG_BERCHK_NUM_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG15_PAGE (2053)
#define RTL8295_SDS_BCST_SDS_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_EPON_PWRCTL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_LP_CNT_1_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_DIS_FECK_SPUP_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_DX_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_DX_MASK (0x3FF << RTL8295_SDS_BCST_SDS_EXT_REG15_SEP_CFG_DX_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG16_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG16_SEP_CFG_DY_8B_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG16_SEP_CFG_DY_8B_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG16_SEP_CFG_DX_8B_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG16_SEP_CFG_DX_8B_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG17_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG17_FRC_D2ANALOG_1500_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG17_FRC_D2ANALOG_1500_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG18_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG18_FRC_D2ANALOG_3116_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG18_FRC_D2ANALOG_3116_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG19_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_SFT_MASK (0x7 << RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_SFT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_PAT_GEN_INV_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_PAT_GEN_INV_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG19_PAT_GEN_INV_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_ON_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_ON_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_3932_MASK (0xFF << RTL8295_SDS_BCST_SDS_EXT_REG19_FRC_D2ANALOG_3932_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG20_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_2P5G_PRMB_COMP_DIS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET (11)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_SDS_AFE_RG20X_1411_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_FIB_PDOWN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_RSTB_BITERR_CLK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_HSG_LCTANK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_HSG_RXC_ALI_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_FRC_2P5G_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_FCRR_CLR_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_DIS_CMA_CHGPOS_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_RESTORE_HSG_TFO_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_STMALI_SEL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG20_SEP_CFG_PRBS_SEL_2_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG21_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG21_SEP_CFG_SDS_AFE_RG21X_RD_MX_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG22_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG22_SEP_CFG_SDS_AFE_RG22X_RD_MX_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG23_PAGE (2054)
#define RTL8295_SDS_BCST_SDS_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG23_SEP_CFG_SDS_AFE_RG23X_RD_MX_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG24_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET (15)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_SD_H_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_SD_H_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_XSG_DAT40_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_HYSDET_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_HYSDET_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_D2A_LPK_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_D2A_LPK_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET (7)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_ENTX_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_ENTX_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET (6)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_CMALI_SIG_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET (3)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_TMR_ALI_MASK (0x7 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_TMR_ALI_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_MASK (0x7 << RTL8295_SDS_BCST_SDS_EXT_REG24_SEP_CFG_SYMBOLERR_CNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG25_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_SDS_EXT_REG25_SED_TR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG25_SED_TR_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG25_SED_TR_CNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG26_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET (12)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P3LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P2LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P1LNKDOWNCNT_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG26_SEP_P0LNKDOWNCNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG27_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG27_SEP_DEC_CRCT_CNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG28_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_SDS_EXT_REG28_SEP_DEC_FAIL_CNT_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG29_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_MASK (0x3F << RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_LECSYNC_REAL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_LECSYNC_REAL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_SIGNOK_REAL_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_SIGNOK_REAL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_LINKOK_REAL_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_LINKOK_REAL_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_SYNCOK_REAL_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG29_SEP_SYNCOK_REAL_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG30_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_MASK (0x3 << RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_CFG_AFE_SDS_RG30_1514_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET (10)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_STS_UPD_RX_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_STS_UPD_RX_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET (9)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_LECSYNC_LATCH_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_LECSYNC_LATCH_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET (8)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_SIGNOK_LATCH_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_SIGNOK_LATCH_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET (4)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_LINKOK_LATCH_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_LINKOK_LATCH_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_SYNCOK_LATCH_MASK (0xF << RTL8295_SDS_BCST_SDS_EXT_REG30_SEP_SYNCOK_LATCH_OFFSET)

#define RTL8295_SDS_BCST_SDS_EXT_REG31_PAGE (2055)
#define RTL8295_SDS_BCST_SDS_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET (2)
  #define RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_MASK (0x3FFF << RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_CFG_AFE_SDS_RG30_1501_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_RXIDLE_OFFSET (1)
  #define RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET (0)
  #define RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_MASK (0x1 << RTL8295_SDS_BCST_SDS_EXT_REG31_SEP_RXIDLE_LCH_H_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG00_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG00_REG (16)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_RST_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_RST_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_RST_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_LPK_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_LPK_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_LPK_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_SPD_RD_00_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_ANEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_ANEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_PDOWN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_PDOWN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_ISO_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_ISO_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_ISO_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_RESTART_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_RESTART_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_FULLDUP_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_FIB_REG00_07_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_FIB_REG00_07_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_FIB_REG00_07_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_SPD_RD_01_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_FRCTX_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG00_FP_CFG_FIB_FRCTX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_FIB_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG00_FP_FIB_REG_00_0400_MASK (0x1F << RTL8295_SDS_BCST_FIB_REG00_FP_FIB_REG_00_0400_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG01_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG01_REG (17)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_CAPBILITY_MASK (0x3FF << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_CAPBILITY_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_R_FAULT_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_R_FAULT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_LINK_STATUS_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_LINK_STATUS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG01_FP_CFG_FIB_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG02_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG02_REG (18)
  #define RTL8295_SDS_BCST_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG02_FP_CFG_FIB_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG03_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG03_REG (19)
  #define RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_MASK (0xF << RTL8295_SDS_BCST_FIB_REG03_FP_CFG_FIB_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG04_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG04_REG (20)
  #define RTL8295_SDS_BCST_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG04_FP_CFG_FIB_TX_CFG_REG_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG05_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG05_REG (21)
  #define RTL8295_SDS_BCST_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG05_FP_CFG_FIB_RX_CFG_REG_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG06_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG06_REG (22)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_FIB_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_FIB_REG_06_1503_MASK (0x1FFF << RTL8295_SDS_BCST_FIB_REG06_FP_FIB_REG_06_1503_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG06_FP_CFG_FIB_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_CFG_FIB_RXPAGE_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG06_FP_CFG_FIB_RXPAGE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_FIB_REG_06_00_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG06_FP_FIB_REG_06_00_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG06_FP_FIB_REG_06_00_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG07_PAGE (2056)
#define RTL8295_SDS_BCST_FIB_REG07_REG (23)
  #define RTL8295_SDS_BCST_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG07_FP_CFG_FIB_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG07_FP_CFG_FIB_MR_NP_TX_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG08_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG08_REG (16)
  #define RTL8295_SDS_BCST_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG08_FP_CFG_FIB_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG08_FP_CFG_FIB_MR_NP_RX_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG09_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG09_REG (17)
  #define RTL8295_SDS_BCST_FIB_REG09_FP_FIB_REG_09_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG09_FP_FIB_REG_09_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG09_FP_FIB_REG_09_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG10_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG10_REG (18)
  #define RTL8295_SDS_BCST_FIB_REG10_FP_FIB_REG_10_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG10_FP_FIB_REG_10_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG10_FP_FIB_REG_10_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG11_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG11_REG (19)
  #define RTL8295_SDS_BCST_FIB_REG11_FP_FIB_REG_11_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG11_FP_FIB_REG_11_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG11_FP_FIB_REG_11_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG12_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG12_REG (20)
  #define RTL8295_SDS_BCST_FIB_REG12_FP_FIB_REG_12_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG12_FP_FIB_REG_12_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG12_FP_FIB_REG_12_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG13_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG13_REG (21)
  #define RTL8295_SDS_BCST_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_REG13_FP_CFG_FIB_INDR_FUNC_MASK (0x3 << RTL8295_SDS_BCST_FIB_REG13_FP_CFG_FIB_INDR_FUNC_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG13_FP_FIB_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG13_FP_FIB_REG_13_1305_MASK (0x1FF << RTL8295_SDS_BCST_FIB_REG13_FP_FIB_REG_13_1305_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_MASK (0x1F << RTL8295_SDS_BCST_FIB_REG13_FP_CFG_FIB_INDR_DEVAD_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG14_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG14_REG (22)
  #define RTL8295_SDS_BCST_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG14_FP_CFG_FIB_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG14_FP_CFG_FIB_MMDRDBUS_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG15_PAGE (2057)
#define RTL8295_SDS_BCST_FIB_REG15_REG (23)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASEX_FULL_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASEX_FULL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASEX_HALF_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASEX_HALF_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASET_FULL_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASET_FULL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASE_HALF_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG15_FP_GIGA_BASE_HALF_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_FIB_REG_15_1100_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG15_FP_FIB_REG_15_1100_MASK (0xFFF << RTL8295_SDS_BCST_FIB_REG15_FP_FIB_REG_15_1100_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG16_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG16_REG (16)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_ENLONGERR_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_ENLONGERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_ENLONGERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_ENPMEERR_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_ENPMEERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_ENPMEERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_IPG_BYTE_MASK (0x3 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_IPG_BYTE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FLINKOK_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FLINKOK_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FLINKOK_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FRC_SD_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FRC_SD_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FRC_SD_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FRC_TX_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FRC_TX_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_FRC_TX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_CLKWR_GATING_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DFULLDUO100_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DFULLDUO100_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_FIB_REG_16_06_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_FIB_REG_16_06_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_FIB_REG_16_06_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_REMO100LBK_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_REMO100LBK_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_REMO100LBK_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_RX_FEFI_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_RX_FEFI_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_TX_FEFI_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_DIS_TX_FEFI_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_RX_SD_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_RX_SD_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_TX_SD_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_TX_SD_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_SD_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_SD_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG16_FP_CFG_SEL_SD_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG17_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG17_REG (17)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FRC_TXDOWN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FRC_TXDOWN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_SEL_PRE_LONG_MASK (0x3 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_SEL_PRE_LONG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FIB100_PRB_SEL_MASK (0x7 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FIB100_PRB_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ERR_REST_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ERR_REST_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ERR_REST_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_SDS_LPBK_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_SDS_LPBK_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_F100_INV_I_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_F100_INV_I_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_F100_INV_I_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_F100_INV_O_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_F100_INV_O_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_F100_INV_O_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FL100MCOND_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FL100MCOND_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FL100MCOND_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENTXCRS_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENTXCRS_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENTXCRS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_4B5B_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_4B5B_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_4B5B_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FTXNRZI_EG_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_FTXNRZI_EG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENCODEERR_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENCODEERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENCODEERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENLINKERR_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENLINKERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG17_FP_CFG_ENLINKERR_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG18_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG18_REG (18)
  #define RTL8295_SDS_BCST_FIB_REG18_FP_FIB_REG_18_1501_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_REG18_FP_FIB_REG_18_1501_MASK (0x3FFF << RTL8295_SDS_BCST_FIB_REG18_FP_FIB_REG_18_1501_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG18_DET_IDLE_TMR_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_REG18_DET_IDLE_TMR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG18_DET_IDLE_TMR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG18_FP_CFG_SDS_SDET_OUT_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG18_FP_CFG_SDS_SDET_OUT_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG19_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG19_REG (19)
  #define RTL8295_SDS_BCST_FIB_REG19_FP_FIB_REG_19_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG19_FP_FIB_REG_19_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG19_FP_FIB_REG_19_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG20_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG20_REG (20)
  #define RTL8295_SDS_BCST_FIB_REG20_FP_FIB_REG_20_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG20_FP_FIB_REG_20_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG20_FP_FIB_REG_20_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG21_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG21_REG (21)
  #define RTL8295_SDS_BCST_FIB_REG21_FP_FIB_REG_21_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG21_FP_FIB_REG_21_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG21_FP_FIB_REG_21_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG22_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG22_REG (22)
  #define RTL8295_SDS_BCST_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG22_FP_QSGM_TXCFG_PHY_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG22_FP_QSGM_TXCFG_PHY_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG23_PAGE (2058)
#define RTL8295_SDS_BCST_FIB_REG23_REG (23)
  #define RTL8295_SDS_BCST_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG23_FP_QSGM_TXCFG_MAC_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG23_FP_QSGM_TXCFG_MAC_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG24_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG24_REG (16)
  #define RTL8295_SDS_BCST_FIB_REG24_FP_FIB_REG_24_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG24_FP_FIB_REG_24_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG24_FP_FIB_REG_24_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG25_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG25_REG (17)
  #define RTL8295_SDS_BCST_FIB_REG25_FP_FIB_REG_25_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG25_FP_FIB_REG_25_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG25_FP_FIB_REG_25_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG26_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG26_REG (18)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_FIB_REG_26_1508_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_FIB_REG_26_1508_MASK (0xFF << RTL8295_SDS_BCST_FIB_REG26_FP_FIB_REG_26_1508_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P3_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG26_FP_P3_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P2_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG26_FP_P2_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P1_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG26_FP_P1_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_P0_QSGMII_CHK_ERR_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG26_FP_P0_QSGMII_CHK_ERR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_PKTERR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG26_FP_PKTERR_CNT_MASK (0xF << RTL8295_SDS_BCST_FIB_REG26_FP_PKTERR_CNT_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG27_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG27_REG (19)
  #define RTL8295_SDS_BCST_FIB_REG27_FP_FIB_REG_27_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG27_FP_FIB_REG_27_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_REG27_FP_FIB_REG_27_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG28_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG28_REG (20)
  #define RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CONS1_MAX_MASK (0xF << RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CONS1_MAX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CONS0_MAX_MASK (0xF << RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CONS0_MAX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CNT_MIN_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CNT_MIN_MASK (0xFF << RTL8295_SDS_BCST_FIB_REG28_FP_CFG_CNT_MIN_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG29_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG29_REG (21)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_AUTO_DET_ON_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG29_FP_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_TOUT_MAX_MASK (0x3F << RTL8295_SDS_BCST_FIB_REG29_FP_CFG_TOUT_MAX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_STATE_TMR_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_STATE_TMR_MASK (0xF << RTL8295_SDS_BCST_FIB_REG29_FP_CFG_STATE_TMR_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_TEST_TMR_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG29_FP_CFG_TEST_TMR_MASK (0x1F << RTL8295_SDS_BCST_FIB_REG29_FP_CFG_TEST_TMR_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG30_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG30_REG (22)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_FIB_REG_30_1513_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_FIB_REG_30_1513_MASK (0x7 << RTL8295_SDS_BCST_FIB_REG30_FP_FIB_REG_30_1513_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_FIB100_DET_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_FIB100_DET_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG30_FP_FIB100_DET_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_STATMR_LEVEL_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG30_FP_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_CNTEN_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_CNTEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG30_FP_CFG_CNTEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_CONSEN_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_CONSEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG30_FP_CFG_CONSEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_STATMR_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_STATMR_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG30_FP_CFG_STATMR_EN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG30_FP_CFG_LNK_ON_TMR_MASK (0xFF << RTL8295_SDS_BCST_FIB_REG30_FP_CFG_LNK_ON_TMR_OFFSET)

#define RTL8295_SDS_BCST_FIB_REG31_PAGE (2059)
#define RTL8295_SDS_BCST_FIB_REG31_REG (23)
  #define RTL8295_SDS_BCST_FIB_REG31_FP_FIB_REG_31_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_REG31_FP_FIB_REG_31_MASK (0x7FFF << RTL8295_SDS_BCST_FIB_REG31_FP_FIB_REG_31_OFFSET)
  #define RTL8295_SDS_BCST_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_REG31_FP_FIB_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS_BCST_FIB_REG31_FP_FIB_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG00_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RST_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_LPK_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_00_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ANEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_PDOWN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_ISO_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_RESTART_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FULLDUP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_07_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_SPD_RD_01_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_CFG_FIB_EXT_FRCTX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_MASK (0x1F << RTL8295_SDS_BCST_FIB_EXT_REG00_FEP_FIB_EXT_REG_00_0400_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG01_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_MASK (0x3FF << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_CAPBILITY_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_AN_COMPLETE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_R_FAULT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_NWAY_ABILITY_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_LINK_STATUS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_JABBER_DETECT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG01_FEP_CFG_FIB_EXT_EXTENDED_CAPBILITY_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG02_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG02_FEP_CFG_FIB_EXT_REALTEK_OUI_2106_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG03_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_MASK (0x3F << RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REALTEK_OUI_0500_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_MASK (0x3F << RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_MODEL_NO_0500_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_MASK (0xF << RTL8295_SDS_BCST_FIB_EXT_REG03_FEP_CFG_FIB_EXT_REVISION_NO_0300_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG04_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG04_FEP_CFG_FIB_EXT_TX_CFG_REG_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG05_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG05_FEP_CFG_FIB_EXT_RX_CFG_REG_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG06_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_MASK (0x1FFF << RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_1503_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_CFG_FIB_EXT_FIB_NP_EN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_CFG_FIB_EXT_RXPAGE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG06_FEP_FIB_EXT_REG_06_00_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG07_PAGE (2060)
#define RTL8295_SDS_BCST_FIB_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG07_FEP_CFG_FIB_EXT_MR_NP_TX_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG08_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG08_FEP_CFG_FIB_EXT_MR_NP_RX_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG09_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG09_FEP_FIB_EXT_REG_09_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG10_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG10_FEP_FIB_EXT_REG_10_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG11_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG11_FEP_FIB_EXT_REG_11_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG12_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG12_FEP_FIB_EXT_REG_12_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG13_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_MASK (0x3 << RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_FUNC_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_MASK (0x1FF << RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_FIB_EXT_REG_13_1305_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_MASK (0x1F << RTL8295_SDS_BCST_FIB_EXT_REG13_FEP_CFG_FIB_EXT_INDR_DEVAD_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG14_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG14_FEP_CFG_FIB_EXT_MMDRDBUS_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG15_PAGE (2061)
#define RTL8295_SDS_BCST_FIB_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG15_FEP_FIB_EXT_REG_15_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG16_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_FIB_EXT_REG_16_15_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_QSG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_QSG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_QSG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_QSG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_RSG_RSGP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_STD_RSGP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG16_FEP_CFG_EEE_QUIET_RSGP_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG17_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_MASK (0x3FF << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_FIB_EXT_REG_17_1506_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_FIB_EXT_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_RSG_FIB100_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_STD_FIB100_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG17_FEP_CFG_EEE_QUIET_FIB100_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG18_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_MASK (0x7F << RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_FIB_EXT_REG_18_1509_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TR_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TQ_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG18_FEP_CFG_TX_TS_TIMER_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG19_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_TX_MODE_MASK (0x3 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_TX_MODE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_DET_IDLE32_DIS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_DET_CG_DIS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_FIB_EXT_REG_19_11_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_MASK (0x3 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TS_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_WF_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TW_TIMER_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG19_FEP_CFG_RX_TQ_TIMER_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG20_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_SFD_SEL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_SFD_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_CG_SEL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_CG_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_MASK (0x1F << RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE32_CNT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_MASK (0xF << RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_IDLE_CNT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_CG_CNT_MASK (0xF << RTL8295_SDS_BCST_FIB_EXT_REG20_FEP_CFG_CG_CNT_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG21_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_TX_EN_FIB1G_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_TX_EN_FIB1G_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_TX_DATA_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_TX_DATA_EN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_V2ANALOG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_V2ANALOG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_MASK (0x1FF << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_FIB_EXT_REG_21_1204_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_EPON_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_EPON_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_EPON_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_IDLE32_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_IDLE32_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_IDLE_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_IDLE_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_CG_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_CG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG21_FEP_DET_CG_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG22_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_EPON_INTEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_LINK_ON_INTEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_CFG_LINK_DN_INTEN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_MASK (0x3FF << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_FIB_EXT_REG_22_1203_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_SDS_LINK_DN_INT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_DET_EPON_INT_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_DET_EPON_INT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG22_FEP_SDS_LINK_ON_INT_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG23_PAGE (2062)
#define RTL8295_SDS_BCST_FIB_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_15_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_FRC_CLEAR_ALL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_NEG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_AN_OK_POS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET (11)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_NEG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET (10)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_DIS_SYNC_OK_POS_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_MASK (0x3 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_MASK (0xF << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_LINK_SEL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_LINK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_EEEP_ENB_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_CFG_EEEP_LINK_ENB_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG23_FEP_FIB_EXT_REG_23_00_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG24_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_AN_ST_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_AN_ST_MASK (0xF << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_AN_ST_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET (9)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_1109_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET (8)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_CMPLY_NXP_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_CMPLY_NXP_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_07_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_NP_RX_CNT_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_NP_RX_CNT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_FIB_EXT_REG_24_03_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_NP_TX_CNT_MASK (0x7 << RTL8295_SDS_BCST_FIB_EXT_REG24_FEP_NP_TX_CNT_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG25_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET (15)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET (14)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_INVLD_CNT_4RD_BIT16_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_MD_FIB100_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET (12)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_RPS_EN_1_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_MASK (0x1F << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_DBG_FIB100_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET (6)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_DN_FLAG_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET (5)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_4RD_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MAX_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET (3)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_CNT_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_CLR_INVLD_ALL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_INVLD_LDN_EN_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_RPS_EN_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG25_FEP_CFG_RPS_EN_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG26_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG26_FEP_CFG_INVDL_CNT_DN_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG27_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET (4)
  #define RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_MASK (0xFFF << RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_FIB_EXT_REG_27_1504_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_MASK (0x3 << RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_CFG_FRC_RPS_SEL_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_MASK (0x3 << RTL8295_SDS_BCST_FIB_EXT_REG27_FEP_CFG_FRC_FPS_SEL_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG28_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG28_FEP_INVLD_CNT_4RD_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG29_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG29_FEP_INVLD_CNT_MAX_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG30_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_MASK (0xFFFF << RTL8295_SDS_BCST_FIB_EXT_REG30_FEP_FIB_EXT_REG_30_OFFSET)

#define RTL8295_SDS_BCST_FIB_EXT_REG31_PAGE (2063)
#define RTL8295_SDS_BCST_FIB_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET (1)
  #define RTL8295_SDS_BCST_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_MASK (0x7FFF << RTL8295_SDS_BCST_FIB_EXT_REG31_FEP_FIB_EXT_REG_31_OFFSET)
  #define RTL8295_SDS_BCST_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_MASK (0x1 << RTL8295_SDS_BCST_FIB_EXT_REG31_FEP_FIB_EXT_LP_NWAY_ABLE_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG00_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_RST_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_RST_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_RST_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_LPB_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_LPB_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_LPB_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_12_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_LO_PWR_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_LO_PWR_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_LO_PWR_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_10_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_MASK (0x7 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_9_7_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_SEL_0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_MASK (0xF << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_SPD_TYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGR_STD_0_REG00_FP_PCS0_DUMMY_1_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG01_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_MASK (0xF << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_TX_LPI_LH_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LPI_LH_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_TX_LPI_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_TX_LPI_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_TX_LPI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LPI_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LPI_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LPI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_FAULT_DET_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_CLK_STOP_CAP_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_MASK (0x7 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_5_3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LINK_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LINK_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_RX_LINK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_LO_PWR_ABLTY_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG01_FP_PCS1_DUMMY_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG02_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG02_FP_PCS2_DEV_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG02_FP_PCS2_DEV_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG02_FP_PCS2_DEV_ID_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG03_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG03_FP_PCS3_DEV_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG03_FP_PCS3_DEV_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG03_FP_PCS3_DEV_ID_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG04_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_10P_TS_2B_TL_CAPABLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG04_FP_PCS4_10G_CAPABLE_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG05_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_NWAY_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_TC_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_DTE_XS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PHY_XS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PRSNT_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_WIS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG05_FP_PCS5_CLAUSE_22_PRSNT_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG06_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_MASK (0x1FFF << RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_DUMMY_15_3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG06_FP_PCS6_CLAUSE_22_EXT_PRSNT_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG07_PAGE (2064)
#define RTL8295_SDS_BCST_TGR_STD_0_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS_BCST_TGR_STD_0_REG07_FP_PCS7_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_MASK (0x3 << RTL8295_SDS_BCST_TGR_STD_0_REG07_FP_PCS7_TYPE_SEL_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG08_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_MASK (0x3 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DEV_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_MASK (0x3 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DUMMY_13_12_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_TX_FAULT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_RX_FAULT_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_MASK (0x3F << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_DUMMY_9_4_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_T_CAPABLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_W_CAPABLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_X_CAPABLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG08_FP_PCS8_10GBASE_R_CAPABLE_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG09_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG09_FP_TGR_STD_0_REG09_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG10_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG10_FP_TGR_STD_0_REG10_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG11_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG11_FP_TGR_STD_0_REG11_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG12_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG12_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG12_FP_TGR_STD_0_REG12_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG13_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG13_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG13_FP_TGR_STD_0_REG13_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG14_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG14_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG14_FP_PCS14_PKG_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG14_FP_PCS14_PKG_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG14_FP_PCS14_PKG_ID_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG15_PAGE (2065)
#define RTL8295_SDS_BCST_TGR_STD_0_REG15_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG15_FP_PCS15_PKG_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG15_FP_PCS15_PKG_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG15_FP_PCS15_PKG_ID_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG16_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG16_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG16_FP_TGR_STD_0_REG16_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG17_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG17_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG17_FP_TGR_STD_0_REG17_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG18_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG18_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG18_FP_TGR_STD_0_REG18_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG19_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG19_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG19_FP_TGR_STD_0_REG19_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG20_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG20_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_MASK (0x1FF << RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS32_DUMMY_15_7_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS20_10G_KR_EEE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_MASK (0x3F << RTL8295_SDS_BCST_TGR_STD_0_REG20_FP_PCS20_DUMMY_5_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG21_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG21_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG21_FP_PCS21_DUMMY_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG22_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG22_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG22_FP_PCS22_WAKE_ERR_CNT_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG23_PAGE (2066)
#define RTL8295_SDS_BCST_TGR_STD_0_REG23_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG23_FP_TGR_STD_0_REG23_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG24_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG24_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG24_FP_TGR_STD_0_REG24_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG25_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG25_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG25_FP_PCS25_DUMMY_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG26_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG26_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG26_FP_TGR_STD_0_REG26_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG27_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG27_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG27_FP_TGR_STD_0_REG27_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG28_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG28_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG28_FP_TGR_STD_0_REG28_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG29_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG29_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG29_FP_TGR_STD_0_REG29_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG30_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG30_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG30_FP_TGR_STD_0_REG30_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_0_REG31_PAGE (2067)
#define RTL8295_SDS_BCST_TGR_STD_0_REG31_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_0_REG31_FP_TGR_STD_0_REG31_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG00_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_MASK (0x7 << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_DUMMY_15_13_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_RX_LINK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_MASK (0xFF << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_DUMMY_11_4_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_PRBS9_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_PRBS31_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_HI_BER_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG00_FP_PCS32_10GBASE_R_T_BLK_LOCK_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG01_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_LATCH_BLK_LOCK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_LATCH_HI_BER_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_MASK (0x3F << RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_BER_CNTR_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_MASK (0xFF << RTL8295_SDS_BCST_TGR_STD_1_REG01_FP_PCS33_ERR_BLK_CNTR_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG02_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG02_FP_PCS34_TEST_PTRN_SEED_A0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG03_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG03_FP_PCS35_TEST_PTRN_SEED_A1_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG04_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG04_FP_PCS36_TEST_PTRN_SEED_A2_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG05_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_MASK (0x3F << RTL8295_SDS_BCST_TGR_STD_1_REG05_FP_PCS37_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_MASK (0x3FF << RTL8295_SDS_BCST_TGR_STD_1_REG05_FP_PCS37_TEST_PTRN_SEED_A3_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG06_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG06_FP_PCS38_TEST_PTRN_SEED_B0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG07_PAGE (2068)
#define RTL8295_SDS_BCST_TGR_STD_1_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG07_FP_PCS39_TEST_PTRN_SEED_B1_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG08_PAGE (2069)
#define RTL8295_SDS_BCST_TGR_STD_1_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG08_FP_PCS40_TEST_PTRN_SEED_B2_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG09_PAGE (2069)
#define RTL8295_SDS_BCST_TGR_STD_1_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_MASK (0x3F << RTL8295_SDS_BCST_TGR_STD_1_REG09_FP_PCS41_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_MASK (0x3FF << RTL8295_SDS_BCST_TGR_STD_1_REG09_FP_PCS41_TEST_PTRN_SEED_B3_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG10_PAGE (2069)
#define RTL8295_SDS_BCST_TGR_STD_1_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_MASK (0x3 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_DUMMY_15_14_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS7_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS7_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS23_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS23_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS15_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS15_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS9_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS9_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS31_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_PRBS31_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_TX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_RX_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_TEST_PTRN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_1_REG10_FP_PCS42_DATA_PTRN_SEL_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_1_REG11_PAGE (2069)
#define RTL8295_SDS_BCST_TGR_STD_1_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_1_REG11_FP_PCS43_TEST_PTRN_ERR_CNTR_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG00_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG00_FP_TGR_STD_2_REG160_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG01_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG01_FP_TGR_STD_2_REG161_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG02_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG02_FP_TGR_STD_2_REG162_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG03_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG03_FP_TGR_STD_2_REG163_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG04_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG04_FP_TGR_STD_2_REG164_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG05_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG05_FP_TGR_STD_2_REG165_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG06_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG06_FP_TGR_STD_2_REG166_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG07_PAGE (2096)
#define RTL8295_SDS_BCST_TGR_STD_2_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG07_FP_TGR_STD_2_REG167_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG08_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG08_FP_TGR_STD_2_REG168_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG09_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG09_FP_TGR_STD_2_REG169_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG10_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_FEC_ERR_ABILITY_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_2_REG10_FP_PCS170_FEC_ABILITY_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG11_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_MASK (0x3FFF << RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_DUMMY_15_2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_FEC_ERR2PCS_OFFSET)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_STD_2_REG11_FP_PCS171_FEC_ENABLE_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG12_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG12_REG (20)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG12_FP_PCS172_FEC_CRT_CNT_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG13_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG13_REG (21)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG13_FP_PCS173_FEC_CRT_CNT_31_16_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG14_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG14_REG (22)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG14_FP_PCS174_FEC_UNCRT_CNT_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_STD_2_REG15_PAGE (2097)
#define RTL8295_SDS_BCST_TGR_STD_2_REG15_REG (23)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_STD_2_REG15_FP_PCS175_FEC_UNCRT_CNT_31_16_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG00_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_SCR_BYPASS_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_RX_TM_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_TX_TM_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_PRBS31_SEED_4_0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_SQWAV_N_3_0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_RST_FIFO_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_REG00_2_DMY_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_SEL_BER_NOTIFY_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG00_FP_TGR0_CFG_DT_SEL_XOR_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG01_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_MASK (0x3F << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_TX_TSL_VAL_5_0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_RD_INV_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_CLK_WR_INV_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_BYPASS_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_RTLPK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_RS_TRLPK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_AFE_LPK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG01_FP_TGR1_CFG_XGM_TRLPK_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG02_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_DUMMY_15_15_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSO_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_INV_HSI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_SM_RESET_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_V2ANALOG_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_PDOWN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_CMU_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_DATA_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_CLKWR_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_RX_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG02_FP_TGR2_CFG_FRC_MODE_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG03_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG03_FP_TGR3_CFG_EEE_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_MASK (0x7FFF << RTL8295_SDS_BCST_TGR_PRO_0_REG03_FP_TGR3_CFG_TX_TQL_VAL_14_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG04_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TWL_VAL_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG04_FP_TGR4_CFG_TX_TRL_VAL_7_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG05_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG05_FP_QHSG_EEE_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_MASK (0x7FFF << RTL8295_SDS_BCST_TGR_PRO_0_REG05_FP_TGR5_CFG_RX_TQL_VAL_14_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG06_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_WTF_VAL_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG06_FP_TGR6_CFG_RX_TWL_VAL_7_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG07_PAGE (2072)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_NUM_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_TMR_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_SYMBERR_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_BERCHK_FUNC_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_0_REG07_FP_TGR7_CFG_SIGDET_TMR_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG08_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_REV_INTR_PL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_MASK (0x7F << RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_LPI_INTP_VAL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_DUMMY_7_7_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_MASK (0x7F << RTL8295_SDS_BCST_TGR_PRO_0_REG08_FP_TGR8_ILDE_INTP_VAL_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG09_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG09_FP_TGR_PRO_0_REG9_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG10_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG10_FP_TGR_PRO_0_REG10_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG11_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG11_FP_TGR_PRO_0_REG11_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG12_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG12_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG12_FP_TGR12_DBG_TGR_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_MASK (0x3FFF << RTL8295_SDS_BCST_TGR_PRO_0_REG12_FP_TGR12_DBG_SEL_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG13_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG13_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_INTP_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_LINKDW_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FT_TGR13_CFG_STK_MODE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_HAM_PTR_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_MASK (0x7 << RTL8295_SDS_BCST_TGR_PRO_0_REG13_FP_TGR13_CFG_ENERGY_MASK_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG14_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG14_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_CFG_TX_AM_OFF_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_CFG_TX_AM_OFF_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_CFG_TX_AM_OFF_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_CFG_RX_AM_OFF_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_CFG_RX_AM_OFF_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_CFG_RX_AM_OFF_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH3_TX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH2_TX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_CH1_TX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_AN_ENABLE_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_AN_ENABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_AN_ENABLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_TX_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_TX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG14_USXG_INTF_TX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_MASK (0x1FF << RTL8295_SDS_BCST_TGR_PRO_0_REG14_FP_TGR14_PRBS9_SEED_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG15_PAGE (2073)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG15_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG15_FP_TGR15_PRBS9_SEED_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG16_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG16_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG16_FP_TGR16_INTP_S0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG16_FP_TGR16_INTP_IDLE_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG17_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG17_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_INTP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_REG14_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_REG14_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_REG14_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_USXG_HSI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_USXG_HSO_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_DIC_OVFL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG17_FP_TGR17_INTP_S4_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG18_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG18_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG18_CFG_AM_INSERT_PD_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG19_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG19_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG19_CFG_AM0_M1_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG19_CFG_AM0_M1_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG19_CFG_AM0_M1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG19_CFG_AM0_M0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG19_CFG_AM0_M0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG19_CFG_AM0_M0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG20_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG20_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG20_CFG_AM1_M0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG20_CFG_AM1_M0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG20_CFG_AM1_M0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG20_CFG_AM0_M2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG20_CFG_AM0_M2_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG20_CFG_AM0_M2_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG21_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG21_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG21_CFG_AM1_M2_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG21_CFG_AM1_M2_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG21_CFG_AM1_M2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG21_CFG_AM1_M1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG21_CFG_AM1_M1_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG21_CFG_AM1_M1_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG22_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG22_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG22_CFG_AM2_M1_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG22_CFG_AM2_M1_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG22_CFG_AM2_M1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG22_CFG_AM2_M0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG22_CFG_AM2_M0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG22_CFG_AM2_M0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG23_PAGE (2074)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG23_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG23_CFG_AM3_M0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG23_CFG_AM3_M0_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG23_CFG_AM3_M0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG23_CFG_AM2_M2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG23_CFG_AM2_M2_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG23_CFG_AM2_M2_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG24_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG24_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG24_CFG_AM3_M2_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG24_CFG_AM3_M2_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG24_CFG_AM3_M2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG24_CFG_AM3_M1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG24_CFG_AM3_M1_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG24_CFG_AM3_M1_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG25_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG25_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_DFE_EN_DLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_DFE_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_DFE_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_DFE_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_LEQ_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_LEQ_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_LEQ_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_EEE_STOP_CLK_ABLTY_CH0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_USXG_AM_INVALID_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_SEL_PD_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_SEL_PD_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_SEL_PD_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_MANNUAL_RX_TDMA_IDX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_MANNUAL_SET_RX_TDMA_IDX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_MASK (0x7 << RTL8295_SDS_BCST_TGR_PRO_0_REG25_CFG_INT_BLK_IDX_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG26_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG26_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_PREAMBLE_COMPENSATE_OFF_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_REPLACE_FAIL_STS_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_REPLACE_FAIL_STS_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_REPLACE_FAIL_STS_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_LINK_INTERRUPTION_STS_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_LANE0_MAPPING_OFF_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH3_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH2_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH1_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_TX_CONFIG_CTRL_CH0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH0_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG26_CFG_SW_AN_CH0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG27_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG27_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG27_TGR_PRO_0_REG27_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG27_TGR_PRO_0_REG27_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG27_TGR_PRO_0_REG27_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG28_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_PREAM_IPG_DEL_FAIL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG28_NOR_IPG_DEL_FAIL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_AM_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG28_AM_ERR_CNT_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_0_REG28_AM_ERR_CNT_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG29_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG29_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_TGR_PRO_0_REG29_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_TGR_PRO_0_REG29_MASK (0x7 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_TGR_PRO_0_REG29_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_CFG_2P5G_LANE0_MAP_OFF_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_AM_PD_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_AM_PD_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_AM_PD_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH3_RX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH2_RX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_CH1_RX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_RX_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_RX_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_USXG_INTF_RX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_PRCESS_CHANNEL_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_0_REG29_SW_PROCESS_OBSERVE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SPD_INIT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG29_SPD_INIT_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_0_REG29_SPD_INIT_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG30_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG30_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG30_TGR_PRO_0_REG30_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG30_TGR_PRO_0_REG30_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG30_TGR_PRO_0_REG30_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_0_REG31_PAGE (2075)
#define RTL8295_SDS_BCST_TGR_PRO_0_REG31_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG31_TGR_PRO_0_REG31_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_0_REG31_TGR_PRO_0_REG31_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_0_REG31_TGR_PRO_0_REG31_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG00_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG00_FP_TGR32_FERR_DA_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG01_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG01_FP_TGR33_FERR_DA_31_16_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG02_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG02_FP_TGR34_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_MASK (0xFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG02_FP_TGR34_FERR_DA_43_32_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG03_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_MASK (0x3FF << RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_DUMMY_15_6_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_FERR_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_1_REG03_FP_TGR35_FERR_CNT_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG04_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FEC_VLDP_NUM_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_MASK (0x3 << RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FEC_INVP_NUM_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_MASK (0x3F << RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_DUMMY_7_2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FSCMB_BYS_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG04_FP_TGR36_FSCMB_SEL_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG05_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG05_CFG_QHSG_TXCFG_PHY_CH0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG06_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG06_CFG_QHSG_TXCFG_MAC_CH0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG07_PAGE (2076)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG07_CFG_QHSG_TXCFG_PHY_CH1_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG08_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG08_CFG_QHSG_TXCFG_MAC_CH1_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG09_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG09_CFG_QHSG_TXCFG_PHY_CH2_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG10_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG10_CFG_QHSG_TXCFG_MAC_CH2_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG11_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG11_CFG_QHSG_TXCFG_PHY_CH3_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG12_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG12_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG12_CFG_QHSG_TXCFG_MAC_CH3_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG13_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG13_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG13_CFG_QHSG_EEEP_CTLCODE_TRX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG13_CFG_IDLE_CH0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG13_CFG_IDLE_CH0_MASK (0x7F << RTL8295_SDS_BCST_TGR_PRO_1_REG13_CFG_IDLE_CH0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG14_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG14_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_TX_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG14_CFG_QHSG_EEEP_CTLCODE_RX_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG15_PAGE (2077)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG15_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG15_CFG_SWAP_EN_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG15_CFG_SWAP_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG15_CFG_SWAP_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_MASK (0x3FF << RTL8295_SDS_BCST_TGR_PRO_1_REG15_CFG_SYM_DET_TMR_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG16_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG16_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_QHSG_LINK_TMR_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH0_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_RESTART_AN_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG16_CFG_QHSG_AN_OPC_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG17_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG17_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_GATE_PCS_CLK_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_FIFO_RD_START_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_FIFO_RD_START_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_FIFO_RD_START_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_EEEP_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_ORG_RXCFGREG_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_HIBER_RENWAY_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_NOCFG_LNK_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_XMIT_ORG_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_XMIT_ORG_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_XMIT_ORG_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG17_CFG_QHSG_AN_EN_CH0_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG18_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG18_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG18_DBGO_SEL_QHSG_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG18_DBGO_SEL_QHSG_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_1_REG18_DBGO_SEL_QHSG_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG19_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG19_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_MASK (0x7F << RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_1509_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_SPD_CONV_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_SPD_CONV_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG19_SPD_CONV_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_MASK (0x3F << RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_0702_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_USXG_AN_ENABLE_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_USXG_AN_ENABLE_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG19_USXG_AN_ENABLE_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG19_TGR_PRO_1_REG19_00_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG20_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG20_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG20_TGR_PRO_1_REG20_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG20_TGR_PRO_1_REG20_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_1_REG20_TGR_PRO_1_REG20_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG21_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG21_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH1_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH1_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH1_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH1_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH2_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH2_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH2_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH2_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH3_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_LINK_UP_LL_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_BLK_LOCK_LL_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH3_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_HI_BER_LH_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH3_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_TX_LPI_LH_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH3_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG21_RX_LPI_LH_CH3_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG22_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG22_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_TX_FAULT_LH_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_RX_FAULT_LH_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_ALIGN_OK_LL_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_ALIGN_OK_LL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_ALIGN_OK_LL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_BLK_LOCK_ALI_LL_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_HI_BER_ALI_LH_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG22_HI_BER_ALI_LH_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG22_HI_BER_ALI_LH_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG23_PAGE (2078)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG23_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG23_WAKE_ERR_CNT_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG23_TP_ERR_CNT_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG23_ER_BLK_CNT_CH1_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG24_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG24_REG (16)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG24_WAKE_ERR_CNT_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG24_TP_ERR_CNT_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG24_ER_BLK_CNT_CH2_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG25_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG25_REG (17)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG25_WAKE_ERR_CNT_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG25_TP_ERR_CNT_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG25_ER_BLK_CNT_CH3_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG26_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG26_REG (18)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH1_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH2_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH3_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG26_BLK_LOCK_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_SYM_DET_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_SYM_DET_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG26_SYM_DET_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_ALI_STATE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG26_ALI_STATE_MASK (0xFF << RTL8295_SDS_BCST_TGR_PRO_1_REG26_ALI_STATE_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG27_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG27_REG (19)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH1_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH1_MASK (0x7 << RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH2_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH2_MASK (0x7 << RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH3_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH3_MASK (0xF << RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_RG_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_ALI_RG_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_ALI_RG_MASK (0x3F << RTL8295_SDS_BCST_TGR_PRO_1_REG27_BER_CNT_ALI_RG_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG28_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG28_REG (20)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH1_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH1_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH1_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH2_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH2_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH2_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH3_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH3_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_CH3_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_BLK_LOCK_ALI_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_BLK_LOCK_ALI_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG28_BLK_LOCK_ALI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_ALI_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_ALI_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG28_HI_BER_ALI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_BER_MON_CS_ALI_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_BER_MON_CS_ALI_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_1_REG28_BER_MON_CS_ALI_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_LOCK_CS_ALI_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG28_LOCK_CS_ALI_MASK (0x1F << RTL8295_SDS_BCST_TGR_PRO_1_REG28_LOCK_CS_ALI_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG29_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG29_REG (21)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG29_XGM_XF_FIFO_ST_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG30_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG30_REG (22)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI0_RXC_OFFSET (15)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI0_RXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI0_RXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI1_RXC_OFFSET (14)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI1_RXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI1_RXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI2_RXC_OFFSET (13)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI2_RXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI2_RXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI3_RXC_OFFSET (12)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI3_RXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI3_RXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI0_TXC_OFFSET (11)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI0_TXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI0_TXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI1_TXC_OFFSET (10)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI1_TXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI1_TXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI2_TXC_OFFSET (9)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI2_TXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI2_TXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI3_TXC_OFFSET (8)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI3_TXC_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_GLI3_TXC_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_322_OFFSET (7)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_322_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_322_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_322_OFFSET (6)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_322_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_322_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_312P5_OFFSET (5)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_312P5_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_312P5_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_312P5_OFFSET (4)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_312P5_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_312P5_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_156P25_OFFSET (3)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_156P25_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKWR_156P25_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_156P25_OFFSET (2)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_156P25_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_CLKRD_156P25_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_OFFSET (1)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_RX_CLK_DIV4_OFFSET)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_MASK (0x1 << RTL8295_SDS_BCST_TGR_PRO_1_REG30_DBG_TX_CLK_DIV4_OFFSET)

#define RTL8295_SDS_BCST_TGR_PRO_1_REG31_PAGE (2079)
#define RTL8295_SDS_BCST_TGR_PRO_1_REG31_REG (23)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG31_QHSG_DBGO_OFFSET (0)
  #define RTL8295_SDS_BCST_TGR_PRO_1_REG31_QHSG_DBGO_MASK (0xFFFF << RTL8295_SDS_BCST_TGR_PRO_1_REG31_QHSG_DBGO_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG00_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_RST_OFFSET (15)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_RST_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_RST_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_LPB_OFFSET (14)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_LPB_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_LPB_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_1_OFFSET (13)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_1_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_1_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_12_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_12_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_LO_PWR_OFFSET (11)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_LO_PWR_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_LO_PWR_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_10_7_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_10_7_MASK (0xF << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_10_7_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_0_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_0_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_SEL_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_TYPE_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_TYPE_SEL_MASK (0xF << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_SPD_TYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_1_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_STD_0_REG00_FP_DTE0_DUMMY_1_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG01_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_FAULT_DET_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_FAULT_DET_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_FAULT_DET_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_6_3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_6_3_MASK (0xF << RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_6_3_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_RX_LINK_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_RX_LINK_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_RX_LINK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_LO_PWR_ABLTY_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_LO_PWR_ABLTY_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_LO_PWR_ABLTY_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_0_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG01_FP_DTE1_DUMMY_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG02_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG02_FP_DTE2_DEV_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG02_FP_DTE2_DEV_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG02_FP_DTE2_DEV_ID_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG03_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG03_FP_DTE3_DEV_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG03_FP_DTE3_DEV_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG03_FP_DTE3_DEV_ID_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG04_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG04_FP_DTE4_DUMMY_15_1_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG04_FP_DTE4_DUMMY_15_1_MASK (0x7FFF << RTL8295_SDS_BCST_TGX_STD_0_REG04_FP_DTE4_DUMMY_15_1_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG04_FP_DTE4_10G_CAPABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG04_FP_DTE4_10G_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG04_FP_DTE4_10G_CAPABLE_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG05_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_NWAY_PRSNT_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_NWAY_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_NWAY_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_TC_PRSNT_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_TC_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_TC_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_DTE_XS_PRSNT_OFFSET (5)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_DTE_XS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_DTE_XS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PHY_XS_PRSNT_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PHY_XS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PHY_XS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PCS_PRSNT_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PCS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PCS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_WIS_PRSNT_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_WIS_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_WIS_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PMA_PMD_PRSNT_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PMA_PMD_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_CLAUSE_22_PRSNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_CLAUSE_22_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG05_FP_DTE5_CLAUSE_22_PRSNT_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG06_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_DUMMY_15_3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_DUMMY_15_3_MASK (0x1FFF << RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_DUMMY_15_3_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_2_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_1_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_CLAUSE_22_EXT_PRSNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG06_FP_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG07_PAGE (2080)
#define RTL8295_SDS_BCST_TGX_STD_0_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG07_FP_TGX_STD_0_REG07_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG07_FP_TGX_STD_0_REG07_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG07_FP_TGX_STD_0_REG07_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG08_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DEV_PRSNT_OFFSET (14)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DEV_PRSNT_MASK (0x3 << RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DEV_PRSNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DUMMY_13_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DUMMY_13_12_MASK (0x3 << RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DUMMY_13_12_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_TX_FAULT_OFFSET (11)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_TX_FAULT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_TX_FAULT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_RX_FAULT_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_RX_FAULT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_RX_FAULT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DUMMY_9_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DUMMY_9_0_MASK (0x3FF << RTL8295_SDS_BCST_TGX_STD_0_REG08_FP_DTE8_DUMMY_9_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG09_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG09_FP_TGX_STD_0_REG09_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG09_FP_TGX_STD_0_REG09_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG09_FP_TGX_STD_0_REG09_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG10_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG10_FP_TGX_STD_0_REG10_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG10_FP_TGX_STD_0_REG10_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG10_FP_TGX_STD_0_REG10_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG11_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG11_FP_TGX_STD_0_REG11_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG11_FP_TGX_STD_0_REG11_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG11_FP_TGX_STD_0_REG11_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG12_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG12_REG (20)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG12_FP_TGX_STD_0_REG12_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG12_FP_TGX_STD_0_REG12_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG12_FP_TGX_STD_0_REG12_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG13_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG13_REG (21)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG13_FP_TGX_STD_0_REG13_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG13_FP_TGX_STD_0_REG13_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG13_FP_TGX_STD_0_REG13_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG14_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG14_REG (22)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG14_FP_DTE14_PKG_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG14_FP_DTE14_PKG_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG14_FP_DTE14_PKG_ID_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG15_PAGE (2081)
#define RTL8295_SDS_BCST_TGX_STD_0_REG15_REG (23)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG15_FP_DTE15_PKG_ID_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG15_FP_DTE15_PKG_ID_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG15_FP_DTE15_PKG_ID_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG16_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG16_REG (16)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG16_FP_TGX_STD_0_REG16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG16_FP_TGX_STD_0_REG16_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG16_FP_TGX_STD_0_REG16_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG17_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG17_REG (17)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG17_FP_TGX_STD_0_REG17_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG17_FP_TGX_STD_0_REG17_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG17_FP_TGX_STD_0_REG17_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG18_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG18_REG (18)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG18_FP_TGX_STD_0_REG18_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG18_FP_TGX_STD_0_REG18_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG18_FP_TGX_STD_0_REG18_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG19_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG19_REG (19)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG19_FP_TGX_STD_0_REG19_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG19_FP_TGX_STD_0_REG19_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG19_FP_TGX_STD_0_REG19_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG20_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG20_REG (20)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_DUMMY_15_5_OFFSET (5)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_DUMMY_15_5_MASK (0x7FF << RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_DUMMY_15_5_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_XS_EEE_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_XS_EEE_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_XS_EEE_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_DUMMY_3_1_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_DUMMY_3_1_MASK (0x7 << RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_DUMMY_3_1_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_XAUI_STOP_CAPABLE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_XAUI_STOP_CAPABLE_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG20_FP_DTE20_XAUI_STOP_CAPABLE_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG21_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG21_REG (21)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG21_FP_TGX_STD_0_REG21_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG21_FP_TGX_STD_0_REG21_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG21_FP_TGX_STD_0_REG21_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG22_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG22_REG (22)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG22_FP_DTE22_WAKE_ERR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG22_FP_DTE22_WAKE_ERR_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG22_FP_DTE22_WAKE_ERR_CNT_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG23_PAGE (2082)
#define RTL8295_SDS_BCST_TGX_STD_0_REG23_REG (23)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG23_FP_TGX_STD_0_REG23_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG23_FP_TGX_STD_0_REG23_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG23_FP_TGX_STD_0_REG23_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG24_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG24_REG (16)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DUMMY_15_13_OFFSET (13)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DUMMY_15_13_MASK (0x7 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DUMMY_15_13_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DTE_XGXS_LANE_ALGNMNT_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_TEST_PTRN_ABLTY_OFFSET (11)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_TEST_PTRN_ABLTY_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_IGNORED_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_IGNORED_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_IGNORED_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DUMMY_9_4_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DUMMY_9_4_MASK (0x3F << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_DUMMY_9_4_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_3_SYNC_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_3_SYNC_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_3_SYNC_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_2_SYNC_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_2_SYNC_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_2_SYNC_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_1_SYNC_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_1_SYNC_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_1_SYNC_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_0_SYNC_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_0_SYNC_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG24_FP_DTE24_LANE_0_SYNC_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG25_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG25_REG (17)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_EN_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_EN_MASK (0x1 << RTL8295_SDS_BCST_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_SEL_MASK (0x3 << RTL8295_SDS_BCST_TGX_STD_0_REG25_FP_DTE25_TEST_PTRN_SEL_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG26_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG26_REG (18)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG26_FP_TGX_STD_0_REG26_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG26_FP_TGX_STD_0_REG26_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG26_FP_TGX_STD_0_REG26_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG27_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG27_REG (19)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG27_FP_TGX_STD_0_REG27_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG27_FP_TGX_STD_0_REG27_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG27_FP_TGX_STD_0_REG27_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG28_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG28_REG (20)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG28_FP_TGX_STD_0_REG28_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG28_FP_TGX_STD_0_REG28_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG28_FP_TGX_STD_0_REG28_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG29_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG29_REG (21)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG29_FP_TGX_STD_0_REG29_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG29_FP_TGX_STD_0_REG29_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG29_FP_TGX_STD_0_REG29_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG30_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG30_REG (22)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG30_FP_TGX_STD_0_REG30_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG30_FP_TGX_STD_0_REG30_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG30_FP_TGX_STD_0_REG30_OFFSET)

#define RTL8295_SDS_BCST_TGX_STD_0_REG31_PAGE (2083)
#define RTL8295_SDS_BCST_TGX_STD_0_REG31_REG (23)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG31_FP_TGX_STD_0_REG31_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_STD_0_REG31_FP_TGX_STD_0_REG31_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_STD_0_REG31_FP_TGX_STD_0_REG31_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG00_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG00_REG (16)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TXCG_DBGI_OFFSET (15)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TXCG_DBGI_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TXCG_DBGI_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_PUDI_DBGI_OFFSET (14)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_PUDI_DBGI_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_PUDI_DBGI_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_D2A_DBGI_OFFSET (13)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_D2A_DBGI_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_D2A_DBGI_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_A2D_DBGI_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_A2D_DBGI_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_A2D_DBGI_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_DUMMY_11_10_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_DUMMY_11_10_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_DUMMY_11_10_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_PRBS7_GEN_OFFSET (9)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_PRBS7_GEN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_PRBS7_GEN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_JT_CPAT_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_JT_CPAT_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_JT_CPAT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TQ_TMR_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TQ_TMR_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TQ_TMR_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_INVLD_CNT_2_0_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_INVLD_CNT_2_0_MASK (0x7 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_INVLD_CNT_2_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_RST_FIFO_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_RST_FIFO_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_RST_FIFO_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_RFEN_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_RFEN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_RFEN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_TFEN_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_TFEN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_TGX_TFEN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_EEE_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_EEE_EN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG00_FP_TGX0_CFG_EEE_EN_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG01_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG01_REG (17)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XAUI_SPDSEL_OFFSET (15)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XAUI_SPDSEL_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XAUI_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_MD_20B_OFFSET (14)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_MD_20B_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_MD_20B_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_DUMMY_13_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_DUMMY_13_8_MASK (0x3F << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_DUMMY_13_8_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_BYPASS_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_BYPASS_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_BYPASS_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_RTLPK_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_RTLPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_RTLPK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_TRLPK_OFFSET (5)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_TRLPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_RS_TRLPK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_DIG_LPK_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_DIG_LPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_DIG_LPK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_REM_LPK_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_REM_LPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_REM_LPK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_AFE_LPK_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_AFE_LPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_AFE_LPK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_RTLPK_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_RTLPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_TRLPK_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_TRLPK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG01_FP_TGX1_CFG_XGM_TRLPK_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG02_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG02_REG (18)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_DUMMY_15_OFFSET (15)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_DUMMY_15_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_DUMMY_15_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_FIFO_RESTORE_OFFSET (14)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_FIFO_RESTORE_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_FIFO_RESTORE_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_HAMPTR_OFFSET (13)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_HAMPTR_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_HAMPTR_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_SM_RESET_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_SM_RESET_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_SM_RESET_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_OFFSET (11)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET (9)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_HYS_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_RXCTL_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_RXCTL_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_TXCTL_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_TXCTL_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_V2ANALOG_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_V2ANALOG_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_V2ANALOG_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_PDOWN_OFFSET (5)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_PDOWN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_PDOWN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_CMU_EN_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_CMU_EN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_CMU_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_DATA_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_DATA_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_DATA_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_CLKWR_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_CLKWR_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_CLKWR_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_EN_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_EN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_RX_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_FRC_MODE_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_FRC_MODE_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG02_FP_TGX2_CFG_FRC_MODE_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG03_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG03_REG (19)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_DUMMY_15_12_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_DUMMY_15_12_MASK (0xF << RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_DUMMY_15_12_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE1_SFT_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE1_SFT_MASK (0x3F << RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE1_SFT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE0_SFT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE0_SFT_MASK (0x3F << RTL8295_SDS_BCST_TGX_PRO_0_REG03_FP_TGX3_CFG_LANE0_SFT_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG04_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG04_REG (20)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_SS_LOOP_CNT_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_SS_LOOP_CNT_MASK (0xF << RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_SS_LOOP_CNT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE3_SFT_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE3_SFT_MASK (0x3F << RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE3_SFT_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE2_SFT_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE2_SFT_MASK (0x3F << RTL8295_SDS_BCST_TGX_PRO_0_REG04_FP_TGX4_CFG_LANE2_SFT_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG05_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG05_REG (21)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_PRBS_ERR_CNT_CLR_OFFSET (15)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_PRBS_ERR_CNT_CLR_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_PRBS_ERR_CNT_CLR_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_CHK_1_0_OFFSET (13)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_CHK_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_CHK_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_ON_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_ON_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_PRBS_ON_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INTP_EN_OFFSET (11)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INTP_EN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INTP_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_DUMMY_10_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_DUMMY_10_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_DUMMY_10_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_RX_SWAP_OFFSET (9)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_RX_SWAP_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_RX_SWAP_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_TX_SWAP_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_TX_SWAP_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_TX_SWAP_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_3_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_3_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_3_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_2_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_2_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_2_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_1_OFFSET (5)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_1_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_1_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_0_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_0_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSO_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_3_OFFSET (3)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_3_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_3_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_2_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_2_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_1_OFFSET (1)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_1_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_1_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_0_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG05_FP_TGX5_CFG_INV_HSI_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG06_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG06_REG (22)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_LI_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_LI_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_LI_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_I_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_I_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG06_FP_TGX6_CFG_INTP_I_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG07_PAGE (2088)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG07_REG (23)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG07_FP_TGX_PRO_0_REG7_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG07_FP_TGX_PRO_0_REG7_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG07_FP_TGX_PRO_0_REG7_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG08_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG08_REG (16)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG08_FP_TGX_PRO_0_REG8_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG08_FP_TGX_PRO_0_REG8_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG08_FP_TGX_PRO_0_REG8_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG09_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG09_REG (17)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG09_FP_TGX_PRO_0_REG9_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG09_FP_TGX_PRO_0_REG9_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG09_FP_TGX_PRO_0_REG9_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG10_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG10_REG (18)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG10_FP_TGX_PRO_0_REG10_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG10_FP_TGX_PRO_0_REG10_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG10_FP_TGX_PRO_0_REG10_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG11_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG11_REG (19)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG11_FP_TGX_PRO_0_REG11_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG11_FP_TGX_PRO_0_REG11_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG11_FP_TGX_PRO_0_REG11_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG12_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG12_REG (20)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG12_FP_TGX12_DBG_SEL_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG12_FP_TGX12_DBG_SEL_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG12_FP_TGX12_DBG_SEL_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG13_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG13_REG (21)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_WR_INV_1_0_OFFSET (14)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_WR_INV_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_WR_INV_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_WR_INV_1_0_OFFSET (12)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_WR_INV_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_WR_INV_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_RD_INV_1_0_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_RD_INV_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_AFE_RD_INV_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_RD_INV_1_0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_RD_INV_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_DIG_RD_INV_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DUMMY_7_OFFSET (7)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DUMMY_7_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DUMMY_7_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_MAC_CLK_DIS_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_MAC_CLK_DIS_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DBG_RXAUI_SEL_1_0_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DBG_RXAUI_SEL_1_0_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DBG_RXAUI_SEL_1_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DBG81_SEL_3_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DBG81_SEL_3_0_MASK (0xF << RTL8295_SDS_BCST_TGX_PRO_0_REG13_FP_TGX13_DBG81_SEL_3_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG14_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG14_REG (22)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BITERR_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BITERR_EN_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BITERR_EN_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_DUMMY_14_13_OFFSET (13)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_DUMMY_14_13_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_DUMMY_14_13_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_SIGDET_TMR_4_0_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_SIGDET_TMR_4_0_MASK (0x1F << RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_SIGDET_TMR_4_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BERCHK_TMR_3_0_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BERCHK_TMR_3_0_MASK (0xF << RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BERCHK_TMR_3_0_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BERCHK_NUM_3_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BERCHK_NUM_3_0_MASK (0xF << RTL8295_SDS_BCST_TGX_PRO_0_REG14_FP_TGX14_BERCHK_NUM_3_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG15_PAGE (2089)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG15_REG (23)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_DUMMY_15_11_OFFSET (11)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_DUMMY_15_11_MASK (0x1F << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_DUMMY_15_11_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_RX_NEW_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_RX_NEW_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_RX_NEW_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_TX_NEW_OFFSET (9)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_TX_NEW_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_TX_NEW_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_RD_START_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_RD_START_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_FIFO_RD_START_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_WR_INV_3_2_OFFSET (6)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_WR_INV_3_2_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_WR_INV_3_2_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_WR_INV_3_2_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_WR_INV_3_2_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_WR_INV_3_2_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_RD_INV_3_2_OFFSET (2)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_RD_INV_3_2_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_AFE_RD_INV_3_2_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_RD_INV_3_2_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_RD_INV_3_2_MASK (0x3 << RTL8295_SDS_BCST_TGX_PRO_0_REG15_FP_TGX15_CFG_DIG_RD_INV_3_2_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG16_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG16_REG (16)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG16_FP_TGX16_L0_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG16_FP_TGX16_L0_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG16_FP_TGX16_L0_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG17_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG17_REG (17)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_DUMMY_15_10_OFFSET (10)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_DUMMY_15_10_MASK (0x3F << RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_DUMMY_15_10_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_SYMERR_CLR_OFFSET (9)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_SYMERR_CLR_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_SYMERR_CLR_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_SYMERR_LOCK_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_SYMERR_LOCK_MASK (0x1 << RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_SYMERR_LOCK_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_L0_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_L0_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG17_FP_TGX17_L0_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG18_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG18_REG (18)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG18_FP_TGX18_L1_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG18_FP_TGX18_L1_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG18_FP_TGX18_L1_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG19_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG19_REG (19)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG19_FP_TGX19_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG19_FP_TGX19_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG19_FP_TGX19_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG19_FP_TGX19_L1_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG19_FP_TGX19_L1_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG19_FP_TGX19_L1_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG20_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG20_REG (20)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG20_FP_TGX20_L2_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG20_FP_TGX20_L2_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG20_FP_TGX20_L2_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG21_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG21_REG (21)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG21_FP_TGX21_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG21_FP_TGX21_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG21_FP_TGX21_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG21_FP_TGX21_L2_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG21_FP_TGX21_L2_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG21_FP_TGX21_L2_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG22_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG22_REG (22)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG22_FP_TGX22_L3_SYNBERR_CNT_15_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG22_FP_TGX22_L3_SYNBERR_CNT_15_0_MASK (0xFFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG22_FP_TGX22_L3_SYNBERR_CNT_15_0_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG23_PAGE (2090)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG23_REG (23)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG23_FP_TGX23_DUMMY_15_8_OFFSET (8)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG23_FP_TGX23_DUMMY_15_8_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG23_FP_TGX23_DUMMY_15_8_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG23_FP_TGX23_L3_SYNBERR_CNT_23_16_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG23_FP_TGX23_L3_SYNBERR_CNT_23_16_MASK (0xFF << RTL8295_SDS_BCST_TGX_PRO_0_REG23_FP_TGX23_L3_SYNBERR_CNT_23_16_OFFSET)

#define RTL8295_SDS_BCST_TGX_PRO_0_REG24_PAGE (2091)
#define RTL8295_SDS_BCST_TGX_PRO_0_REG24_REG (16)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG24_FP_TGX24_DUMMY_15_4_OFFSET (4)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG24_FP_TGX24_DUMMY_15_4_MASK (0xFFF << RTL8295_SDS_BCST_TGX_PRO_0_REG24_FP_TGX24_DUMMY_15_4_OFFSET)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG24_FP_TGX24_LANE_SYNC_STA_3_0_OFFSET (0)
  #define RTL8295_SDS_BCST_TGX_PRO_0_REG24_FP_TGX24_LANE_SYNC_STA_3_0_MASK (0xF << RTL8295_SDS_BCST_TGX_PRO_0_REG24_FP_TGX24_LANE_SYNC_STA_3_0_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG00_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG00_REG (16)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_ANA_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_ANA_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_ANA_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_XSG_OFFSET (3)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_XSG_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_XSG_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_AUTO_OFFSET (2)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_AUTO_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_AUTO_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_TGX_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_TGX_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_TGX_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_TGR_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_TGR_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG00_SFT_RST_TGR_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG01_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG01_REG (17)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SPDUP_NSQ_OFFSET (13)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SPDUP_NSQ_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG01_REG_SPDUP_NSQ_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SPDUP_OFFSET (12)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SPDUP_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG01_REG_SPDUP_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_MD_CHG_OFFSET (11)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_MD_CHG_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG01_REG_MD_CHG_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_NO_SDS_OFFSET (10)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_NO_SDS_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG01_REG_NO_SDS_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SDS_TX_DISABLE_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG01_REG_SDS_TX_DISABLE_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET (8)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_SDS_RX_DISABLE_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG01_REG_SDS_RX_DISABLE_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG01_REG_CMD_STOP_GLI_CLK_MASK (0xFF << RTL8295_SDS_BCST_WDIG_REG01_REG_CMD_STOP_GLI_CLK_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG02_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG02_REG (18)
  #define RTL8295_SDS_BCST_WDIG_REG02_DBGO_SEL_0_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG02_DBGO_SEL_0_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG02_DBGO_SEL_0_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG03_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG03_REG (19)
  #define RTL8295_SDS_BCST_WDIG_REG03_DBGO_SEL_1_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG03_DBGO_SEL_1_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG03_DBGO_SEL_1_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG04_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG04_REG (20)
  #define RTL8295_SDS_BCST_WDIG_REG04_WDIG_REG04_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG04_WDIG_REG04_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG04_WDIG_REG04_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG05_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG05_REG (21)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_REG4_VAL_OFFSET (3)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_REG4_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG05_FRC_REG4_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_REG4_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_REG4_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG05_FRC_REG4_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_LD_TGR_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_LD_TGR_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG05_FRC_LD_TGR_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_LD_TGX_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG05_FRC_LD_TGX_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG05_FRC_LD_TGX_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG06_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG06_REG (22)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_SYMB_TMR_OFFSET (10)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_SYMB_TMR_MASK (0x1F << RTL8295_SDS_BCST_WDIG_REG06_REG_SYMB_TMR_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_EYE_WIDTH_OFFSET (7)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_EYE_WIDTH_MASK (0x7 << RTL8295_SDS_BCST_WDIG_REG06_REG_EYE_WIDTH_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_DONE_LVL_OFFSET (6)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_DONE_LVL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_DONE_LVL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_FULL_LVL_OFFSET (5)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_FULL_LVL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_FULL_LVL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_RU2_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_RU2_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_RU2_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_RU1_OFFSET (3)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_RU1_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_RU1_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_RU0_OFFSET (2)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_RU0_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_RU0_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_DIS_AUTODET_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_DIS_AUTODET_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_DIS_AUTODET_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_CLKWR_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG06_REG_CLKWR_INV_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG06_REG_CLKWR_INV_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG07_PAGE (2172)
#define RTL8295_SDS_BCST_WDIG_REG07_REG (23)
  #define RTL8295_SDS_BCST_WDIG_REG07_REG_LNK_SG_TMR_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG07_REG_LNK_SG_TMR_MASK (0x7F << RTL8295_SDS_BCST_WDIG_REG07_REG_LNK_SG_TMR_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG07_REG_CHK_TMR_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG07_REG_CHK_TMR_MASK (0xF << RTL8295_SDS_BCST_WDIG_REG07_REG_CHK_TMR_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG08_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG08_REG (16)
  #define RTL8295_SDS_BCST_WDIG_REG08_REG_RU1_CNT_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG08_REG_RU1_CNT_MASK (0x7F << RTL8295_SDS_BCST_WDIG_REG08_REG_RU1_CNT_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG08_REG_RU0_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG08_REG_RU0_CNT_MASK (0x1FF << RTL8295_SDS_BCST_WDIG_REG08_REG_RU0_CNT_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG09_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG09_REG (17)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET (15)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_TGR_ECC_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG09_FRC_TGR_ECC_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET (14)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_TGR_ECC_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG09_FRC_TGR_ECC_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET (13)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_5GSDS_ECC_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG09_FRC_5GSDS_ECC_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET (12)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_5GSDS_ECC_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG09_FRC_5GSDS_ECC_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET (7)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_SDS_MD_VAL_MASK (0x1F << RTL8295_SDS_BCST_WDIG_REG09_FRC_SDS_MD_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_SDS_MD_ON_OFFSET (6)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_SDS_MD_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG09_FRC_SDS_MD_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_XSG_MD_VAL_MASK (0x1F << RTL8295_SDS_BCST_WDIG_REG09_FRC_XSG_MD_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_XSG_MD_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG09_FRC_XSG_MD_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG09_FRC_XSG_MD_ON_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG10_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG10_REG (18)
  #define RTL8295_SDS_BCST_WDIG_REG10_TR_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG10_TR_EN_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG10_TR_EN_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG10_FRC_DWSPD_OFFSET (8)
  #define RTL8295_SDS_BCST_WDIG_REG10_FRC_DWSPD_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG10_FRC_DWSPD_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG10_REDET_SGM_OFFSET (7)
  #define RTL8295_SDS_BCST_WDIG_REG10_REDET_SGM_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG10_REDET_SGM_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG10_SGM_LKON_CNT_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG10_SGM_LKON_CNT_MASK (0x7 << RTL8295_SDS_BCST_WDIG_REG10_SGM_LKON_CNT_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG10_SGM_DET_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG10_SGM_DET_SEL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG10_SGM_DET_SEL_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG11_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG11_REG (19)
  #define RTL8295_SDS_BCST_WDIG_REG11_ORG_OOBS_OFFSET (15)
  #define RTL8295_SDS_BCST_WDIG_REG11_ORG_OOBS_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_ORG_OOBS_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_TGR_OOBS_EXC_OFFSET (14)
  #define RTL8295_SDS_BCST_WDIG_REG11_TGR_OOBS_EXC_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_TGR_OOBS_EXC_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_EEE_ABLTY_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG11_EEE_ABLTY_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_EEE_ABLTY_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_DUPLEX_10G_OFFSET (8)
  #define RTL8295_SDS_BCST_WDIG_REG11_DUPLEX_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_DUPLEX_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_FIBER_10G_OFFSET (7)
  #define RTL8295_SDS_BCST_WDIG_REG11_FIBER_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_FIBER_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_RX_FCTRL_10G_OFFSET (6)
  #define RTL8295_SDS_BCST_WDIG_REG11_RX_FCTRL_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_RX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_TX_FCTRL_10G_OFFSET (5)
  #define RTL8295_SDS_BCST_WDIG_REG11_TX_FCTRL_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_TX_FCTRL_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_NWAY_EN_10G_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG11_NWAY_EN_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_NWAY_EN_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_MST_MODE_10G_OFFSET (3)
  #define RTL8295_SDS_BCST_WDIG_REG11_MST_MODE_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_MST_MODE_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_NWAY_FAULT_10G_OFFSET (2)
  #define RTL8295_SDS_BCST_WDIG_REG11_NWAY_FAULT_10G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_NWAY_FAULT_10G_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_EEE_100M_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG11_EEE_100M_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_EEE_100M_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG11_EEE_1G_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG11_EEE_1G_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG11_EEE_1G_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG12_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG12_REG (20)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_ON_OFFSET (11)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_1G_ON_OFFSET (10)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_1G_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_1G_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_100M_ON_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_100M_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_EEE_100M_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET (8)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_NWAY_FLT_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_NWAY_FLT_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_MST_ON_OFFSET (7)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_MST_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_MST_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET (6)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_NWAY_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_NWAY_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET (5)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_TX_FCTRL_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_TX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_RX_FCTRL_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_RX_FCTRL_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_LINK_ON_OFFSET (3)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_LINK_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_LINK_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_FIBMD_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_FIBMD_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_FIBMD_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_DUP_ON_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_DUP_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_DUP_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_SPD_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG12_FRC_SPD_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG12_FRC_SPD_ON_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG13_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG13_REG (21)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_VAL_OFFSET (14)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET (13)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_1G_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_1G_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET (12)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_100M_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_EEE_100M_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET (11)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_NWAY_FLT_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_NWAY_FLT_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_MST_VAL_OFFSET (10)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_MST_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_MST_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_NWAY_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_NWAY_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET (8)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_TX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_TX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET (7)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_RX_FCTRL_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_RX_FCTRL_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_LINK_VAL_OFFSET (6)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_LINK_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_LINK_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_FIBMD_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_FIBMD_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_FIBMD_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_DUP_VAL_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_DUP_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG13_FRC_DUP_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_SPD_VAL_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG13_FRC_SPD_VAL_MASK (0xF << RTL8295_SDS_BCST_WDIG_REG13_FRC_SPD_VAL_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG14_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG14_REG (22)
  #define RTL8295_SDS_BCST_WDIG_REG14_DATA_IN_1504_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG14_DATA_IN_1504_MASK (0xFFF << RTL8295_SDS_BCST_WDIG_REG14_DATA_IN_1504_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG14_WIRE_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_WDIG_REG14_WIRE_SEL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG14_WIRE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG14_RO_SEL_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG14_RO_SEL_MASK (0x7 << RTL8295_SDS_BCST_WDIG_REG14_RO_SEL_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG15_PAGE (2173)
#define RTL8295_SDS_BCST_WDIG_REG15_REG (23)
  #define RTL8295_SDS_BCST_WDIG_REG15_WDIG_REG15_OFFSET (14)
  #define RTL8295_SDS_BCST_WDIG_REG15_WDIG_REG15_MASK (0x3 << RTL8295_SDS_BCST_WDIG_REG15_WDIG_REG15_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG15_FRC_10GR_FAULT_VAL_OFFSET (13)
  #define RTL8295_SDS_BCST_WDIG_REG15_FRC_10GR_FAULT_VAL_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG15_FRC_10GR_FAULT_VAL_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG15_FRC_10GR_FAULT_ON_OFFSET (12)
  #define RTL8295_SDS_BCST_WDIG_REG15_FRC_10GR_FAULT_ON_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG15_FRC_10GR_FAULT_ON_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG15_WDIG_REG15_1109_OFFSET (9)
  #define RTL8295_SDS_BCST_WDIG_REG15_WDIG_REG15_1109_MASK (0x7 << RTL8295_SDS_BCST_WDIG_REG15_WDIG_REG15_1109_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG15_SPEED_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_WDIG_REG15_SPEED_EN_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG15_SPEED_EN_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG15_DATA_IN_1916_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG15_DATA_IN_1916_MASK (0xFF << RTL8295_SDS_BCST_WDIG_REG15_DATA_IN_1916_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG16_PAGE (2174)
#define RTL8295_SDS_BCST_WDIG_REG16_REG (16)
  #define RTL8295_SDS_BCST_WDIG_REG16_DOUT_EYE_XOR_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG16_DOUT_EYE_XOR_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG16_DOUT_EYE_XOR_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG17_PAGE (2174)
#define RTL8295_SDS_BCST_WDIG_REG17_REG (17)
  #define RTL8295_SDS_BCST_WDIG_REG17_COUNT_OUT_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG17_COUNT_OUT_1500_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG17_COUNT_OUT_1500_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG18_PAGE (2174)
#define RTL8295_SDS_BCST_WDIG_REG18_REG (18)
  #define RTL8295_SDS_BCST_WDIG_REG18_WDIG_REG18_OFFSET (6)
  #define RTL8295_SDS_BCST_WDIG_REG18_WDIG_REG18_MASK (0x3FF << RTL8295_SDS_BCST_WDIG_REG18_WDIG_REG18_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG18_WSORT_GO_OFFSET (5)
  #define RTL8295_SDS_BCST_WDIG_REG18_WSORT_GO_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG18_WSORT_GO_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG18_READY_OFFSET (4)
  #define RTL8295_SDS_BCST_WDIG_REG18_READY_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG18_READY_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG18_COUNT_OUT_1916_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG18_COUNT_OUT_1916_MASK (0xF << RTL8295_SDS_BCST_WDIG_REG18_COUNT_OUT_1916_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG19_PAGE (2174)
#define RTL8295_SDS_BCST_WDIG_REG19_REG (19)
  #define RTL8295_SDS_BCST_WDIG_REG19_WDIG_REG19_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG19_WDIG_REG19_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG19_WDIG_REG19_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG20_PAGE (2174)
#define RTL8295_SDS_BCST_WDIG_REG20_REG (20)
  #define RTL8295_SDS_BCST_WDIG_REG20_AUTO_DET_RCVR_OFFSET (15)
  #define RTL8295_SDS_BCST_WDIG_REG20_AUTO_DET_RCVR_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG20_AUTO_DET_RCVR_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG20_LONG_TERM_OFFSET (13)
  #define RTL8295_SDS_BCST_WDIG_REG20_LONG_TERM_MASK (0x3 << RTL8295_SDS_BCST_WDIG_REG20_LONG_TERM_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG20_SHORT_TERM_OFFSET (11)
  #define RTL8295_SDS_BCST_WDIG_REG20_SHORT_TERM_MASK (0x3 << RTL8295_SDS_BCST_WDIG_REG20_SHORT_TERM_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG20_INACT_TIME_OFFSET (5)
  #define RTL8295_SDS_BCST_WDIG_REG20_INACT_TIME_MASK (0x3F << RTL8295_SDS_BCST_WDIG_REG20_INACT_TIME_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG20_ACT_NUM_OFFSET (1)
  #define RTL8295_SDS_BCST_WDIG_REG20_ACT_NUM_MASK (0xF << RTL8295_SDS_BCST_WDIG_REG20_ACT_NUM_OFFSET)
  #define RTL8295_SDS_BCST_WDIG_REG20_NSQ_DET_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG20_NSQ_DET_EN_MASK (0x1 << RTL8295_SDS_BCST_WDIG_REG20_NSQ_DET_EN_OFFSET)

#define RTL8295_SDS_BCST_WDIG_REG21_PAGE (2174)
#define RTL8295_SDS_BCST_WDIG_REG21_REG (21)
  #define RTL8295_SDS_BCST_WDIG_REG21_TR_CNT_OFFSET (0)
  #define RTL8295_SDS_BCST_WDIG_REG21_TR_CNT_MASK (0xFFFF << RTL8295_SDS_BCST_WDIG_REG21_TR_CNT_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG00_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PWR_ISO_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PWR_ISO_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PWR_ISO_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PWR_ISO_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_NO_SDS_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_NO_SDS_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_NO_SDS_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_NO_SDS_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CMU_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CMU_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CMU_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CMU_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CLKREQB_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CLKREQB_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CLKREQB_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_CLKREQB_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PDOWN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PDOWN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PDOWN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_PDOWN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RX_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RX_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RX_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RX_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RSTB_BITERR_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_RSTB_BITERR_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_V2ANALOG_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_V2ANALOG_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_V2ANALOG_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG00_FRC_V2ANALOG_ON_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG01_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_RXPLL_SEL_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_RING_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_RING_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_LC_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_CMU_EN_LC_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_ANA_MISC_01_0908_MASK (0x3 << RTL8295_SDS_BCST_ANA_MISC_REG01_ANA_MISC_01_0908_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_MASK (0x7 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_SPDSEL_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_REG_SPDSEL_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_125M_VALUE_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_125M_VALUE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_125M_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_125M_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_125M_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_HSG_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_HSG_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_HSG_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_HSG_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG01_FRC_HSG_ON_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG02_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXIDLE_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXIDLE_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXIDLE_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXIDLE_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_BER_NOTIFY_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_BER_NOTIFY_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CKRDY_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CKRDY_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CKRDY_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CKRDY_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_OOBS_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_OOBS_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_OOBS_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_OOBS_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_DATA_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_DATA_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_CLKWR_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RX_CLKWR_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CLK156_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CLK156_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CLK156_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_CLK156_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXAUI_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXAUI_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXAUI_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG02_FRC_RXAUI_ON_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG03_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_ANA_MISC_03_1502_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_ANA_MISC_03_1502_MASK (0x7 << RTL8295_SDS_BCST_ANA_MISC_REG03_ANA_MISC_03_1502_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_DFE_EN_ORG_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_DFE_EN_ORG_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_DFE_EN_ORG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_LEQ_EN_ORG_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_LEQ_EN_ORG_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_LEQ_EN_ORG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_DFE_EN_DLY_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_DFE_EN_DLY_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_MISC_REG03_DFE_EN_DLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_RX_DATA_EN_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_RXIDLE_D_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_RXIDLE_D_ON_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_RXIDLE_D_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_RXIDLE_D_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_DFE_EN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_DFE_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_DFE_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_DFE_EN_ON_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_DFE_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_DFE_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_LEQ_EN_VAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_LEQ_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_LEQ_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_LEQ_EN_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_LEQ_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_LEQ_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_SIG_DET_AUTO_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG03_FRC_SIG_DET_AUTO_ON_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG04_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_MISC_REG04_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG04_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG04_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG05_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_ANA_MISC_05_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_ANA_MISC_05_1514_MASK (0x3 << RTL8295_SDS_BCST_ANA_MISC_REG05_ANA_MISC_05_1514_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_VTH_STEP_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_VTH_STEP_MASK (0x3 << RTL8295_SDS_BCST_ANA_MISC_REG05_REG_VTH_STEP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EN_ST_STEP_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EN_ST_STEP_MASK (0x3 << RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EN_ST_STEP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EYE_REF_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EYE_REF_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EYE_PI_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_MISC_REG05_REG_EYE_PI_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG06_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_1509_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_1509_MASK (0x7F << RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_1509_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG06_SEL_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_07_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_07_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_07_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_CK_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG06_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_05_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_05_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG06_ANA_MISC_RG06_05_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_EYE_SCAN_EN_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG06_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_REG_VTH_INTERVAL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG06_REG_VTH_INTERVAL_MASK (0xF << RTL8295_SDS_BCST_ANA_MISC_REG06_REG_VTH_INTERVAL_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG07_PAGE (2176)
#define RTL8295_SDS_BCST_ANA_MISC_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_MISC_REG07_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG07_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG07_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG08_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_ANA_MISC_08_1511_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_ANA_MISC_08_1511_MASK (0x1F << RTL8295_SDS_BCST_ANA_MISC_REG08_ANA_MISC_08_1511_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_SCORE_VALID_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_SCORE_VALID_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_SCORE_VALID_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_REF_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_REF_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_PI_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_MISC_REG08_EYE_PI_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG09_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_MISC_REG09_ANA_MISC_09_1508_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_MISC_REG09_ANA_MISC_09_1508_MASK (0xFF << RTL8295_SDS_BCST_ANA_MISC_REG09_ANA_MISC_09_1508_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG09_EYE_SCORE_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG09_EYE_SCORE_MASK (0xFF << RTL8295_SDS_BCST_ANA_MISC_REG09_EYE_SCORE_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG10_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_MISC_REG10_ANA_MISC_10_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG10_ANA_MISC_10_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG10_ANA_MISC_10_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG11_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_MISC_REG11_ANA_MISC_11_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG11_ANA_MISC_11_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG11_ANA_MISC_11_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG12_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_MISC_REG12_ANA_MISC_12_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG12_ANA_MISC_12_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG12_ANA_MISC_12_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG13_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_MISC_REG13_ANA_MISC_13_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG13_ANA_MISC_13_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG13_ANA_MISC_13_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG14_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_MISC_REG14_ANA_MISC_14_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG14_ANA_MISC_14_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG14_ANA_MISC_14_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG15_PAGE (2177)
#define RTL8295_SDS_BCST_ANA_MISC_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_MISC_REG15_ANA_MISC_15_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG15_ANA_MISC_15_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG15_ANA_MISC_15_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG16_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_LDO_EN_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_LDO_EN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_LDO_EN_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_LDO_EN_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK312P5_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK312P5_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK312P5_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK312P5_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK250_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK250_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK250_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_MISC_REG16_FRC_CLK250_ON_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG17_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_MISC_REG17_ANA_MISC_17_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG17_ANA_MISC_17_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG17_ANA_MISC_17_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG18_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_MISC_REG18_ANA_MISC_18_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG18_ANA_MISC_18_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG18_ANA_MISC_18_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG19_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_MISC_REG19_ANA_MISC_19_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG19_ANA_MISC_19_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG19_ANA_MISC_19_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG20_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_MISC_REG20_ANA_MISC_20_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG20_ANA_MISC_20_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG20_ANA_MISC_20_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG21_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_MISC_REG21_ANA_MISC_21_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG21_ANA_MISC_21_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG21_ANA_MISC_21_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG22_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_MISC_REG22_ANA_MISC_22_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG22_ANA_MISC_22_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG22_ANA_MISC_22_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG23_PAGE (2178)
#define RTL8295_SDS_BCST_ANA_MISC_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_MISC_REG23_ANA_MISC_23_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG23_ANA_MISC_23_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG23_ANA_MISC_23_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG24_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_MISC_REG24_ANA_MISC_24_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG24_ANA_MISC_24_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG24_ANA_MISC_24_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG25_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_MISC_REG25_ANA_MISC_25_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG25_ANA_MISC_25_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG25_ANA_MISC_25_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG26_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_MISC_REG26_ANA_MISC_26_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG26_ANA_MISC_26_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG26_ANA_MISC_26_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG27_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_MISC_REG27_ANA_MISC_27_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG27_ANA_MISC_27_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG27_ANA_MISC_27_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG28_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_MISC_REG28_ANA_MISC_28_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG28_ANA_MISC_28_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG28_ANA_MISC_28_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG29_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_MISC_REG29_ANA_MISC_29_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG29_ANA_MISC_29_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG29_ANA_MISC_29_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG30_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_MISC_REG30_ANA_MISC_30_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG30_ANA_MISC_30_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG30_ANA_MISC_30_OFFSET)

#define RTL8295_SDS_BCST_ANA_MISC_REG31_PAGE (2179)
#define RTL8295_SDS_BCST_ANA_MISC_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_MISC_REG31_ANA_MISC_31_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_MISC_REG31_ANA_MISC_31_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_MISC_REG31_ANA_MISC_31_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG00_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CK_EN_S1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CK_EN_S0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_CMU_AUTO_K_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_EN_LDO_1V_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_FLD_DSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_ISTANK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_LCBIAS_LPF_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_TESTEN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_TESTEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_TESTEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_MASK (0x1F << RTL8295_SDS_BCST_ANA_COM_REG00_REG_LCCMU_LCVCO_TR_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG01_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_LOBUF_VCM_ST1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_MANUAL_FREERUN_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VCP_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VCP_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VCP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_CK_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_VSEL_LREG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_fld_isolation_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_fld_isolation_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_LCCMU_fld_isolation_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_RGCMU_SEL_VCO_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG01_REG_RGCMU_SEL_VCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG01_REG_RGCMU_SEL_VCO_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG02_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_WD_ENABLE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_F390K_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_F390K_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_F390K_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME0_CK_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME0_CK_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME0_CK_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_TIME_RDY_CKOUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_adp_time_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_adp_time_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_adp_time_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_auto_mode_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_auto_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_auto_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_calib_manual_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_calib_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_calib_manual_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_cp_en_manual_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_cp_en_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG02_REG_LCCMU_cp_en_manual_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG03_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_calib_time_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_calib_time_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_calib_time_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_cp_time_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_cp_time_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_cp_time_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_vco_coarse_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_vco_coarse_MASK (0x1F << RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_vco_coarse_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_init_time_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_init_time_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG03_REG_LCCMU_init_time_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG03_REG_RGCMU_CMU_EN_WD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG03_REG_RGCMU_EN_CKOOBS_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG04_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_EN_TEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_SINGVCO_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_SINGVCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_SINGVCO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_A_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_VSEL_LDO_D_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_DLY_EN_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_DLY_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_DLY_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_FLD_DSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_CLK_RDY_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_CLK_RDY_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_RGCMU_CLK_RDY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_SEL_IBLPF_CMU_LC_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_BG_LC_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_COM_REG04_REG_BG_LC_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG04_REG_BG_LC_SEL_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG05_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_TX_EN_TEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_TX_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG05_REG_TX_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_NADJR_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_NADJR_MASK (0xF << RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_NADJR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_NAUTO_K_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_NAUTO_K_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_PADJR_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_PADJR_MASK (0xF << RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_PADJR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_PAUTO_K_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_PAUTO_K_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG05_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_CKREFBUF_CML_I_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_CKREFBUF_CML_I_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG05_REG_CKREFBUF_CML_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_CKREFBUF_CML_R_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG05_REG_CKREFBUF_CML_R_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG05_REG_CKREFBUF_CML_R_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG06_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CKREFBUF_D2S_I_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CKREFBUF_D2S_I_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_CKREFBUF_D2S_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CKREF_FREQ_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CKREF_FREQ_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_CKREF_FREQ_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CML_SEL_R_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CML_SEL_R_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_CML_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CML_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_CML_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_CML_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_0_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG_FRC_RSTB_EQ_1_ON_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG0_XOR_OUT_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG0_XOR_OUT_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG0_XOR_OUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG0_ZERO_OUT_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG06_REG0_ZERO_OUT_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG06_REG0_ZERO_OUT_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG07_PAGE (2180)
#define RTL8295_SDS_BCST_ANA_COM_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_COM_REG07_REG0_RESERVED_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG07_REG0_RESERVED_3116_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_COM_REG07_REG0_RESERVED_3116_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG08_PAGE (2181)
#define RTL8295_SDS_BCST_ANA_COM_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG_RX_Z0TUNESEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG_RX_Z0TUNESEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG08_REG_RX_Z0TUNESEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_TX_LA_IBXSEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_TX_LA_IBXSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_TX_LA_IBXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_TX_Z0SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_TX_Z0SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_TX_Z0SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_RX_Z0SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_RX_Z0SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_RX_Z0SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_VTH_INTERVAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_VTH_INTERVAL_MASK (0xF << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_VTH_INTERVAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_VTH_STEP_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_VTH_STEP_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_VTH_STEP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_ICOEF_ADJ_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_ICOEF_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_ICOEF_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_RX_EN_INITIAL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG08_REG0_RX_EN_INITIAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG08_REG0_RX_EN_INITIAL_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG09_PAGE (2181)
#define RTL8295_SDS_BCST_ANA_COM_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_CLK_TEST_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_CLK_TEST_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_CLK_TEST_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_EYE_SCANNER_CK_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_EYE_SCANNER_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_EYE_SCANNER_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_RX_DCC_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_RX_DCC_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_RX_DCC_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_EN_ST_STEP_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_EN_ST_STEP_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_EN_ST_STEP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_DFE_REF_TRIM_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_DFE_REF_TRIM_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_DFE_REF_TRIM_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG_TX_Z0TUNESEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG_TX_Z0TUNESEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_COM_REG09_REG_TX_Z0TUNESEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_CMFB_VREF_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_CMFB_VREF_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_CMFB_VREF_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_TX_DCC_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG09_REG0_TX_DCC_MASK (0x7 << RTL8295_SDS_BCST_ANA_COM_REG09_REG0_TX_DCC_OFFSET)

#define RTL8295_SDS_BCST_ANA_COM_REG10_PAGE (2181)
#define RTL8295_SDS_BCST_ANA_COM_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_COM_REG10_REG0_EYE_SCORE_VALID_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_COM_REG10_REG0_EYE_SCORE_VALID_MASK (0x1 << RTL8295_SDS_BCST_ANA_COM_REG10_REG0_EYE_SCORE_VALID_OFFSET)
  #define RTL8295_SDS_BCST_ANA_COM_REG10_REG0_EYE_SCORE_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_COM_REG10_REG0_EYE_SCORE_MASK (0xFF << RTL8295_SDS_BCST_ANA_COM_REG10_REG0_EYE_SCORE_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_PAGE (2192)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG09_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG10_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_PAGE (2193)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_PAGE (2194)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG27_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_PAGE (2195)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_PAGE (2196)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_PAGE (2197)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_PAGE (2198)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG31_PAGE (2199)
#define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_1P25G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_PAGE (2208)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG09_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG10_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_PAGE (2209)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_PAGE (2210)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG27_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_PAGE (2211)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_PAGE (2212)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_PAGE (2213)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_PAGE (2214)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG31_PAGE (2215)
#define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_3P125G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_5G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS_BCST_ANA_SPD_5G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_PAGE (2216)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG09_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_5G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG10_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_5G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_5G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_PAGE (2217)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_5G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_PAGE (2218)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG27_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_5G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_PAGE (2219)
#define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_PAGE (2220)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_PAGE (2221)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_PAGE (2222)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG31_PAGE (2223)
#define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_5G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_6G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS_BCST_ANA_SPD_6G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_PAGE (2256)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG09_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_6G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG10_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_6G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_6G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_PAGE (2257)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_6G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_PAGE (2258)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG27_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_6G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_PAGE (2259)
#define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_PAGE (2260)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_PAGE (2261)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_PAGE (2262)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG31_PAGE (2263)
#define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_6G_EXT_REG31_REG0_RESERVED_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_adapt_mode_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_adapt_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_cali_debug_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_cali_debug_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_cali_debug_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_ACC2_MANUAL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_ACC2_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_ACC2_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_ACC2_PERIOD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_ACC2_PERIOD_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG00_REG0_ACC2_PERIOD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_CK_AMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_CK_AMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_CK_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_CLK_LA_EN_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_CLK_LA_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_CLK_LA_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_offset_pc_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_offset_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_offset_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_INT_INIT_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_INT_INIT_MASK (0x7FF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG01_REG0_INT_INIT_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_ST_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_ST_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_ST_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_EYE_BIAS_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_EYE_BIAS_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_EYE_PI_ADJ_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_EYE_PI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_EYE_PI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_tap1_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_tap1_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_tap1_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_cali_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_cali_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG02_REG0_cali_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_cali_ini_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_cali_ini_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_cali_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_tap1_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_tap1_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_tap1_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_tap2_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_tap2_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG03_REG0_tap2_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_servo_ini_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_servo_ini_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_servo_ini_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap1_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap1_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap1_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap3_init_even_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap3_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap3_init_even_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap4_init_even_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap4_init_even_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG04_REG0_tap4_init_even_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_cali_pc_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_cali_pc_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_cali_pc_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap2_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap2_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap2_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap2_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap2_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap2_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap1_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap1_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG05_REG0_tap1_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_transition_only_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_transition_only_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_transition_only_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_offset_stable_cnt_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_offset_stable_cnt_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_offset_stable_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_DIV2_SEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_DIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_DIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_tap4_init_odd_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_tap4_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_tap4_init_odd_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_tap3_init_odd_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_tap3_init_odd_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG06_REG0_tap3_init_odd_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_PAGE (2232)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG_EYE_RSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_reduce_adapt_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_reduce_adapt_gain_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_reduce_adapt_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_0_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG07_REG0_offset_divisor_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_EYE_CK_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_EYE_CK_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_EYE_CK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_EYE_SCAN_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_EYE_SCAN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_EYE_SCAN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_offset_delay_cnt_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_offset_delay_cnt_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_offset_delay_cnt_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_tap2_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_tap2_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_tap2_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_tap2_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_tap2_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG08_REG0_tap2_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG09_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG09_REG0_ST_M_VALUE_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG09_REG0_ST_M_VALUE_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG09_REG0_ST_M_VALUE_1500_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG10_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG10_REG0_ST_M_VALUE_3116_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG10_REG0_ST_M_VALUE_3116_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG10_REG0_ST_M_VALUE_3116_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_DEBOUNCE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_DEBOUNCE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_HPERIOD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_HPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_HPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_LPERIOD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_LPERIOD_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_LPERIOD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_LAST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_LAST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_LFPS_LAST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_eqen_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_eqen_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_eqen_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_en_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_leq_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_mode_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_mode_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG11_REG0_dfe_adapt_mode_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_LPFEN_MANUAL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_LPFEN_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_LPFEN_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_tap1_hold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_tap1_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_tap1_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_tap25_hold_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_tap25_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_tap25_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_MAXHOLD_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_MAXHOLD_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_MAXHOLD_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_TIMER_MAXHOLD_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_TIMER_MAXHOLD_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG12_REG0_TIMER_MAXHOLD_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_ckinv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_ckinv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_ckinv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_servo_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_servo_start_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_servo_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG13_REG0_tap3_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_BYPASS_SDM_int_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_BYPASS_SDM_int_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_BYPASS_SDM_int_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_BER_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_BER_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_BER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_EQ_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_EQ_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_EQ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_LPF_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_LPF_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG14_REG0_TIMER_LPF_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_PAGE (2233)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_cali_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_cali_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_cali_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_load_in_init_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_load_in_init_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_dfe_adapt_en_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_dfe_adapt_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG15_REG0_dfe_adapt_en_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap1_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap1_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap1_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_gain_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG16_REG0_tap4_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_offset_divisor_1_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_offset_divisor_1_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_offset_divisor_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_OOBS_SEN_VAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_OOBS_SEN_VAL_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_OOBS_SEN_VAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_servo_gain_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_servo_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_servo_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_servo_hold_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_servo_hold_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG17_REG0_servo_hold_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_125M_MODE_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_125M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_125M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_start_timer_en_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_start_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_start_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_tap0_notrans_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_tap0_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_tap0_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_KI_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_KI_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_KI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_KP_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_KP_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_KP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG18_REG0_servo_ini_en_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_RX_DBG_SEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_RX_DBG_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_RX_DBG_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_ck_sel_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_ck_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_ck_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_servo_trans_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_servo_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_servo_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_tap0_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_tap0_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_tap0_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REg0_load_leq_init_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REg0_load_leq_init_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REg0_load_leq_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_tap25_start_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_tap25_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_tap25_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_vthp_init_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_vthp_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_vthp_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_vthn_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_vthn_init_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG19_REG0_vthn_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_CSEL_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_CSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_CSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_OOBS_VCM_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_OOBS_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_OOBS_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_ISEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_ISEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_ISEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_M_MODE_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_M_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_PI_M_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_tap0_threshold_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_tap0_threshold_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_tap0_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_RX_DEMUX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_RX_DEMUX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_CLK_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_CLK_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG20_REG0_CLK_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OFFSET_RANGE_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OFFSET_RANGE_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OFFSET_RANGE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_EN_KOFFSET_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_EN_KOFFSET_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_EN_KOFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_SQU_TRI_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_SQU_TRI_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_SQU_TRI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_IDLE_SPD_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_IDLE_SPD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_IDLE_SPD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_SEL_RXIDLE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_SEL_RXIDLE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_EN_TEST_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_EN_TEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_EN_TEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_FORCERUN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_FORCERUN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_FORCERUN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_DATA_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_DATA_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_CLKWR_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RESET_MANUAL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RESET_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RESET_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_EN_SELF_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_EN_SELF_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_RX_EN_SELF_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_RXIDLE_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_NSQDLY_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_NSQDLY_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG21_REG0_OOBS_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_OOBS_FREQ_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_OOBS_FREQ_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_FILTER_OUT_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_FILTER_OUT_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_FILTER_OUT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_sample_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_sample_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_sample_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_ACTYPE_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_ACTYPE_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_DC_GAIN_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_DC_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_DC_GAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_SPDSEL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG22_REG0_LEQ_SPDSEL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_PAGE (2234)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_LEQ_VSW_CONST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_LEQ_VSW_CONST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_LEQ_VSW_CONST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_RSTBITERR_PRIORITY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_RSTBITERR_PRIORITY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_amp_offset_en_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_amp_offset_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_amp_offset_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_0_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_3_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_offset_pc_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQED_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQED_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQED_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQHOLD_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQHOLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQHOLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQOUT_OFFSET_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQOUT_OFFSET_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQOUT_OFFSET_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQ_GAIN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQ_GAIN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG23_REG0_EQ_GAIN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_SELREG_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_SELREG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_SELREG_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_SLICER_EN_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_SLICER_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_SLICER_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_UPPER_LIMIT_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_EQ_UPPER_LIMIT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_code_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_code_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_code_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_gain_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_gain_1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_gain_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_gain_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_gain_2_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_gain_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_sign_prec_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_sign_prec_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG24_REG0_leq_sign_prec_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_gain_prec_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_gain_prec_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_gain_prec_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_hold_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_min_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_init_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG25_REG0_leq_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_start_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_sign_1_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_sign_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_sign_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_sign_2_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_sign_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_leq_sign_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_eye_dir_ini_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_eye_dir_ini_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_eye_dir_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_EYE_PI_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_EYE_PI_EN_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG0_EYE_PI_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG26_REG_EYE_REF_CTRL_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG27_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG27_REG_EYE_PI_ST_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_eye_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_eye_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_eye_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_eye_step_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_eye_step_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_eye_step_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_offset_ini_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_offset_ini_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_offset_ini_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_offset_ini_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_offset_ini_0_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG28_REG0_offset_ini_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_1_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_1_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_2_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_2_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_3_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_3_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_ini_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_manual_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_manual_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG29_REG0_offset_manual_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_seq_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_seq_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_seq_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_0_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_1_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_2_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_3_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_manual_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_0_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_0_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_1_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_1_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_2_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_3_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_3_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_offset_stable_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_trans_rlength_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_trans_rlength_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG30_REG0_trans_rlength_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_PAGE (2235)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_3_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_3_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_2_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_2_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_1_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_1_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_0_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_0_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_REG31_REG0_offset_delay_cnt_0_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_2_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_3_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_3_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_offset_divisor_3_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_0_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_0_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_0_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_1_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_1_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_2_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_3_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_3_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG00_REG0_z0_ok_3_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_C_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CK10G_BUF_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_SPDSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_SPDSEL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_LC_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_LC_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_RG_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_CLK_RG_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IBRX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IBRX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IBTX_BOOSTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IBTX_BOOSTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IB_FILTER_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IB_FILTER_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_IB_FILTER_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_TX_SWING_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_TX_SWING_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG01_REG0_TX_SWING_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_hold_timer_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_hold_timer_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_hold_timer_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_tap0_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_tap0_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_tap0_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_TX_SWING25_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_TX_SWING25_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_TX_SWING25_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_IBRXSEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_IBRXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_IBRXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_IBTXSEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_IBTXSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_IBTXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_notrans_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_notrans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_notrans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_inv_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_servo_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_cali_gray_en_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_cali_gray_en_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_cali_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_z0_ok_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_z0_ok_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG02_REG0_z0_ok_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_max_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_max_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_max_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_init_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_init_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG03_REG0_tap0_init_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_range_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_range_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_stable_range_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_BG_RBG2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_BG_RBG2_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG04_REG0_BG_RBG2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_record_limit_en_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_record_limit_en_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_record_limit_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_threshold_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_threshold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_threshold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_divisor_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_divisor_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_vth_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_dfe_adapt_en2_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_dfe_adapt_en2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_CDR_RESET_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_CDR_RESET_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_DYN_KP_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG05_REG0_DYN_KP_EN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_limit_sel_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_limit_sel_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_limit_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_tap_divisor_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_tap_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_tap_divisor_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_servo_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_servo_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG06_REG0_servo_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_PAGE (2236)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_cali_loop_gain_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_cali_loop_gain_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_cali_loop_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_DFE_AGC_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_DFE_AGC_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_loop_sel_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_loop_sel_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_loop_sel_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_servo_divisor_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_servo_divisor_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG07_REG0_servo_divisor_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap0_inv_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap0_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap0_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_inv_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_inv_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_inv_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_inv_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_inv_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_inv_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap1_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap2_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap3_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_mode_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_tap4_trans_mode_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_cali_load_in_init_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_cali_load_in_init_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_cali_load_in_init_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_SHIFT_INV_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_SHIFT_INV_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG08_REG0_SHIFT_INV_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_ICALI_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_ICALI_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IMAIN_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_DFE_IPD_EVEN_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_debug_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_debug_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG09_REG0_debug_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_AGC_LOOP_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_AGC_LOOP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IVGA_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IVGA_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IV33_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IV33_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_tap0_gain_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_tap0_gain_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_tap0_gain_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_VCALI_CTRL_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_VCALI_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_ODD_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG10_REG0_DFE_IREF_EVEN_ADJ_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_gray_en_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_gray_en_MASK (0x7F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_gray_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_tap0_adjust_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_tap0_adjust_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_tap0_adjust_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_min_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_min_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_max_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_max_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG11_REG0_vth_max_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_tap1_stable_th_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_tap1_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_tap1_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_th_min_en_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_th_min_en_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_th_min_en_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_coef_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_coef_sel_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG12_REG0_coef_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_ZTEST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_ZTEST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_ZTEST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap4_stable_th_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap4_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap4_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap2_stable_th_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap2_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap2_stable_th_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap3_stable_th_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap3_stable_th_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG13_REG0_tap3_stable_th_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap2_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap2_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap2_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap3_th_min_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap3_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap3_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap1_th_min_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap1_th_min_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG14_REG0_tap1_th_min_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_PAGE (2237)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_tap4_th_min_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_tap4_th_min_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_tap4_th_min_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_PRE_EN_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_PRE_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_PRE_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_MAIN_EN_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_MAIN_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_MAIN_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_POST_EN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_POST_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_POST_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D0_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D0_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D1_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D1_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D2_PN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_D2_PN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_BOOST_MAIN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_BOOST_MAIN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_PRDRV_CM_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_PRDRV_CM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_PRDRV_CM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_TXDLY_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_TXDLY_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG15_REG0_TXDLY_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_TXLASENDB_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_TXLASENDB_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_TXLASENDB_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_PRE_AMP_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_PRE_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_PRE_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_MAIN_AMP_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_MAIN_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_MAIN_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_POST_AMP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_POST_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG16_REG0_POST_AMP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TAMP_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TAMP_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TAMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TXLA_IBXSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TXLA_IBXSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TXTESTEN_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TXTESTEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TXTESTEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKDIV2_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKDIV2_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKLC_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_CKLC_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_D2S_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_D2S_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_EN_VCM_RES_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_EN_VCM_RES_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_VCM_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SEL_VCM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_ZTUNE_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_ZTUNE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_ZTUNE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_DIG_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG17_REG0_TX_SPDSEL_DIG_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_DIV3_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_FLD_CLK_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_EN_FREF_156p25M_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_ICP_SEL_LBW_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_SEL_R_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_LCCMU_LPF_EN_LOWR_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG18_REG_RGCMU_SEL_WDCK_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_LOOP_DIVN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_LCCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BIGKVCO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_BYPASS_R2_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SELPREDIV_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_CP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG19_REG_RGCMU_SEL_D4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_divide_num_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG20_REG_LCCMU_lock_up_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG_RGCMU_SEL_PUMP_I_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_MASK (0x3FF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG21_REG_LCCMU_lock_dn_limit_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG0_SLEW_CTRL_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG0_SLEW_CTRL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_SEL_R1_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_MASK (0xFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG22_REG_RGCMU_LOOP_DIVN_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_PAGE (2238)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_hold_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_start_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_eq_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_hold_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_hold_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_hold_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_start_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_start_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_tap0_start_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_reserved_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_reserved_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_reserved_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_timer_tap0_sel_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG23_REG0_timer_tap0_sel_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG (16)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_z0_ok_4_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_z0_ok_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_z0_ok_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_INI_4_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_INI_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_MANUAL_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_MANUAL_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_DIVISOR_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_PC_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_PC_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG24_REG0_OFFSET_STABLE_CNT_4_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG (17)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_z0_ok_5_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_z0_ok_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_z0_ok_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_INI_5_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_INI_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_MANUAL_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_MANUAL_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_MASK (0x3F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_DIVISOR_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_PC_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_PC_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG25_REG0_OFFSET_STABLE_CNT_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG (18)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_15_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_1410_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_09_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_SPD_EXT_RG26_DMY_0804_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_OFFSET_OK_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_4_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_5_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG26_REG0_SERVO_INI_EN_5_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG (19)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_CNT_MASK (0x7 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_CNT_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_MANUAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_SUMMER_MANUAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP0_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP0_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP1_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP1_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP2_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP2_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP3_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP3_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP4_EN_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_TAP4_EN_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_SPD_EXT_RG27_DMY_06_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_POST_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_POST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_POST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_PRE_OFFSET (4)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_PRE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_BOOST_PRE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_RX_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_TX_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_80OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_RX_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_RX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_RX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_TX_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG27_REG0_85OHM_TX_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG (20)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET (15)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG_CMU_LC_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_DFE_VTH_EXTEND_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_DFE_VTH_EXTEND_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET (13)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_CONST_GM_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_LEQ_GAIN_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG_Z0_85OHM_TX_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_RX_DEMUX_CLK_RST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_SLEW_CTRL_OLD_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_SLEW_CTRL_OLD_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_4_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_MASK (0xF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OFFSET_DELAY_CNT_5_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OOBS_CALI_B2_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG28_REG0_OOBS_CALI_B2_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG (21)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_AMP_OFFSET (11)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_AMP_MASK (0x1F << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_AMP_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_80OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_Z0_85OHM_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_SPD_EXT_RG29_DMY_0807_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG_LCCMU_BYPASS_DIV23_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_CKMDIO_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_CKMDIO_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_CKMDIO_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_ICML_SEL_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_ICML_SEL_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_ICML_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_MODE_OFFSET (2)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_MODE_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_MODE_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_CALI_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG29_REG0_FIBER_CALI_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG (22)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET (14)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_SPD_EXT_RG30_DMY_1514_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET (12)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG_CK_BUF_I_BOOST_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG_CK_BUF_I_BOOST_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET (10)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEQ_ILEQ_ADJ_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CALSEL_OFFSET (9)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CALSEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CALSEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET (8)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CDR_DEC_RST_SEL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_CAL_OFFSET (7)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_CAL_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_CAL_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_SEN_OFFSET (6)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_SEN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_FORCE_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET (5)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CLK_LC_50_EN_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_CLK_LC_50_EN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET (3)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_RSSI_SEN_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_RSSI_SEN_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_CALI_OFFSET (1)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_CALI_MASK (0x3 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_LEON_CALI_OFFSET)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_OOBS_TYP_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_OOBS_TYP_MASK (0x1 << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG30_REG0_OOBS_TYP_OFFSET)

#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG31_PAGE (2239)
#define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG31_REG (23)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG31_REG0_RESERVED_1500_OFFSET (0)
  #define RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG31_REG0_RESERVED_1500_MASK (0xFFFF << RTL8295_SDS_BCST_ANA_SPD_10P3125G_EXT_REG31_REG0_RESERVED_1500_OFFSET)


#endif    /* __RTL8295_REG_DEFINITION_H__ */

