=====
SETUP
3.670
7.731
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
7.731
=====
SETUP
3.686
7.715
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
7.715
=====
SETUP
3.842
7.559
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
7.559
=====
SETUP
3.842
7.559
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
7.559
=====
SETUP
3.842
7.559
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
7.559
=====
SETUP
3.842
7.559
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
7.559
=====
SETUP
3.842
7.559
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
7.559
=====
SETUP
3.857
7.544
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
7.544
=====
SETUP
4.402
6.999
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39
4.090
4.639
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s7
4.813
5.383
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.555
5.926
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
6.450
6.999
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
6.999
=====
SETUP
4.454
6.947
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
3.703
4.273
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s2
4.276
4.793
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s4
5.571
6.088
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s1
6.485
6.947
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1
6.947
=====
SETUP
4.548
6.853
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.351
2.868
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.362
3.879
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.316
4.871
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s3
5.277
5.648
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2
6.304
6.853
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1
6.853
=====
SETUP
4.775
6.626
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.351
2.868
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.362
3.879
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4
4.310
4.865
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3
5.287
5.842
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2
6.255
6.626
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1
6.626
=====
SETUP
4.805
6.596
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n225_s8
3.952
4.501
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n225_s7
4.502
5.051
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n225_s4
5.052
5.423
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n225_s2
5.671
6.133
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n225_s1
6.134
6.596
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1
6.596
=====
SETUP
4.824
6.577
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2
2.874
3.429
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1743_s2
3.689
4.259
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1741_s3
4.440
5.010
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1739_s2
5.185
5.702
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n896_s1
6.115
6.577
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s1
6.577
=====
SETUP
4.859
6.542
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
3.703
4.258
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s4
4.668
5.039
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s3
5.827
6.397
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s1
6.542
=====
SETUP
4.920
6.481
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.351
2.868
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.362
3.879
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.316
4.871
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s3
5.536
5.907
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2
5.911
6.481
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1
6.481
=====
SETUP
4.998
6.403
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2
3.212
3.665
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s9
3.678
4.131
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s5
4.820
5.390
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s2
5.391
5.940
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s1
5.941
6.403
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1
6.403
=====
SETUP
5.060
6.341
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
3.703
4.273
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s2
4.276
4.793
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n232_s10
5.329
5.878
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n232_s1
5.879
6.341
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1
6.341
=====
SETUP
5.074
6.327
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2
3.212
3.665
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s9
3.678
4.131
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s5
4.659
5.121
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s2
5.294
5.756
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s1
5.757
6.327
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1
6.327
=====
SETUP
5.116
6.285
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_2_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n551_s15
2.360
2.915
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n551_s11
3.321
3.876
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n551_s9
4.792
5.341
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n551_s20
5.342
5.912
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n551_s1
5.914
6.285
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_end_flag_s0
6.285
=====
SETUP
5.135
6.266
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.351
2.868
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.362
3.879
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.316
4.886
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3
5.061
5.523
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2
5.696
6.266
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1
6.266
=====
SETUP
5.173
6.228
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5
2.608
3.163
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3
3.824
4.341
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4
4.789
5.344
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s2
5.766
6.228
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1
6.228
=====
SETUP
5.304
6.097
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5
2.608
3.163
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3
3.824
4.341
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s3
4.620
5.082
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3
5.084
5.546
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2
5.548
6.097
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1
6.097
=====
SETUP
5.332
6.069
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/late_col_s7
3.703
4.273
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s2
4.276
4.793
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s1
5.499
6.069
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
6.069
=====
SETUP
5.405
5.996
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5
2.608
3.163
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3
3.824
4.341
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4
4.789
5.359
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2
5.534
5.996
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1
5.996
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0
0.860
1.062
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1
1.064
1.296
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4
0.860
1.062
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7
1.064
1.296
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4
1.296
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1514_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n317_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n316_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n315_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n314_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n312_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_6_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n311_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n309_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n308_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n307_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_11_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n304_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n303_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n299_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n295_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n293_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n291_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n290_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_28_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_29_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n289_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_29_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n288_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n287_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n286_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3
1.666
