Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.096,0.658
"Bus Turnaround Time (Slow 900mV 85C Model)",5.437,--
"Core (Slow 900mV 85C Model)",0.783,0.095
"Core Recovery/Removal (Slow 900mV 85C Model)",0.998,0.45
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.498,5.377
"Write (Slow 900mV 85C Model)",-0.078,-0.078
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.089,0.709
"Bus Turnaround Time (Slow 900mV 0C Model)",5.464,--
"Core (Slow 900mV 0C Model)",0.887,0.142
"Core Recovery/Removal (Slow 900mV 0C Model)",1.347,0.433
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.551,5.427
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.065,0.866
"Bus Turnaround Time (Fast 900mV 0C Model)",5.517,--
"Core (Fast 900mV 0C Model)",0.661,0.102
"Core Recovery/Removal (Fast 900mV 0C Model)",2.416,0.261
"Read Capture (Fast 900mV 0C Model)",0.181,0.133
"Read Resync (Fast 900mV 0C Model)",3.037,5.805
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
