##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Debug_UART_IntClock
		4.3::Critical Path Report for Modem_UART_IntClock
		4.4::Critical Path Report for Sensors_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Modem_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Sensors_Clock:R)
		5.3::Critical Path Report for (Modem_UART_IntClock:R vs. Modem_UART_IntClock:R)
		5.4::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
		5.5::Critical Path Report for (Sensors_Clock:R vs. Sensors_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK            | Frequency: 68.40 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK         | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 48.00 MHz  | 
Clock: CyXTAL_32kHz         | N/A                   | Target: 0.03 MHz   | 
Clock: Debug_UART_IntClock  | Frequency: 53.12 MHz  | Target: 0.08 MHz   | 
Clock: Modem_UART_IntClock  | Frequency: 49.08 MHz  | Target: 0.92 MHz   | 
Clock: Sensors_Clock        | Frequency: 53.31 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            Modem_UART_IntClock  20833.3          7587        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Sensors_Clock        20833.3          6214        N/A              N/A         N/A              N/A         N/A              N/A         
Debug_UART_IntClock  Debug_UART_IntClock  1.30208e+007     13002009    N/A              N/A         N/A              N/A         N/A              N/A         
Modem_UART_IntClock  Modem_UART_IntClock  1.08333e+006     1062958     N/A              N/A         N/A              N/A         N/A              N/A         
Sensors_Clock        Sensors_Clock        1.30417e+007     13022908    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                Clock to Out  Clock Name:Phase       
-----------------------  ------------  ---------------------  
Debug_TX(0)_PAD          28399         Debug_UART_IntClock:R  
Modem_TX(0)_PAD          30537         Modem_UART_IntClock:R  
Ultrasonic_1_PWR(0)_PAD  33846         CyBUS_CLK:R            
Ultrasonic_2_PWR(0)_PAD  31929         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 68.40 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 6214p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3111   5161   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8511   6214  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell26    2598  11109   6214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debug_UART_IntClock
*************************************************
Clock: Debug_UART_IntClock
Frequency: 53.12 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13002009p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -6190
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  13002009  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell3      5732   6982  13002009  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell3      3350  10332  13002009  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2303  12635  13002009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Modem_UART_IntClock
*************************************************
Clock: Modem_UART_IntClock
Frequency: 49.08 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                      macrocell38     1250   1250  1062958  RISE       1
\Modem_UART:BUART:counter_load_not\/main_1           macrocell13     5386   6636  1062958  RISE       1
\Modem_UART:BUART:counter_load_not\/q                macrocell13     3350   9986  1062958  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4200  14185  1062958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Sensors_Clock
*******************************************
Clock: Sensors_Clock
Frequency: 53.31 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022908p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13398
-------------------------------------   ----- 
End-of-path arrival time (ps)           13398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q            macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_0  macrocell6    5869   7119  13022908  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell6    3350  10469  13022908  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2929  13398  13022908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Modem_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7587p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                          synccell        1020   1020   7587  RISE       1
\Modem_UART:BUART:rx_postpoll\/main_2         macrocell17     3151   4171   7587  RISE       1
\Modem_UART:BUART:rx_postpoll\/q              macrocell17     3350   7521   7587  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2255   9776   7587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Sensors_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 6214p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3111   5161   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8511   6214  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell26    2598  11109   6214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1


5.3::Critical Path Report for (Modem_UART_IntClock:R vs. Modem_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                      macrocell38     1250   1250  1062958  RISE       1
\Modem_UART:BUART:counter_load_not\/main_1           macrocell13     5386   6636  1062958  RISE       1
\Modem_UART:BUART:counter_load_not\/q                macrocell13     3350   9986  1062958  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4200  14185  1062958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13002009p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -6190
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  13002009  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell3      5732   6982  13002009  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell3      3350  10332  13002009  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2303  12635  13002009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Sensors_Clock:R vs. Sensors_Clock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022908p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13398
-------------------------------------   ----- 
End-of-path arrival time (ps)           13398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q            macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_0  macrocell6    5869   7119  13022908  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell6    3350  10469  13022908  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2929  13398  13022908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 6214p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3111   5161   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8511   6214  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_3   macrocell26    2598  11109   6214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 6214p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0    controlcell1   2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0  macrocell7     3111   5161   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q       macrocell7     3350   8511   6214  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_3  macrocell34    2598  11109   6214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6246p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0           controlcell1    2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/main_0         macrocell7      3111   5161   6214  RISE       1
\Sensors_UART:BUART:rx_postpoll\/q              macrocell7      3350   8511   6214  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2606  11117   6246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7587p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9776
-------------------------------------   ---- 
End-of-path arrival time (ps)           9776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                          synccell        1020   1020   7587  RISE       1
\Modem_UART:BUART:rx_postpoll\/main_2         macrocell17     3151   4171   7587  RISE       1
\Modem_UART:BUART:rx_postpoll\/q              macrocell17     3350   7521   7587  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2255   9776   7587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 11238p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0   controlcell1   2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_0  macrocell29    4035   6085  11238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_state_2\/main_10
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 12112p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out              synccell      1020   1020   7097  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_10  macrocell29   4191   5211  12112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12172p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6214  RISE       1
MODIN1_1/main_0                        macrocell32    3101   5151  12172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12172p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6214  RISE       1
MODIN1_0/main_0                        macrocell33    3101   5151  12172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_state_2\/main_11
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 12293p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out              synccell      1020   1020   6920  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_11  macrocell29   4010   5030  12293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_Mux:Sync:ctrl_reg\/control_0
Path End       : \Sensors_UART:BUART:rx_last\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 12376p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sensors_Mux:Sync:ctrl_reg\/busclk                          controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Sensors_Mux:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6214  RISE       1
\Sensors_UART:BUART:rx_last\/main_0    macrocell35    2897   4947  12376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12878p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out  synccell      1020   1020   6920  RISE       1
MODIN1_1/main_6              macrocell32   3426   4446  12878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12878p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out  synccell      1020   1020   6920  RISE       1
MODIN1_0/main_5              macrocell33   3426   4446  12878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13040p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out  synccell      1020   1020   7097  RISE       1
MODIN1_1/main_5              macrocell32   3264   4284  13040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13040p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out  synccell      1020   1020   7097  RISE       1
MODIN1_0/main_4              macrocell33   3264   4284  13040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_1_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_last\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 13088p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_1_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_1_RX(0)_SYNC/out          synccell      1020   1020   6920  RISE       1
\Sensors_UART:BUART:rx_last\/main_2  macrocell35   3215   4235  13088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Ultrasonic_2_RX(0)_SYNC/out
Path End       : \Sensors_UART:BUART:rx_last\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_last\/clock_0
Path slack     : 13092p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#626 vs. Sensors_Clock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Ultrasonic_2_RX(0)_SYNC/clock                               synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Ultrasonic_2_RX(0)_SYNC/out          synccell      1020   1020   7097  RISE       1
\Sensors_UART:BUART:rx_last\/main_1  macrocell35   3212   4232  13092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 13136p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7587  RISE       1
\Modem_UART:BUART:rx_state_0\/main_10  macrocell42   3167   4187  13136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 13136p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                  synccell      1020   1020   7587  RISE       1
\Modem_UART:BUART:rx_state_2\/main_9  macrocell45   3167   4187  13136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 13146p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7587  RISE       1
\Modem_UART:BUART:rx_status_3\/main_7  macrocell50   3158   4178  13146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:pollcount_1\/main_4
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 13153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7587  RISE       1
\Modem_UART:BUART:pollcount_1\/main_4  macrocell48   3151   4171  13153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:pollcount_0\/main_3
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 13153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out                   synccell      1020   1020   7587  RISE       1
\Modem_UART:BUART:pollcount_0\/main_3  macrocell49   3151   4171  13153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Modem_RX(0)_SYNC/out
Path End       : \Modem_UART:BUART:rx_last\/main_0
Capture Clock  : \Modem_UART:BUART:rx_last\/clock_0
Path slack     : 13160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Modem_UART_IntClock:R#2)   20833
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Modem_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Modem_RX(0)_SYNC/out               synccell      1020   1020   7587  RISE       1
\Modem_UART:BUART:rx_last\/main_0  macrocell51   3144   4164  13160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_last\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                      macrocell38     1250   1250  1062958  RISE       1
\Modem_UART:BUART:counter_load_not\/main_1           macrocell13     5386   6636  1062958  RISE       1
\Modem_UART:BUART:counter_load_not\/q                macrocell13     3350   9986  1062958  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4200  14185  1062958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Modem_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12921
-------------------------------------   ----- 
End-of-path arrival time (ps)           12921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q     macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_counter_load\/main_0  macrocell16   5458   6708  1065052  RISE       1
\Modem_UART:BUART:rx_counter_load\/q       macrocell16   3350  10058  1065052  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/load   count7cell    2863  12921  1065052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Modem_UART:BUART:sTX:TxSts\/clock
Path slack     : 1065869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16964
-------------------------------------   ----- 
End-of-path arrival time (ps)           16964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q        macrocell38    1250   1250  1062958  RISE       1
\Modem_UART:BUART:tx_status_0\/main_1  macrocell14    6791   8041  1065869  RISE       1
\Modem_UART:BUART:tx_status_0\/q       macrocell14    3350  11391  1065869  RISE       1
\Modem_UART:BUART:sTX:TxSts\/status_0  statusicell3   5573  16964  1065869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Modem_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q                macrocell38     1250   1250  1062958  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   7337   8587  1068736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Modem_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Modem_UART:BUART:sRX:RxSts\/clock
Path slack     : 1068895p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13939
-------------------------------------   ----- 
End-of-path arrival time (ps)           13939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1068895  RISE       1
\Modem_UART:BUART:rx_status_4\/main_1                 macrocell18     2836   6416  1068895  RISE       1
\Modem_UART:BUART:rx_status_4\/q                      macrocell18     3350   9766  1068895  RISE       1
\Modem_UART:BUART:sRX:RxSts\/status_4                 statusicell4    4173  13939  1068895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q         macrocell41     1250   1250  1065052  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6009   7259  1070064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Modem_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1066600  RISE       1
\Modem_UART:BUART:tx_state_0\/main_3                  macrocell38     5642   9222  1070601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:txn\/main_2
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1071782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q  macrocell38   1250   1250  1062958  RISE       1
\Modem_UART:BUART:txn\/main_2    macrocell36   6791   8041  1071782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_state_0\/main_0    macrocell42   6536   7786  1072037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_state_3\/main_0    macrocell44   6536   7786  1072037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_state_2\/main_0    macrocell45   6536   7786  1072037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Modem_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072228p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q                macrocell37     1250   1250  1064529  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3845   5095  1072228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073076p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q                macrocell42     1250   1250  1067676  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2997   4247  1073076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_0  macrocell43   5458   6708  1073115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q        macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_0  macrocell47   5458   6708  1073115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_ctrl_mark_last\/q  macrocell41   1250   1250  1065052  RISE       1
\Modem_UART:BUART:rx_status_3\/main_0   macrocell50   5458   6708  1073115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Modem_UART:BUART:txn\/main_3
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1073138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073138  RISE       1
\Modem_UART:BUART:txn\/main_3                macrocell36     2315   6685  1073138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073203p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  1073203  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2870   4120  1073203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:txn\/main_4
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1073413p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q  macrocell39   1250   1250  1063740  RISE       1
\Modem_UART:BUART:txn\/main_4    macrocell36   5160   6410  1073413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073535p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073535  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_6       macrocell43   4348   6288  1073535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073537p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073537  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_5       macrocell43   4347   6287  1073537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Modem_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3630
-------------------------------------   ---- 
End-of-path arrival time (ps)           3630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065949  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3440   3630  1073694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073996p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  1069127  RISE       1
\Modem_UART:BUART:rx_status_3\/main_6  macrocell50   4577   5827  1073996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074011p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q      macrocell49   1250   1250  1069127  RISE       1
\Modem_UART:BUART:rx_state_0\/main_9  macrocell42   4562   5812  1074011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074086p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073537  RISE       1
\Modem_UART:BUART:rx_state_0\/main_5         macrocell42   3797   5737  1074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074086p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073537  RISE       1
\Modem_UART:BUART:rx_state_3\/main_5         macrocell44   3797   5737  1074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Modem_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074086p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073537  RISE       1
\Modem_UART:BUART:rx_state_2\/main_5         macrocell45   3797   5737  1074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074087p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073535  RISE       1
\Modem_UART:BUART:rx_state_0\/main_6         macrocell42   3797   5737  1074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074087p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073535  RISE       1
\Modem_UART:BUART:rx_state_3\/main_6         macrocell44   3797   5737  1074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Modem_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074087p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073535  RISE       1
\Modem_UART:BUART:rx_state_2\/main_6         macrocell45   3797   5737  1074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:pollcount_1\/main_3
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074692p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  1069127  RISE       1
\Modem_UART:BUART:pollcount_1\/main_3  macrocell48   3881   5131  1074692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_0\/q
Path End       : \Modem_UART:BUART:pollcount_0\/main_2
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074692p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_0\/q       macrocell49   1250   1250  1069127  RISE       1
\Modem_UART:BUART:pollcount_0\/main_2  macrocell49   3881   5131  1074692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:txn\/main_1
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1074734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q  macrocell37   1250   1250  1064529  RISE       1
\Modem_UART:BUART:txn\/main_1    macrocell36   3839   5089  1074734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074803  RISE       1
\Modem_UART:BUART:rx_state_0\/main_7         macrocell42   3081   5021  1074803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074803  RISE       1
\Modem_UART:BUART:rx_state_3\/main_7         macrocell44   3081   5021  1074803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074803  RISE       1
\Modem_UART:BUART:rx_state_2\/main_7         macrocell45   3081   5021  1074803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074803  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_7       macrocell43   3069   5009  1074815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:txn\/main_6
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1074875p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q  macrocell40   1250   1250  1074875  RISE       1
\Modem_UART:BUART:txn\/main_6   macrocell36   3698   4948  1074875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Modem_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1074897  RISE       1
\Modem_UART:BUART:tx_state_2\/main_4               macrocell39     4736   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Modem_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Modem_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074975p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074975  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/main_1   macrocell46   2909   4849  1074975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Modem_UART:BUART:pollcount_1\/main_1
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074975p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074975  RISE       1
\Modem_UART:BUART:pollcount_1\/main_1        macrocell48   2909   4849  1074975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Modem_UART:BUART:pollcount_0\/main_1
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074975p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074975  RISE       1
\Modem_UART:BUART:pollcount_0\/main_1        macrocell49   2909   4849  1074975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Modem_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Modem_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074977  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/main_0   macrocell46   2906   4846  1074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Modem_UART:BUART:pollcount_1\/main_0
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074977  RISE       1
\Modem_UART:BUART:pollcount_1\/main_0        macrocell48   2906   4846  1074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Modem_UART:BUART:pollcount_0\/main_0
Capture Clock  : \Modem_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074977  RISE       1
\Modem_UART:BUART:pollcount_0\/main_0        macrocell49   2906   4846  1074977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_0\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Modem_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Modem_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074991  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/main_2   macrocell46   2892   4832  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065949  RISE       1
\Modem_UART:BUART:tx_state_1\/main_2               macrocell37     4210   4400  1075423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065949  RISE       1
\Modem_UART:BUART:tx_state_0\/main_2               macrocell38     4210   4400  1075423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065949  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_2                macrocell40     4210   4400  1075423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Modem_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1074897  RISE       1
\Modem_UART:BUART:tx_state_1\/main_4               macrocell37     4161   4351  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Modem_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075544p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065949  RISE       1
\Modem_UART:BUART:tx_state_2\/main_2               macrocell39     4090   4280  1075544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_1\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075586p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_1\/q       macrocell48   1250   1250  1070028  RISE       1
\Modem_UART:BUART:rx_status_3\/main_5  macrocell50   2987   4237  1075586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q       macrocell42   1250   1250  1067676  RISE       1
\Modem_UART:BUART:rx_state_0\/main_1  macrocell42   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q       macrocell42   1250   1250  1067676  RISE       1
\Modem_UART:BUART:rx_state_3\/main_1  macrocell44   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q       macrocell42   1250   1250  1067676  RISE       1
\Modem_UART:BUART:rx_state_2\/main_1  macrocell45   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_1\/q
Path End       : \Modem_UART:BUART:pollcount_1\/main_2
Capture Clock  : \Modem_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075593p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_1\/q       macrocell48   1250   1250  1070028  RISE       1
\Modem_UART:BUART:pollcount_1\/main_2  macrocell48   2980   4230  1075593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075670p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q       macrocell38   1250   1250  1062958  RISE       1
\Modem_UART:BUART:tx_state_1\/main_1  macrocell37   2903   4153  1075670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075670p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q       macrocell38   1250   1250  1062958  RISE       1
\Modem_UART:BUART:tx_state_0\/main_1  macrocell38   2903   4153  1075670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075670p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q      macrocell38   1250   1250  1062958  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_1  macrocell40   2903   4153  1075670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_0\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075672p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_0\/q       macrocell38   1250   1250  1062958  RISE       1
\Modem_UART:BUART:tx_state_2\/main_1  macrocell39   2901   4151  1075672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  1073203  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_2  macrocell43   2865   4115  1075709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1073203  RISE       1
\Modem_UART:BUART:rx_status_3\/main_2  macrocell50   2865   4115  1075709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1073203  RISE       1
\Modem_UART:BUART:rx_state_0\/main_2   macrocell42   2854   4104  1075719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1073203  RISE       1
\Modem_UART:BUART:rx_state_3\/main_2   macrocell44   2854   4104  1075719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_bitclk_enable\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_bitclk_enable\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1073203  RISE       1
\Modem_UART:BUART:rx_state_2\/main_2   macrocell45   2854   4104  1075719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:pollcount_1\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:pollcount_1\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:pollcount_1\/q      macrocell48   1250   1250  1070028  RISE       1
\Modem_UART:BUART:rx_state_0\/main_8  macrocell42   2839   4089  1075734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q         macrocell42   1250   1250  1067676  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_1  macrocell43   2834   4084  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q               macrocell42   1250   1250  1067676  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_1  macrocell47   2834   4084  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_0\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_0\/q        macrocell42   1250   1250  1067676  RISE       1
\Modem_UART:BUART:rx_status_3\/main_1  macrocell50   2834   4084  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q       macrocell39   1250   1250  1063740  RISE       1
\Modem_UART:BUART:tx_state_2\/main_3  macrocell39   2791   4041  1075782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q       macrocell39   1250   1250  1063740  RISE       1
\Modem_UART:BUART:tx_state_1\/main_3  macrocell37   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q       macrocell39   1250   1250  1063740  RISE       1
\Modem_UART:BUART:tx_state_0\/main_4  macrocell38   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_2\/q
Path End       : \Modem_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_2\/q      macrocell39   1250   1250  1063740  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_3  macrocell40   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  1074875  RISE       1
\Modem_UART:BUART:tx_state_2\/main_5  macrocell39   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  1074875  RISE       1
\Modem_UART:BUART:tx_state_1\/main_5  macrocell37   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_bitclk\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_bitclk\/q        macrocell40   1250   1250  1074875  RISE       1
\Modem_UART:BUART:tx_state_0\/main_5  macrocell38   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075875p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q       macrocell44   1250   1250  1067828  RISE       1
\Modem_UART:BUART:rx_state_0\/main_3  macrocell42   2699   3949  1075875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075875p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q       macrocell44   1250   1250  1067828  RISE       1
\Modem_UART:BUART:rx_state_3\/main_3  macrocell44   2699   3949  1075875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075875p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q       macrocell44   1250   1250  1067828  RISE       1
\Modem_UART:BUART:rx_state_2\/main_3  macrocell45   2699   3949  1075875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Modem_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q       macrocell45   1250   1250  1067832  RISE       1
\Modem_UART:BUART:rx_state_0\/main_4  macrocell42   2683   3933  1075890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Modem_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q       macrocell45   1250   1250  1067832  RISE       1
\Modem_UART:BUART:rx_state_3\/main_4  macrocell44   2683   3933  1075890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075890p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q       macrocell45   1250   1250  1067832  RISE       1
\Modem_UART:BUART:rx_state_2\/main_4  macrocell45   2683   3933  1075890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q         macrocell44   1250   1250  1067828  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_3  macrocell43   2682   3932  1075892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q               macrocell44   1250   1250  1067828  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_2  macrocell47   2682   3932  1075892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_3\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_3\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_3\/q        macrocell44   1250   1250  1067828  RISE       1
\Modem_UART:BUART:rx_status_3\/main_3  macrocell50   2682   3932  1075892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Modem_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q         macrocell45   1250   1250  1067832  RISE       1
\Modem_UART:BUART:rx_load_fifo\/main_4  macrocell43   2678   3928  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Modem_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q               macrocell45   1250   1250  1067832  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/main_3  macrocell47   2678   3928  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell47         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_state_2\/q
Path End       : \Modem_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Modem_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_state_2\/q        macrocell45   1250   1250  1067832  RISE       1
\Modem_UART:BUART:rx_status_3\/main_4  macrocell50   2678   3928  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:txn\/q
Path End       : \Modem_UART:BUART:txn\/main_0
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1075947p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:txn\/q       macrocell36   1250   1250  1075947  RISE       1
\Modem_UART:BUART:txn\/main_0  macrocell36   2626   3876  1075947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Modem_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q       macrocell37   1250   1250  1064529  RISE       1
\Modem_UART:BUART:tx_state_2\/main_0  macrocell39   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_2\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Modem_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q       macrocell37   1250   1250  1064529  RISE       1
\Modem_UART:BUART:tx_state_1\/main_0  macrocell37   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Modem_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q       macrocell37   1250   1250  1064529  RISE       1
\Modem_UART:BUART:tx_state_0\/main_0  macrocell38   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_0\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:tx_state_1\/q
Path End       : \Modem_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Modem_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_state_1\/clock_0                      macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:tx_state_1\/q      macrocell37   1250   1250  1064529  RISE       1
\Modem_UART:BUART:tx_bitclk\/main_0  macrocell40   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:tx_bitclk\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_last\/q
Path End       : \Modem_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Modem_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_last\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_last\/q          macrocell51   1250   1250  1076336  RISE       1
\Modem_UART:BUART:rx_state_2\/main_8  macrocell45   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_load_fifo\/q
Path End       : \Modem_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Modem_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_load_fifo\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_load_fifo\/q            macrocell43     1250   1250  1070758  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2527   3777  1076426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Modem_UART:BUART:txn\/main_5
Capture Clock  : \Modem_UART:BUART:txn\/clock_0
Path slack     : 1077322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2502
-------------------------------------   ---- 
End-of-path arrival time (ps)           2502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1074897  RISE       1
\Modem_UART:BUART:txn\/main_5                      macrocell36     2312   2502  1077322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:txn\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Modem_UART:BUART:rx_status_3\/q
Path End       : \Modem_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Modem_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078713p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Modem_UART_IntClock:R#1 vs. Modem_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:rx_status_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Modem_UART:BUART:rx_status_3\/q       macrocell50    1250   1250  1078713  RISE       1
\Modem_UART:BUART:sRX:RxSts\/status_3  statusicell4   2870   4120  1078713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Modem_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13002009p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -6190
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13014643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                      macrocell21     1250   1250  13002009  RISE       1
\Debug_UART:BUART:counter_load_not\/main_0           macrocell3      5732   6982  13002009  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell3      3350  10332  13002009  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2303  12635  13002009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug_UART:BUART:sTX:TxSts\/clock
Path slack     : 13007333p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13000
-------------------------------------   ----- 
End-of-path arrival time (ps)           13000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13007333  RISE       1
\Debug_UART:BUART:tx_status_0\/main_3                 macrocell4      3179   6759  13007333  RISE       1
\Debug_UART:BUART:tx_status_0\/q                      macrocell4      3350  10109  13007333  RISE       1
\Debug_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2891  13000  13007333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008524p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                macrocell21     1250   1250  13002009  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5050   6300  13008524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008998p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13006190  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5636   5826  13008998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 13009103p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8220
-------------------------------------   ---- 
End-of-path arrival time (ps)           8220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13006190  RISE       1
\Debug_UART:BUART:tx_state_1\/main_2               macrocell21     8030   8220  13009103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug_UART:BUART:txn\/main_3
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13009283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13009283  RISE       1
\Debug_UART:BUART:txn\/main_3                macrocell20     3670   8040  13009283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:txn\/main_1
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13010341p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q  macrocell21   1250   1250  13002009  RISE       1
\Debug_UART:BUART:txn\/main_1    macrocell20   5732   6982  13010341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13010439p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                macrocell22     1250   1250  13002979  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3135   4385  13010439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 13010462p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13006190  RISE       1
\Debug_UART:BUART:tx_state_2\/main_2               macrocell23     6672   6862  13010462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13010462p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13006190  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_2                macrocell24     6672   6862  13010462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 13010564p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13007333  RISE       1
\Debug_UART:BUART:tx_state_0\/main_3                  macrocell22     3179   6759  13010564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:txn\/main_6
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13010683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q  macrocell24   1250   1250  13010683  RISE       1
\Debug_UART:BUART:txn\/main_6   macrocell20   5390   6640  13010683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 13010729p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13010729  RISE       1
\Debug_UART:BUART:tx_state_1\/main_4               macrocell21     6405   6595  13010729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:txn\/main_4
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13010895p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_2\/q  macrocell23   1250   1250  13002563  RISE       1
\Debug_UART:BUART:txn\/main_4    macrocell20   5178   6428  13010895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 13011311p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13010729  RISE       1
\Debug_UART:BUART:tx_state_2\/main_4               macrocell23     5822   6012  13011311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:txn\/main_2
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13011312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_0\/q  macrocell22   1250   1250  13002979  RISE       1
\Debug_UART:BUART:txn\/main_2    macrocell20   4762   6012  13011312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 13011604p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  13002009  RISE       1
\Debug_UART:BUART:tx_state_0\/main_0  macrocell22   4469   5719  13011604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 13012033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell22   1250   1250  13002979  RISE       1
\Debug_UART:BUART:tx_state_2\/main_1  macrocell23   4040   5290  13012033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13012033p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_0\/q      macrocell22   1250   1250  13002979  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_1  macrocell24   4040   5290  13012033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 13012051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell22   1250   1250  13002979  RISE       1
\Debug_UART:BUART:tx_state_1\/main_1  macrocell21   4022   5272  13012051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 13012053p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  13010683  RISE       1
\Debug_UART:BUART:tx_state_0\/main_5  macrocell22   4020   5270  13012053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 13012080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13006190  RISE       1
\Debug_UART:BUART:tx_state_0\/main_2               macrocell22     5054   5244  13012080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 13012563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell23   1250   1250  13002563  RISE       1
\Debug_UART:BUART:tx_state_0\/main_4  macrocell22   3511   4761  13012563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 13012955p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  13010683  RISE       1
\Debug_UART:BUART:tx_state_1\/main_5  macrocell21   3119   4369  13012955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 13012965p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell24   1250   1250  13010683  RISE       1
\Debug_UART:BUART:tx_state_2\/main_5  macrocell23   3109   4359  13012965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 13012973p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell22   1250   1250  13002979  RISE       1
\Debug_UART:BUART:tx_state_0\/main_1  macrocell22   3101   4351  13012973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 13013451p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  13002009  RISE       1
\Debug_UART:BUART:tx_state_1\/main_0  macrocell21   2622   3872  13013451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 13013456p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  13002009  RISE       1
\Debug_UART:BUART:tx_state_2\/main_0  macrocell23   2617   3867  13013456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13013456p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_1\/q      macrocell21   1250   1250  13002009  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_0  macrocell24   2617   3867  13013456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 13013476p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell23   1250   1250  13002563  RISE       1
\Debug_UART:BUART:tx_state_1\/main_3  macrocell21   2597   3847  13013476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 13013480p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell23   1250   1250  13002563  RISE       1
\Debug_UART:BUART:tx_state_2\/main_3  macrocell23   2594   3844  13013480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13013480p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:tx_state_2\/q      macrocell23   1250   1250  13002563  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_3  macrocell24   2594   3844  13013480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:txn\/q
Path End       : \Debug_UART:BUART:txn\/main_0
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13013772p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Debug_UART:BUART:txn\/q       macrocell20   1250   1250  13013772  RISE       1
\Debug_UART:BUART:txn\/main_0  macrocell20   2302   3552  13013772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:txn\/main_5
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 13014508p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   13020833
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2815
-------------------------------------   ---- 
End-of-path arrival time (ps)           2815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13010729  RISE       1
\Debug_UART:BUART:txn\/main_5                      macrocell20     2625   2815  13014508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Sensors_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022908p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13398
-------------------------------------   ----- 
End-of-path arrival time (ps)           13398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q            macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_counter_load\/main_0  macrocell6    5869   7119  13022908  RISE       1
\Sensors_UART:BUART:rx_counter_load\/q       macrocell6    3350  10469  13022908  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/load   count7cell    2929  13398  13022908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027116p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q                macrocell25     1250   1250  13022908  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7291   8541  13027116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Sensors_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Sensors_UART:BUART:sRX:RxSts\/clock
Path slack     : 13028457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12709
-------------------------------------   ----- 
End-of-path arrival time (ps)           12709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028457  RISE       1
\Sensors_UART:BUART:rx_status_4\/main_1                 macrocell8      2881   6461  13028457  RISE       1
\Sensors_UART:BUART:rx_status_4\/q                      macrocell8      3350   9811  13028457  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2899  12709  13028457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031032p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q          macrocell30     1250   1250  13031032  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3375   4625  13031032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031037p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_0  macrocell26   5869   7119  13031037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031037p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q               macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_0  macrocell31   5869   7119  13031037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031037p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q        macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_0  macrocell34   5869   7119  13031037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q         macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_0  macrocell27   5137   6387  13031770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_0  macrocell28   5137   6387  13031770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_1\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_1\/q       macrocell25   1250   1250  13022908  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_1  macrocell29   5137   6387  13031770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031799p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q                macrocell26     1250   1250  13026180  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2607   3857  13031799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_load_fifo\/q
Path End       : \Sensors_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Sensors_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031850p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_load_fifo\/q            macrocell27     1250   1250  13028731  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5437   6687  13031850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032340p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_5       macrocell27   3876   5816  13032340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032340p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_5         macrocell28   3876   5816  13032340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032340p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_7         macrocell29   3876   5816  13032340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032355p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032355  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_1   macrocell30   3861   5801  13032355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032357p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032357  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_7       macrocell27   3860   5800  13032357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032357p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032357  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_7         macrocell28   3860   5800  13032357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032357p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032357  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_9         macrocell29   3860   5800  13032357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032359p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032359  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_6       macrocell27   3858   5798  13032359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032359p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032359  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_6         macrocell28   3858   5798  13032359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032359p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032359  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_8         macrocell29   3858   5798  13032359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032360p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032360  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_0   macrocell30   3857   5797  13032360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_last\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032493p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_last\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_last\/q          macrocell35   1250   1250  13032493  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_6  macrocell29   4414   5664  13032493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Sensors_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032534  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/main_2   macrocell30   3683   5623  13032534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Sensors_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033265p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032340  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_6         macrocell26   2951   4891  13033265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Sensors_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032357  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_8         macrocell26   2934   4874  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Sensors_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032359  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_7         macrocell26   2932   4872  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032355  RISE       1
MODIN1_1/main_2                                macrocell32   2929   4869  13033287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032355  RISE       1
MODIN1_0/main_2                                macrocell33   2929   4869  13033287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032360  RISE       1
MODIN1_1/main_1                                macrocell32   2929   4869  13033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032360  RISE       1
MODIN1_0/main_1                                macrocell33   2929   4869  13033288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033382p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q         macrocell26   1250   1250  13026180  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_1  macrocell27   3525   4775  13033382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033382p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell26   1250   1250  13026180  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_1  macrocell28   3525   4775  13033382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033382p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell26   1250   1250  13026180  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_2  macrocell29   3525   4775  13033382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  13031032  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_2   macrocell26   3350   4600  13033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  13031032  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_2  macrocell34   3350   4600  13033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell29   1250   1250  13025574  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_5  macrocell26   3204   4454  13033703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q               macrocell29   1250   1250  13025574  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_3  macrocell31   3204   4454  13033703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell31         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033703p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q        macrocell29   1250   1250  13025574  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_5  macrocell34   3204   4454  13033703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell28   1250   1250  13025594  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_4  macrocell26   3184   4434  13033723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q               macrocell28   1250   1250  13025594  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_2  macrocell31   3184   4434  13033723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell31         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033723p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q        macrocell28   1250   1250  13025594  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_4  macrocell34   3184   4434  13033723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q       macrocell26   1250   1250  13026180  RISE       1
\Sensors_UART:BUART:rx_state_0\/main_1  macrocell26   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q               macrocell26   1250   1250  13026180  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/main_1  macrocell31   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell31         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_0\/q
Path End       : \Sensors_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Sensors_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_0\/q        macrocell26   1250   1250  13026180  RISE       1
\Sensors_UART:BUART:rx_status_3\/main_1  macrocell34   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell32   1250   1250  13028373  RISE       1
MODIN1_1/main_3  macrocell32   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell33   1250   1250  13028379  RISE       1
MODIN1_1/main_4  macrocell32   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell33   1250   1250  13028379  RISE       1
MODIN1_0/main_3  macrocell33   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q         macrocell29   1250   1250  13025574  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_4  macrocell27   2303   3553  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell29   1250   1250  13025574  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_4  macrocell28   2303   3553  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_2\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_2\/q       macrocell29   1250   1250  13025574  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_5  macrocell29   2303   3553  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q   macrocell30   1250   1250  13031032  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_2  macrocell27   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  13031032  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_2   macrocell28   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_bitclk_enable\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034617p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_bitclk_enable\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  13031032  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_3   macrocell29   2290   3540  13034617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q         macrocell28   1250   1250  13025594  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/main_3  macrocell27   2288   3538  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_load_fifo\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Sensors_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell28   1250   1250  13025594  RISE       1
\Sensors_UART:BUART:rx_state_3\/main_3  macrocell28   2288   3538  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_state_3\/q
Path End       : \Sensors_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Sensors_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_3\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_state_3\/q       macrocell28   1250   1250  13025594  RISE       1
\Sensors_UART:BUART:rx_state_2\/main_4  macrocell29   2288   3538  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_state_2\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sensors_UART:BUART:rx_status_3\/q
Path End       : \Sensors_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Sensors_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Sensors_Clock:R#1 vs. Sensors_Clock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:rx_status_3\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Sensors_UART:BUART:rx_status_3\/q       macrocell34    1250   1250  13037605  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/status_3  statusicell2   2312   3562  13037605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sensors_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

