Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Fri Jan 23 22:19:16 2026
| Host              : FSO-A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file gth_loopback_top_nofec_timing_summary_routed.rpt -pb gth_loopback_top_nofec_timing_summary_routed.pb -rpx gth_loopback_top_nofec_timing_summary_routed.rpx -warn_on_violation
| Design            : gth_loopback_top_nofec
| Device            : xczu15eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                489         
LUTAR-1    Warning           LUT drives async reset alert               7           
TIMING-26  Warning           Missing clock on gigabit transceiver (GT)  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (489)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1090)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (489)
--------------------------
 There are 489 register/latch pins with no clock driven by root clock pin: mgtrefclk0_x1y1_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1090)
---------------------------------------------------
 There are 1090 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.440        0.000                      0                 3547        0.012        0.000                      0                 3531        0.750        0.000                       0                  2179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_sys                                                                               {0.000 32.000}       64.000          15.625          
  clk_out2_clk_wiz_sys                                                                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.639        0.000                      0                  992        0.032        0.000                      0                  992       24.468        0.000                       0                   479  
sys_clk_p                                                                                                                                                                                                                                              0.750        0.000                       0                     1  
  clk_out1_clk_wiz_sys                                                                                    62.458        0.000                      0                  315        0.035        0.000                      0                  315       31.725        0.000                       0                   202  
  clk_out2_clk_wiz_sys                                                                                     7.500        0.000                      0                 2013        0.012        0.000                      0                 2013        4.468        0.000                       0                  1497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_sys                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.540        0.000                      0                    8                                                                        
clk_out2_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                       0.440        0.000                      0                    3        0.113        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out2_clk_wiz_sys                                                                                      49.612        0.000                      0                    8                                                                        
clk_out1_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                       0.556        0.000                      0                    1        0.144        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                      63.172        0.000                      0                    2        0.246        0.000                      0                    2  
**async_default**                                                                                    clk_out2_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                       8.914        0.000                      0                  105        0.112        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.417        0.000                      0                  100        0.120        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                                                                                                                                    clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                 clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                 clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out1_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                               clk_out2_clk_wiz_sys                                                                                                                                                                                      
(none)                                                                                                                                                                                                    clk_out1_clk_wiz_sys                                                                                 
(none)                                                                                                                                                                                                    clk_out2_clk_wiz_sys                                                                                 
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.267ns (11.570%)  route 2.041ns (88.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.798ns (routing 0.937ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.798     7.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y97        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.897 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.685     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X104Y98        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     8.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_2/O
                         net (fo=1, routed)           0.302     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_2_n_0
    SLICE_X104Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     9.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.054    10.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 14.639    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.412ns  (logic 5.247ns (81.827%)  route 1.165ns (18.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 52.347 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.981ns (routing 0.517ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.569    30.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y97        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061    30.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.268    30.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y97        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.034    31.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.216    31.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y96        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.112    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981    52.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.347    
                         clock uncertainty           -0.235    52.111    
    SLICE_X106Y96        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.044    52.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.067    
                         arrival time                         -31.412    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.412ns  (logic 5.247ns (81.827%)  route 1.165ns (18.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 52.347 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.981ns (routing 0.517ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.569    30.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y97        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061    30.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.268    30.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y97        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.034    31.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.216    31.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y96        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.112    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981    52.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.347    
                         clock uncertainty           -0.235    52.111    
    SLICE_X106Y96        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.044    52.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.067    
                         arrival time                         -31.412    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.412ns  (logic 5.247ns (81.827%)  route 1.165ns (18.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 52.347 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.981ns (routing 0.517ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.569    30.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y97        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061    30.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.268    30.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y97        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.034    31.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.216    31.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y96        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.112    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981    52.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.347    
                         clock uncertainty           -0.235    52.111    
    SLICE_X106Y96        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.044    52.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.067    
                         arrival time                         -31.412    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.412ns  (logic 5.247ns (81.827%)  route 1.165ns (18.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 52.347 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.981ns (routing 0.517ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.569    30.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y97        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061    30.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.268    30.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y97        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.034    31.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.216    31.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y96        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.112    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981    52.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.347    
                         clock uncertainty           -0.235    52.111    
    SLICE_X106Y96        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.044    52.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.067    
                         arrival time                         -31.412    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.412ns  (logic 5.247ns (81.827%)  route 1.165ns (18.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 52.347 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.981ns (routing 0.517ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.569    30.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y97        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061    30.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.268    30.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y97        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.034    31.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.216    31.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y96        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.112    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981    52.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.347    
                         clock uncertainty           -0.235    52.111    
    SLICE_X106Y96        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.044    52.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.067    
                         arrival time                         -31.412    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.412ns  (logic 5.247ns (81.827%)  route 1.165ns (18.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 52.347 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.981ns (routing 0.517ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.569    30.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y97        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061    30.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.268    30.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X106Y97        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.034    31.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.216    31.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X108Y96        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.052    31.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.112    31.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981    52.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.347    
                         clock uncertainty           -0.235    52.111    
    SLICE_X106Y96        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.044    52.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.067    
                         arrival time                         -31.412    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.345ns  (logic 5.177ns (81.594%)  route 1.168ns (18.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 52.372 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.006ns (routing 0.517ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.773    30.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y96        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.077    30.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.395    31.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.006    52.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
                         clock pessimism              0.000    52.372    
                         clock uncertainty           -0.235    52.136    
    SLICE_X102Y97        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.025    52.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]
  -------------------------------------------------------------------
                         required time                         52.111    
                         arrival time                         -31.345    
  -------------------------------------------------------------------
                         slack                                 20.766    

Slack (MET) :             20.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.345ns  (logic 5.177ns (81.594%)  route 1.168ns (18.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 52.372 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.006ns (routing 0.517ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.773    30.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y96        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.077    30.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.395    31.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.006    52.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
                         clock pessimism              0.000    52.372    
                         clock uncertainty           -0.235    52.136    
    SLICE_X102Y97        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.025    52.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]
  -------------------------------------------------------------------
                         required time                         52.111    
                         arrival time                         -31.345    
  -------------------------------------------------------------------
                         slack                                 20.766    

Slack (MET) :             20.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.345ns  (logic 5.177ns (81.594%)  route 1.168ns (18.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 52.372 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.006ns (routing 0.517ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.773    30.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X100Y96        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.077    30.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.395    31.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884    51.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.006    52.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
                         clock pessimism              0.000    52.372    
                         clock uncertainty           -0.235    52.136    
    SLICE_X102Y97        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.024    52.112    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]
  -------------------------------------------------------------------
                         required time                         52.112    
                         arrival time                         -31.345    
  -------------------------------------------------------------------
                         slack                                 20.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.617ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    4.260ns
  Clock Net Delay (Source):      0.986ns (routing 0.517ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.577ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.986     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X108Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.046     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[5]
    SLICE_X108Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.118     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X108Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -4.260     2.358    
    SLICE_X108Y103       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.745%)  route 0.088ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.843ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    4.578ns
  Clock Net Delay (Source):      1.596ns (routing 0.850ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.937ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.596     3.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y96        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/Q
                         net (fo=2, routed)           0.088     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]
    SLICE_X100Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.823     7.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                         clock pessimism             -4.578     3.265    
    SLICE_X100Y95        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.141%)  route 0.127ns (67.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.828ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    4.577ns
  Clock Net Delay (Source):      1.573ns (routing 0.850ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.937ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.573     3.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.127     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.577     3.251    
    SLICE_X107Y103       RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y92    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X107Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y0  u_clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack       62.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.458ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.374ns (30.891%)  route 0.837ns (69.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 67.320 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.700ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.426     4.240    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.589    67.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/C
                         clock pessimism             -0.473    66.847    
                         clock uncertainty           -0.089    66.758    
    SLICE_X112Y179       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    66.698    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         66.698    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 62.458    

Slack (MET) :             62.458ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.374ns (30.891%)  route 0.837ns (69.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 67.320 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.700ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.426     4.240    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.589    67.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/C
                         clock pessimism             -0.473    66.847    
                         clock uncertainty           -0.089    66.758    
    SLICE_X112Y179       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    66.698    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         66.698    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 62.458    

Slack (MET) :             62.458ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.374ns (30.891%)  route 0.837ns (69.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 67.320 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.700ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.426     4.240    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.589    67.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
                         clock pessimism             -0.473    66.847    
                         clock uncertainty           -0.089    66.758    
    SLICE_X112Y179       FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    66.698    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         66.698    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 62.458    

Slack (MET) :             62.458ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.374ns (30.891%)  route 0.837ns (69.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 67.320 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.700ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.426     4.240    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.589    67.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                         clock pessimism             -0.473    66.847    
                         clock uncertainty           -0.089    66.758    
    SLICE_X112Y179       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    66.698    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         66.698    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                 62.458    

Slack (MET) :             62.491ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.374ns (31.814%)  route 0.802ns (68.186%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 67.318 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.700ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.391     4.205    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.587    67.318    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]/C
                         clock pessimism             -0.473    66.845    
                         clock uncertainty           -0.089    66.756    
    SLICE_X112Y179       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    66.696    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         66.696    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                 62.491    

Slack (MET) :             62.491ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.374ns (31.814%)  route 0.802ns (68.186%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 67.318 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.700ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.391     4.205    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.587    67.318    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]/C
                         clock pessimism             -0.473    66.845    
                         clock uncertainty           -0.089    66.756    
    SLICE_X112Y179       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    66.696    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         66.696    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                 62.491    

Slack (MET) :             62.491ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.374ns (31.814%)  route 0.802ns (68.186%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 67.318 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.700ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.391     4.205    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.587    67.318    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                         clock pessimism             -0.473    66.845    
                         clock uncertainty           -0.089    66.756    
    SLICE_X112Y179       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    66.696    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         66.696    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                 62.491    

Slack (MET) :             62.491ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.374ns (31.814%)  route 0.802ns (68.186%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 67.318 - 64.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.770ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.700ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y180       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.108 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]/Q
                         net (fo=3, routed)           0.222     3.330    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]
    SLICE_X113Y181       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.480 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5/O
                         net (fo=1, routed)           0.189     3.669    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.814 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.391     4.205    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.587    67.318    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]/C
                         clock pessimism             -0.473    66.845    
                         clock uncertainty           -0.089    66.756    
    SLICE_X112Y179       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    66.696    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         66.696    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                 62.491    

Slack (MET) :             62.507ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.327ns (26.407%)  route 0.911ns (73.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 67.303 - 64.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.770ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.700ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.797     2.985    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y179       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.066 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/Q
                         net (fo=18, routed)          0.485     3.551    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/Q[1]
    SLICE_X113Y178       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.673 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_7/O
                         net (fo=1, routed)           0.138     3.811    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_3
    SLICE_X114Y178       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     3.935 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.288     4.223    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.572    67.303    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism             -0.424    66.879    
                         clock uncertainty           -0.089    66.791    
    SLICE_X115Y179       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    66.731    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         66.731    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                 62.507    

Slack (MET) :             62.560ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.204ns (16.965%)  route 0.998ns (83.035%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 67.368 - 64.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.770ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.700ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.795     2.983    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y179       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.062 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=3, routed)           0.366     3.428    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X113Y181       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.516 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.326     3.842    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X113Y181       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     3.879 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.306     4.186    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.637    67.368    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]/C
                         clock pessimism             -0.473    66.895    
                         clock uncertainty           -0.089    66.806    
    SLICE_X112Y180       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    66.746    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]
  -------------------------------------------------------------------
                         required time                         66.746    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 62.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.592%)  route 0.132ns (47.408%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Net Delay (Source):      1.589ns (routing 0.700ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.770ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.589     3.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.379 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/Q
                         net (fo=3, routed)           0.119     3.497    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]
    SLICE_X112Y179       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.056     3.553 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.004     3.557    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0
    SLICE_X112Y180       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     3.588 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.009     3.597    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]/C
                         clock pessimism              0.473     3.502    
    SLICE_X112Y180       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.562    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.152ns (53.406%)  route 0.133ns (46.594%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Net Delay (Source):      1.589ns (routing 0.700ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.770ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.589     3.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.379 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/Q
                         net (fo=3, routed)           0.119     3.497    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]
    SLICE_X112Y179       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.056     3.553 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.004     3.557    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0
    SLICE_X112Y180       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.037     3.594 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.010     3.604    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.841     3.029    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
                         clock pessimism              0.473     3.502    
    SLICE_X112Y180       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.562    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.091ns (57.459%)  route 0.067ns (42.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Net Delay (Source):      1.585ns (routing 0.700ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.770ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.585     3.316    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.375 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/Q
                         net (fo=10, routed)          0.058     3.433    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[2]
    SLICE_X114Y177       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     3.465 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1/O
                         net (fo=1, routed)           0.009     3.474    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                         clock pessimism              0.374     3.370    
    SLICE_X114Y177       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.432    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.091ns (57.098%)  route 0.068ns (42.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Net Delay (Source):      1.585ns (routing 0.700ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.770ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.585     3.316    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.375 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/Q
                         net (fo=10, routed)          0.059     3.434    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[2]
    SLICE_X114Y177       LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.032     3.466 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1/O
                         net (fo=1, routed)           0.009     3.475    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1_n_0
    SLICE_X114Y177       FDSE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDSE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/C
                         clock pessimism              0.374     3.370    
    SLICE_X114Y177       FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.432    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.683%)  route 0.038ns (39.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.475ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=10, routed)          0.032     2.028    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X114Y176       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     2.048 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1/O
                         net (fo=1, routed)           0.006     2.054    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[0]
    SLICE_X114Y176       FDSE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.116     1.738    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDSE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism              0.224     1.963    
    SLICE_X114Y176       FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.010    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.683%)  route 0.038ns (39.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.475ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=10, routed)          0.032     2.028    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X114Y176       LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.048 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2/O
                         net (fo=1, routed)           0.006     2.054    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[2]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.116     1.738    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism              0.224     1.963    
    SLICE_X114Y176       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.010    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.840%)  route 0.031ns (30.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.016ns (routing 0.424ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.475ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.016     1.985    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y184       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.024 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.025     2.049    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]
    SLICE_X112Y184       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.082 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     2.088    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[9]
    SLICE_X112Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.150     1.773    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.219     1.991    
    SLICE_X112Y184       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.038    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.090ns (46.006%)  route 0.106ns (53.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.596ns (routing 0.700ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.770ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.596     3.327    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y178       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y178       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.385 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.097     3.482    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_rx_pll_and_datapath_dly
    SLICE_X114Y179       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     3.514 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[1]_i_1/O
                         net (fo=1, routed)           0.009     3.523    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx__0[1]
    SLICE_X114Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.797     2.985    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.424     3.409    
    SLICE_X114Y179       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.471    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.011ns (routing 0.424ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.475ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.011     1.980    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y186       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.019 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=2, routed)           0.027     2.045    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int
    SLICE_X114Y186       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     2.068 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1/O
                         net (fo=1, routed)           0.015     2.083    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.143     1.765    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                         clock pessimism              0.220     1.986    
    SLICE_X114Y186       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.032    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.060ns (57.282%)  route 0.045ns (42.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.018ns (routing 0.424ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.475ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.018     1.987    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y184       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.026 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=14, routed)          0.038     2.063    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/Q[0]
    SLICE_X114Y184       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     2.084 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1/O
                         net (fo=1, routed)           0.007     2.091    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx__0[1]
    SLICE_X114Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.153     1.775    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.218     1.993    
    SLICE_X114Y184       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.040    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_sys
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         64.000      62.710     BUFGCE_X0Y23    u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         64.000      62.929     MMCM_X0Y0       u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X109Y116  loopback_fr1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X109Y116  loopback_fr1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X109Y116  loopback_fr1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X109Y116  loopback_fr2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X109Y116  loopback_fr2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         64.000      63.450     SLICE_X109Y116  loopback_fr2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         64.000      63.450     SLICE_X114Y175  u_gth_raw/rx_active_reg_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         64.000      63.450     SLICE_X114Y174  u_gth_raw/tx_active_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         32.000      31.725     SLICE_X109Y116  loopback_fr2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.391ns (17.020%)  route 1.906ns (82.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 13.023 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.513ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.825     4.904    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.287    13.023    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[55]/C
                         clock pessimism             -0.492    12.531    
                         clock uncertainty           -0.066    12.465    
    SLICE_X111Y135       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    12.404    bits_frame_reg[55]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.391ns (17.020%)  route 1.906ns (82.980%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 13.023 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.513ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.825     4.904    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.287    13.023    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[58]/C
                         clock pessimism             -0.492    12.531    
                         clock uncertainty           -0.066    12.465    
    SLICE_X111Y135       FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    12.404    bits_frame_reg[58]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.391ns (17.042%)  route 1.903ns (82.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.513ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.822     4.901    u_uart_rx_n_3
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.283    13.019    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[48]/C
                         clock pessimism             -0.492    12.527    
                         clock uncertainty           -0.066    12.461    
    SLICE_X112Y135       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    12.401    bits_frame_reg[48]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.391ns (17.042%)  route 1.903ns (82.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.513ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.822     4.901    u_uart_rx_n_3
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.283    13.019    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[49]/C
                         clock pessimism             -0.492    12.527    
                         clock uncertainty           -0.066    12.461    
    SLICE_X112Y135       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    12.401    bits_frame_reg[49]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.391ns (17.042%)  route 1.903ns (82.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.513ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.822     4.901    u_uart_rx_n_3
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.283    13.019    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[56]/C
                         clock pessimism             -0.492    12.527    
                         clock uncertainty           -0.066    12.461    
    SLICE_X112Y135       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    12.401    bits_frame_reg[56]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            err_frame_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.391ns (17.178%)  route 1.885ns (82.822%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 12.979 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.513ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.804     4.883    u_uart_rx_n_3
    SLICE_X108Y117       FDRE                                         r  err_frame_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.243    12.979    core_clk
    SLICE_X108Y117       FDRE                                         r  err_frame_reg[32]/C
                         clock pessimism             -0.457    12.522    
                         clock uncertainty           -0.066    12.456    
    SLICE_X108Y117       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    12.395    err_frame_reg[32]
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.391ns (17.274%)  route 1.873ns (82.726%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.513ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.792     4.871    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.288    13.024    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[54]/C
                         clock pessimism             -0.492    12.532    
                         clock uncertainty           -0.066    12.466    
    SLICE_X111Y135       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    12.406    bits_frame_reg[54]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.391ns (17.274%)  route 1.873ns (82.726%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.513ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.792     4.871    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.288    13.024    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[57]/C
                         clock pessimism             -0.492    12.532    
                         clock uncertainty           -0.066    12.466    
    SLICE_X111Y135       FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    12.406    bits_frame_reg[57]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.391ns (17.274%)  route 1.873ns (82.726%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.513ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.792     4.871    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.288    13.024    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[59]/C
                         clock pessimism             -0.492    12.532    
                         clock uncertainty           -0.066    12.466    
    SLICE_X111Y135       FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    12.406    bits_frame_reg[59]
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            err_frame_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.391ns (17.532%)  route 1.839ns (82.468%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 12.975 - 10.000 ) 
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.564ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.513ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.414     2.607    u_uart_rx/clk_out2
    SLICE_X114Y106       FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.686 f  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.280     2.967    u_uart_rx/rx_byte[1]
    SLICE_X113Y108       LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.109     3.076 r  u_uart_rx/FSM_sequential_fsm_state[2]_i_8/O
                         net (fo=1, routed)           0.154     3.230    u_uart_rx/FSM_sequential_fsm_state[2]_i_8_n_0
    SLICE_X113Y108       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     3.281 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_5/O
                         net (fo=2, routed)           0.266     3.547    u_uart_rx/uart_clr_cmd2
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.646 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.026    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.079 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.758     4.837    u_uart_rx_n_3
    SLICE_X109Y119       FDRE                                         r  err_frame_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.239    12.975    core_clk
    SLICE_X109Y119       FDRE                                         r  err_frame_reg[16]/C
                         clock pessimism             -0.457    12.518    
                         clock uncertainty           -0.066    12.452    
    SLICE_X109Y119       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    12.392    err_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  7.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 uart_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/tx_data_latch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Net Delay (Source):      1.284ns (routing 0.513ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.564ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.284     3.020    core_clk
    SLICE_X113Y128       FDRE                                         r  uart_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.078 r  uart_tx_data_reg[4]/Q
                         net (fo=1, routed)           0.117     3.195    u_uart_tx/tx_data_latch_reg[6]_0[4]
    SLICE_X112Y127       FDCE                                         r  u_uart_tx/tx_data_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.477     2.670    u_uart_tx/clk_out2
    SLICE_X112Y127       FDCE                                         r  u_uart_tx/tx_data_latch_reg[4]/C
                         clock pessimism              0.453     3.123    
    SLICE_X112Y127       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.183    u_uart_tx/tx_data_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 bits_l2_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_snap_core_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Net Delay (Source):      1.274ns (routing 0.513ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.564ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.274     3.010    core_clk
    SLICE_X112Y134       FDRE                                         r  bits_l2_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.069 r  bits_l2_reg[49]/Q
                         net (fo=1, routed)           0.068     3.137    bits_l2[49]
    SLICE_X112Y135       FDRE                                         r  bits_snap_core_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.467     2.660    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_snap_core_reg[49]/C
                         clock pessimism              0.402     3.062    
    SLICE_X112Y135       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.124    bits_snap_core_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.095ns (53.073%)  route 0.084ns (46.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      1.240ns (routing 0.513ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.564ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.240     2.976    <hidden>
    SLICE_X110Y111       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.036 r  <hidden>
                         net (fo=1, routed)           0.062     3.098    <hidden>
    SLICE_X109Y111       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     3.133 r  <hidden>
                         net (fo=1, routed)           0.022     3.155    <hidden>
    SLICE_X109Y111       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.428     2.621    <hidden>
    SLICE_X109Y111       FDRE                                         r  <hidden>
                         clock pessimism              0.457     3.078    
    SLICE_X109Y111       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.138    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bits_l2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_snap_core_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Net Delay (Source):      1.274ns (routing 0.513ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.564ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.274     3.010    core_clk
    SLICE_X112Y134       FDRE                                         r  bits_l2_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.069 r  bits_l2_reg[45]/Q
                         net (fo=1, routed)           0.072     3.141    bits_l2[45]
    SLICE_X112Y133       FDRE                                         r  bits_snap_core_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.463     2.656    core_clk
    SLICE_X112Y133       FDRE                                         r  bits_snap_core_reg[45]/C
                         clock pessimism              0.402     3.057    
    SLICE_X112Y133       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.117    bits_snap_core_reg[45]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ber_sync1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ber_sync2_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.057ns (40.714%)  route 0.083ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.238ns (routing 0.513ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.564ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.238     2.974    core_clk
    SLICE_X108Y114       FDSE                                         r  ber_sync1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y114       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.031 r  ber_sync1_reg[20]/Q
                         net (fo=1, routed)           0.083     3.114    ber_sync1[20]
    SLICE_X108Y112       FDSE                                         r  ber_sync2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.427     2.620    core_clk
    SLICE_X108Y112       FDSE                                         r  ber_sync2_reg[20]/C
                         clock pessimism              0.407     3.027    
    SLICE_X108Y112       FDSE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.089    ber_sync2_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ber_sync2_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.059ns (43.066%)  route 0.078ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.247ns (routing 0.513ns, distribution 0.734ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.564ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.247     2.983    core_clk
    SLICE_X109Y111       FDSE                                         r  ber_sync2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.042 r  ber_sync2_reg[17]/Q
                         net (fo=1, routed)           0.078     3.120    <hidden>
    SLICE_X109Y110       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.433     2.626    <hidden>
    SLICE_X109Y110       FDRE                                         r  <hidden>
                         clock pessimism              0.407     3.033    
    SLICE_X109Y110       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.093    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ber_sync2_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      1.239ns (routing 0.513ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.564ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.239     2.975    core_clk
    SLICE_X110Y111       FDSE                                         r  ber_sync2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.035 r  ber_sync2_reg[22]/Q
                         net (fo=1, routed)           0.138     3.173    <hidden>
    SLICE_X109Y110       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.433     2.626    <hidden>
    SLICE_X109Y110       FDRE                                         r  <hidden>
                         clock pessimism              0.457     3.083    
    SLICE_X109Y110       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bits_snap_core_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bits_frame_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      0.812ns (routing 0.312ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.348ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.812     1.784    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_snap_core_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y135       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.823 r  bits_snap_core_reg[57]/Q
                         net (fo=1, routed)           0.042     1.865    bits_snap_core[57]
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.926     1.552    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[57]/C
                         clock pessimism              0.238     1.790    
    SLICE_X111Y135       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.837    bits_frame_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 err_l1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            err_l2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.225ns (routing 0.513ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.564ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.225     2.961    core_clk
    SLICE_X115Y118       FDRE                                         r  err_l1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.021 r  err_l1_reg[4]/Q
                         net (fo=1, routed)           0.070     3.091    err_l1[4]
    SLICE_X115Y117       FDRE                                         r  err_l2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.399     2.592    core_clk
    SLICE_X115Y117       FDRE                                         r  err_l2_reg[4]/C
                         clock pessimism              0.407     3.000    
    SLICE_X115Y117       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.062    err_l2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 err_l1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            err_l2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.107%)  route 0.100ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Net Delay (Source):      1.274ns (routing 0.513ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.564ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.274     3.010    core_clk
    SLICE_X115Y120       FDRE                                         r  err_l1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y120       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.069 r  err_l1_reg[28]/Q
                         net (fo=1, routed)           0.100     3.169    err_l1[28]
    SLICE_X115Y119       FDRE                                         r  err_l2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.394     2.587    core_clk
    SLICE_X115Y119       FDRE                                         r  err_l2_reg[28]/C
                         clock pessimism              0.492     3.079    
    SLICE_X115Y119       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.139    err_l2_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y22    u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCM_X0Y0       u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X111Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.540ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.485ns  (logic 0.078ns (16.082%)  route 0.407ns (83.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X113Y100       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.407     0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y101       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.347ns  (logic 0.076ns (21.902%)  route 0.271ns (78.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X107Y99        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.271     0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X107Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y99        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.316ns  (logic 0.079ns (25.000%)  route 0.237ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X108Y99        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.237     0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X108Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y99        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.311ns  (logic 0.076ns (24.437%)  route 0.235ns (75.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X108Y99        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.235     0.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X108Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y99        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.292ns  (logic 0.077ns (26.370%)  route 0.215ns (73.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X113Y100       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.215     0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y100       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  9.733    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X113Y100       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.207     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y100       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.279ns  (logic 0.080ns (28.674%)  route 0.199ns (71.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X113Y100       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.199     0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y101       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  9.746    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.236ns  (logic 0.080ns (33.898%)  route 0.156ns (66.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X107Y102       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.156     0.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X106Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y102       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  9.789    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_sys rise@192.000ns - clk_out2_clk_wiz_sys rise@190.000ns)
  Data Path Delay:        1.535ns  (logic 0.078ns (5.081%)  route 1.457ns (94.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 195.341 - 192.000 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 192.605 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.412ns (routing 0.564ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.700ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    190.000   190.000 r  
    AL8                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   190.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   190.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   190.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   190.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   191.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   190.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   191.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   191.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.412   192.605    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   192.683 r  <hidden>
                         net (fo=1, routed)           1.457   194.140    loop_backmode[0]
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    192.000   192.000 r  
    AL8                                               0.000   192.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   192.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   192.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   192.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   192.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   192.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   193.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215   193.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   193.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.610   195.341    freerun_clk
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[0]/C
                         clock pessimism             -0.577   194.764    
                         clock uncertainty           -0.209   194.555    
    SLICE_X109Y116       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   194.580    loopback_fr1_reg[0]
  -------------------------------------------------------------------
                         required time                        194.580    
                         arrival time                        -194.140    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_sys rise@192.000ns - clk_out2_clk_wiz_sys rise@190.000ns)
  Data Path Delay:        1.528ns  (logic 0.079ns (5.170%)  route 1.449ns (94.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 195.341 - 192.000 ) 
    Source Clock Delay      (SCD):    2.604ns = ( 192.604 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.411ns (routing 0.564ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.700ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    190.000   190.000 r  
    AL8                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   190.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   190.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   190.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   190.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   191.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   190.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   191.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   191.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.411   192.604    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079   192.683 r  <hidden>
                         net (fo=1, routed)           1.449   194.132    loop_backmode[1]
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    192.000   192.000 r  
    AL8                                               0.000   192.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   192.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   192.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   192.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   192.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   192.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   193.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215   193.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   193.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.610   195.341    freerun_clk
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[1]/C
                         clock pessimism             -0.577   194.764    
                         clock uncertainty           -0.209   194.555    
    SLICE_X109Y116       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   194.580    loopback_fr1_reg[1]
  -------------------------------------------------------------------
                         required time                        194.580    
                         arrival time                        -194.132    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_sys rise@192.000ns - clk_out2_clk_wiz_sys rise@190.000ns)
  Data Path Delay:        1.507ns  (logic 0.079ns (5.242%)  route 1.428ns (94.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 195.341 - 192.000 ) 
    Source Clock Delay      (SCD):    2.604ns = ( 192.604 - 190.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.411ns (routing 0.564ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.700ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    190.000   190.000 r  
    AL8                                               0.000   190.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   190.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   190.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   190.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   190.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   191.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   190.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   191.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   191.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.411   192.604    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079   192.683 r  <hidden>
                         net (fo=1, routed)           1.428   194.111    loop_backmode[2]
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    192.000   192.000 r  
    AL8                                               0.000   192.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   192.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   192.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   192.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   192.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   192.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   193.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215   193.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   193.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.610   195.341    freerun_clk
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[2]/C
                         clock pessimism             -0.577   194.764    
                         clock uncertainty           -0.209   194.555    
    SLICE_X109Y116       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   194.580    loopback_fr1_reg[2]
  -------------------------------------------------------------------
                         required time                        194.580    
                         arrival time                        -194.111    
  -------------------------------------------------------------------
                         slack                                  0.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.040ns (5.348%)  route 0.708ns (94.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.782ns (routing 0.312ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.475ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.782     1.754    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.794 r  <hidden>
                         net (fo=1, routed)           0.708     2.502    loop_backmode[1]
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.142     1.764    freerun_clk
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[1]/C
                         clock pessimism              0.369     2.133    
                         clock uncertainty            0.209     2.342    
    SLICE_X109Y116       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.389    loopback_fr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.039ns (5.186%)  route 0.713ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.782ns (routing 0.312ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.475ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.782     1.754    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.793 r  <hidden>
                         net (fo=1, routed)           0.713     2.506    loop_backmode[2]
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.142     1.764    freerun_clk
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[2]/C
                         clock pessimism              0.369     2.133    
                         clock uncertainty            0.209     2.342    
    SLICE_X109Y116       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.388    loopback_fr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            loopback_fr1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             clk_out1_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.039ns (5.058%)  route 0.732ns (94.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.783ns (routing 0.312ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.475ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.783     1.755    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.794 r  <hidden>
                         net (fo=1, routed)           0.732     2.526    loop_backmode[0]
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.142     1.764    freerun_clk
    SLICE_X109Y116       FDRE                                         r  loopback_fr1_reg[0]/C
                         clock pessimism              0.369     2.133    
                         clock uncertainty            0.209     2.342    
    SLICE_X109Y116       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.388    loopback_fr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack       49.612ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.413ns  (logic 0.079ns (19.128%)  route 0.334ns (80.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X106Y102       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.334     0.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X108Y102       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                 49.612    

Slack (MET) :             49.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X106Y102       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.333     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X108Y102       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                 49.613    

Slack (MET) :             49.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.363ns  (logic 0.080ns (22.039%)  route 0.283ns (77.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X106Y102       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.283     0.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X108Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X108Y102       FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                 49.662    

Slack (MET) :             49.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X107Y101       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.275     0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X107Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X107Y101       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                 49.672    

Slack (MET) :             49.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y101                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X114Y101       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.265     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X113Y100       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 49.681    

Slack (MET) :             49.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.329ns  (logic 0.076ns (23.100%)  route 0.253ns (76.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X113Y100       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.253     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X114Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X114Y99        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 49.696    

Slack (MET) :             49.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.369%)  route 0.202ns (71.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y101                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X114Y101       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.202     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X114Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X114Y99        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 49.743    

Slack (MET) :             49.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.241ns  (logic 0.079ns (32.780%)  route 0.162ns (67.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y101                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X114Y101       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.162     0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X114Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X114Y99        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 49.784    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cdr_stable_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_sys rise@130.000ns - clk_out1_clk_wiz_sys rise@128.000ns)
  Data Path Delay:        0.733ns  (logic 0.077ns (10.504%)  route 0.656ns (89.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 133.015 - 130.000 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 130.965 - 128.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.513ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                    128.000   128.000 r  
    AL8                                               0.000   128.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100   128.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495   128.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   128.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   128.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397   129.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   128.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   129.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   129.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777   130.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   131.042 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.656   131.698    cdr_stable
    SLICE_X116Y126       FDRE                                         r  cdr_stable_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                    130.000   130.000 r  
    AL8                                               0.000   130.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079   130.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399   130.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   130.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   130.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344   130.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.279   133.015    core_clk
    SLICE_X116Y126       FDRE                                         r  cdr_stable_c1_reg/C
                         clock pessimism             -0.577   132.438    
                         clock uncertainty           -0.209   132.229    
    SLICE_X116Y126       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025   132.254    cdr_stable_c1_reg
  -------------------------------------------------------------------
                         required time                        132.254    
                         arrival time                        -131.698    
  -------------------------------------------------------------------
                         slack                                  0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cdr_stable_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.038ns (10.594%)  route 0.321ns (89.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.982ns (routing 0.424ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.348ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.982     1.951    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.989 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.321     2.310    cdr_stable
    SLICE_X116Y126       FDRE                                         r  cdr_stable_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.915     1.541    core_clk
    SLICE_X116Y126       FDRE                                         r  cdr_stable_c1_reg/C
                         clock pessimism              0.369     1.910    
                         clock uncertainty            0.209     2.119    
    SLICE_X116Y126       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.166    cdr_stable_c1_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack       63.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.172ns  (required time - arrival time)
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_active_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.080ns (12.324%)  route 0.569ns (87.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 67.309 - 64.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.770ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.700ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.772     2.960    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y168       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.040 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.569     3.609    u_gth_raw/gth_reset_sync
    SLICE_X114Y175       FDCE                                         f  u_gth_raw/rx_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.578    67.309    u_gth_raw/CLK
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
                         clock pessimism             -0.373    66.936    
                         clock uncertainty           -0.089    66.847    
    SLICE_X114Y175       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    66.781    u_gth_raw/rx_active_reg_reg
  -------------------------------------------------------------------
                         required time                         66.781    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                 63.172    

Slack (MET) :             63.281ns  (required time - arrival time)
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_active_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            64.000ns  (clk_out1_clk_wiz_sys rise@64.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.080ns (14.641%)  route 0.466ns (85.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 67.316 - 64.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.770ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.700ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.772     2.960    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y168       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.040 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.466     3.507    u_gth_raw/gth_reset_sync
    SLICE_X114Y174       FDCE                                         f  u_gth_raw/tx_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                     64.000    64.000 r  
    AL8                                               0.000    64.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    64.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    64.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    64.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    64.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    64.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    65.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    65.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    65.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.585    67.316    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
                         clock pessimism             -0.373    66.943    
                         clock uncertainty           -0.089    66.854    
    SLICE_X114Y174       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    66.788    u_gth_raw/tx_active_reg_reg
  -------------------------------------------------------------------
                         required time                         66.788    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                 63.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.040ns (15.810%)  route 0.213ns (84.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.475ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y168       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.988 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.213     2.201    u_gth_raw/gth_reset_sync
    SLICE_X114Y174       FDCE                                         f  u_gth_raw/tx_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.116     1.738    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
                         clock pessimism              0.237     1.976    
    SLICE_X114Y174       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.956    u_gth_raw/tx_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_sys rise@0.000ns - clk_out1_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.040ns (14.015%)  route 0.245ns (85.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.475ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y168       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.988 f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/Q
                         net (fo=23, routed)          0.245     2.234    u_gth_raw/gth_reset_sync
    SLICE_X114Y175       FDCE                                         f  u_gth_raw/rx_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.108     1.730    u_gth_raw/CLK
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
                         clock pessimism              0.237     1.967    
    SLICE_X114Y175       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.947    u_gth_raw/rx_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Setup :            0  Failing Endpoints,  Worst Slack        8.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.079ns (9.298%)  route 0.771ns (90.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.513ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.771     3.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y93        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.218    12.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.457    12.497    
                         clock uncertainty           -0.066    12.431    
    SLICE_X110Y93        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.079ns (9.298%)  route 0.771ns (90.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.513ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.771     3.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y93        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.218    12.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y93        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.457    12.497    
                         clock uncertainty           -0.066    12.431    
    SLICE_X110Y93        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.079ns (10.416%)  route 0.679ns (89.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.513ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.679     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.230    12.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.457    12.510    
                         clock uncertainty           -0.066    12.443    
    SLICE_X111Y95        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.079ns (10.416%)  route 0.679ns (89.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.513ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.679     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.230    12.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.457    12.510    
                         clock uncertainty           -0.066    12.443    
    SLICE_X111Y95        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.079ns (10.416%)  route 0.679ns (89.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.513ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.679     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.230    12.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.457    12.510    
                         clock uncertainty           -0.066    12.443    
    SLICE_X111Y95        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    12.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.079ns (10.416%)  route 0.679ns (89.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 12.966 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.513ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.679     3.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.230    12.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.457    12.510    
                         clock uncertainty           -0.066    12.443    
    SLICE_X111Y95        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    12.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.079ns (10.583%)  route 0.667ns (89.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.513ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.667     3.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.224    12.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.457    12.504    
                         clock uncertainty           -0.066    12.437    
    SLICE_X112Y95        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.079ns (10.583%)  route 0.667ns (89.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.513ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.667     3.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.224    12.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.457    12.504    
                         clock uncertainty           -0.066    12.437    
    SLICE_X112Y95        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.079ns (10.583%)  route 0.667ns (89.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.513ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.667     3.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y95        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.224    12.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y95        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.457    12.504    
                         clock uncertainty           -0.066    12.437    
    SLICE_X112Y95        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066    12.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -3.348    
  -------------------------------------------------------------------
                         slack                                  9.023    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_sys rise@10.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.079ns (10.598%)  route 0.666ns (89.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.513ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.666     3.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                     10.000    10.000 r  
    AL8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399    10.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.226    12.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.457    12.506    
                         clock uncertainty           -0.066    12.439    
    SLICE_X112Y95        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  9.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.287     1.796    
    SLICE_X112Y99        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.348ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.879     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.287     1.792    
    SLICE_X112Y99        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_sys rise@0.000ns - clk_out2_clk_wiz_sys rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.939%)  route 0.114ns (74.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.762ns (routing 0.312ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.348ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.762     1.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.774 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X112Y99        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.879     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y99        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.287     1.792    
    SLICE_X112Y99        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.361ns (26.286%)  route 1.012ns (73.714%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 53.185 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.850ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.451     9.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.569    53.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.526    57.711    
                         clock uncertainty           -0.035    57.675    
    SLICE_X107Y97        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    57.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.609    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 48.417    

Slack (MET) :             48.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.361ns (26.286%)  route 1.012ns (73.714%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 53.185 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.850ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.451     9.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.569    53.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.526    57.711    
                         clock uncertainty           -0.035    57.675    
    SLICE_X107Y97        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    57.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.609    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 48.417    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    

Slack (MET) :             48.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.361ns (26.344%)  route 1.009ns (73.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 53.184 - 50.000 ) 
    Source Clock Delay      (SCD):    7.819ns
    Clock Pessimism Removal (CPR):    4.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.937ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.850ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.799     7.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.898 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.229     8.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X103Y98        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     8.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.333     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X105Y97        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     8.742 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.448     9.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127    51.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568    53.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.526    57.710    
                         clock uncertainty           -0.035    57.674    
    SLICE_X107Y97        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    57.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.608    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 48.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.577%)  route 0.076ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.251ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X113Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.251     2.359    
    SLICE_X113Y100       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.577%)  route 0.076ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.251ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X113Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.251     2.359    
    SLICE_X113Y100       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.577%)  route 0.076ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.251ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X113Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.251     2.359    
    SLICE_X113Y100       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.577%)  route 0.076ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.251ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X113Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.251     2.359    
    SLICE_X113Y100       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.577%)  route 0.076ns (65.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.251ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.076     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X113Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.251     2.359    
    SLICE_X113Y100       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.887%)  route 0.112ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.615ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    4.216ns
  Clock Net Delay (Source):      0.987ns (routing 0.517ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.577ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.987     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.112     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X107Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.116     6.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -4.216     2.399    
    SLICE_X107Y100       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.887%)  route 0.112ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.615ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    4.216ns
  Clock Net Delay (Source):      0.987ns (routing 0.517ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.577ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.987     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.112     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X107Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.116     6.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -4.216     2.399    
    SLICE_X107Y100       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.887%)  route 0.112ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.615ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    4.216ns
  Clock Net Delay (Source):      0.987ns (routing 0.517ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.577ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.987     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.392 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.112     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X107Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.116     6.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -4.216     2.399    
    SLICE_X107Y100       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.224%)  route 0.097ns (70.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.616ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.245ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.577ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X114Y101       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.117     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.245     2.371    
    SLICE_X114Y101       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.224%)  route 0.097ns (70.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.616ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    4.245ns
  Clock Net Delay (Source):      0.978ns (routing 0.517ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.577ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.978     2.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X114Y100       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y100       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.384 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X114Y101       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.117     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.245     2.371    
    SLICE_X114Y101       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.130    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.081ns (11.502%)  route 0.623ns (88.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.838ns (routing 0.770ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.838     3.026    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.107 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.623     3.731    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.081ns (11.502%)  route 0.623ns (88.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.838ns (routing 0.770ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.838     3.026    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.107 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.623     3.731    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.081ns (11.502%)  route 0.623ns (88.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.838ns (routing 0.770ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.838     3.026    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.107 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.623     3.731    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.081ns (11.502%)  route 0.623ns (88.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.838ns (routing 0.770ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.838     3.026    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.107 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.623     3.731    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.703ns  (logic 0.081ns (11.519%)  route 0.622ns (88.481%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.838ns (routing 0.770ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.838     3.026    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.107 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.622     3.730    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.476ns  (logic 0.079ns (16.608%)  route 0.397ns (83.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.771ns (routing 0.770ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.771     2.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.038 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.397     3.435    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.476ns  (logic 0.079ns (16.608%)  route 0.397ns (83.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.771ns (routing 0.770ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.771     2.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.038 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.397     3.435    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.476ns  (logic 0.079ns (16.608%)  route 0.397ns (83.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.771ns (routing 0.770ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.771     2.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.038 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.397     3.435    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.476ns  (logic 0.079ns (16.608%)  route 0.397ns (83.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.771ns (routing 0.770ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.771     2.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.038 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.397     3.435    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.473ns  (logic 0.079ns (16.714%)  route 0.394ns (83.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.771ns (routing 0.770ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.771     2.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.038 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.394     3.432    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.039ns (18.034%)  route 0.177ns (81.966%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.987 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.177     2.164    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.039ns (17.951%)  route 0.178ns (82.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.987 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.178     2.165    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.039ns (17.951%)  route 0.178ns (82.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.987 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.178     2.165    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.039ns (17.951%)  route 0.178ns (82.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.987 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.178     2.165    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.039ns (17.951%)  route 0.178ns (82.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.424ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.979     1.948    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y179       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y179       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.987 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=8, routed)           0.178     2.165    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0
    SLICE_X113Y176       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.041ns (12.061%)  route 0.299ns (87.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.011ns (routing 0.424ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.011     1.980    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.021 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.299     2.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.041ns (12.061%)  route 0.299ns (87.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.011ns (routing 0.424ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.011     1.980    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.021 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.299     2.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.041ns (12.061%)  route 0.299ns (87.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.011ns (routing 0.424ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.011     1.980    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.021 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.299     2.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.041ns (12.061%)  route 0.299ns (87.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.011ns (routing 0.424ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.011     1.980    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.021 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.299     2.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.041ns (12.061%)  route 0.299ns (87.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.011ns (routing 0.424ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.011     1.980    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y183       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.021 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.299     2.320    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0
    SLICE_X115Y161       FDCE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_sys

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.350ns (29.044%)  route 3.297ns (70.956%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.575ns (routing 0.700ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         2.030     4.647    u_gth_raw/u_rst_sync/src_arst
    SLICE_X114Y168       FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.575     3.306    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.350ns (29.044%)  route 3.297ns (70.956%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.575ns (routing 0.700ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         2.030     4.647    u_gth_raw/u_rst_sync/src_arst
    SLICE_X114Y168       FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.575     3.306    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.350ns (29.044%)  route 3.297ns (70.956%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.575ns (routing 0.700ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         2.030     4.647    u_gth_raw/u_rst_sync/src_arst
    SLICE_X114Y168       FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.575     3.306    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_gth_raw/u_rst_sync/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.350ns (29.044%)  route 3.297ns (70.956%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.575ns (routing 0.700ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         2.030     4.647    u_gth_raw/u_rst_sync/src_arst
    SLICE_X114Y168       FDPE                                         f  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.575     3.306    u_gth_raw/u_rst_sync/dest_clk
    SLICE_X114Y168       FDPE                                         r  u_gth_raw/u_rst_sync/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.301ns  (logic 0.000ns (0.000%)  route 1.301ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.578ns (routing 0.700ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                         net (fo=1, routed)           1.301     1.301    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxcdrlock_out[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.578     3.309    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.000ns (0.000%)  route 1.218ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.633ns (routing 0.700ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           1.218     1.218    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/qpll1lock_out[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.633     3.364    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.186ns  (logic 0.000ns (0.000%)  route 1.186ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.594ns (routing 0.700ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           1.186     1.186    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.594     3.325    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.000ns (0.000%)  route 1.169ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.619ns (routing 0.700ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           1.169     1.169    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/qpll1lock_out[0]
    SLICE_X115Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.619     3.350    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.000ns (0.000%)  route 0.976ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.630ns (routing 0.700ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.976     0.976    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.630     3.361    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.000ns (0.000%)  route 0.448ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.610ns (routing 0.700ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.448     0.448    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y276       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.610     3.341    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y276       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.138ns (routing 0.475ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.211     0.211    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y276       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.138     1.760    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y276       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.142ns (routing 0.475ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.211     0.211    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y276       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.142     1.764    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y276       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.138ns (routing 0.475ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.211     0.211    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y276       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.138     1.760    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y276       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.138ns (routing 0.475ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.211     0.211    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y276       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.138     1.760    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y276       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.000ns (0.000%)  route 0.211ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.138ns (routing 0.475ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.211     0.211    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X115Y276       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.138     1.760    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y276       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.000ns (0.000%)  route 0.486ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.143ns (routing 0.475ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.486     0.486    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/txresetdone_out[0]
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.143     1.765    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y186       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.000ns (0.000%)  route 0.574ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.138ns (routing 0.475ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.574     0.574    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/qpll1lock_out[0]
    SLICE_X115Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.138     1.760    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y180       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.125ns (routing 0.475ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.589     0.589    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.125     1.747    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.000ns (0.000%)  route 0.611ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.148ns (routing 0.475ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X1Y1    GTHE4_COMMON                 0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=7, routed)           0.611     0.611    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/qpll1lock_out[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.148     1.770    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y183       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                            (internal pin)
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.000ns (0.000%)  route 0.667ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.111ns (routing 0.475ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCDRLOCK
                         net (fo=1, routed)           0.667     0.667    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxcdrlock_out[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.111     1.733    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  clk_out1_clk_wiz_sys

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.229ns (25.433%)  route 0.671ns (74.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.770ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.700ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.786     2.974    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.053 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.178     3.231    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X112Y175       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.381 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.493     3.875    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y179       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.591     3.322    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y179       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.229ns (25.433%)  route 0.671ns (74.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.770ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.700ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.786     2.974    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.053 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.178     3.231    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X112Y175       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.381 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.493     3.875    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y179       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.591     3.322    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y179       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.229ns (25.433%)  route 0.671ns (74.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.770ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.700ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.786     2.974    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.053 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.178     3.231    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X112Y175       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.381 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.493     3.875    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y179       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.591     3.322    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y179       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.229ns (25.433%)  route 0.671ns (74.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.770ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.700ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.786     2.974    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.053 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.178     3.231    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X112Y175       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.381 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.493     3.875    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y179       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.591     3.322    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y179       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.229ns (25.518%)  route 0.668ns (74.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 0.770ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.700ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.786     2.974    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y176       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.053 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg/Q
                         net (fo=7, routed)           0.178     3.231    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg_0
    SLICE_X112Y175       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.381 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1/O
                         net (fo=5, routed)           0.490     3.872    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any
    SLICE_X113Y179       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.590     3.321    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y179       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.081ns (14.435%)  route 0.480ns (85.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.770ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.700ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.077 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.480     3.557    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X115Y183       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.622     3.353    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y183       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.081ns (14.461%)  route 0.479ns (85.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.770ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.700ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.077 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.479     3.556    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X115Y183       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.624     3.355    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y183       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.081ns (14.461%)  route 0.479ns (85.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.770ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.700ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.077 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.479     3.556    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X115Y183       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.624     3.355    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y183       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.081ns (14.461%)  route 0.479ns (85.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.770ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.700ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.077 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.479     3.556    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X115Y183       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.624     3.355    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y183       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.081ns (14.461%)  route 0.479ns (85.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.770ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.700ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.808     2.996    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.077 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.479     3.556    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X115Y183       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.624     3.355    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y183       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.424ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.475ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.990     1.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y177       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y177       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.998 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.079     2.077    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/in0
    SLICE_X112Y178       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.124     1.746    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y178       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.424ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.475ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.990     1.959    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y175       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y175       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.998 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.114     2.112    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/in0
    SLICE_X114Y178       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.125     1.747    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y178       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.016ns (routing 0.424ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.475ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.016     1.985    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y185       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y185       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.024 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.088     2.112    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/in0
    SLICE_X112Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.154     1.777    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X112Y184       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/rx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.041ns (24.208%)  route 0.128ns (75.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.981ns (routing 0.424ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.475ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.981     1.950    u_gth_raw/CLK
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y175       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.991 r  u_gth_raw/rx_active_reg_reg/Q
                         net (fo=4, routed)           0.128     2.119    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_in[0]
    SLICE_X115Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.103     1.725    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X115Y176       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.016ns (routing 0.424ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.475ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.016     1.985    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y180       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y180       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.023 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.110     2.133    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/in0
    SLICE_X113Y181       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.156     1.779    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y181       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.041ns (23.556%)  route 0.133ns (76.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.424ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.475ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.992     1.961    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.002 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.133     2.135    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X113Y180       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.151     1.773    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y180       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.041ns (23.421%)  route 0.134ns (76.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.424ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.475ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.992     1.961    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.002 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.134     2.136    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X113Y180       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.152     1.774    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y180       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.041ns (23.421%)  route 0.134ns (76.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.424ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.475ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.992     1.961    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.002 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.134     2.136    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X113Y180       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.152     1.774    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y180       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.041ns (23.421%)  route 0.134ns (76.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.424ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.475ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.992     1.961    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.002 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.134     2.136    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X113Y180       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.152     1.774    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y180       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.041ns (23.421%)  route 0.134ns (76.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.424ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.475ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.992     1.961    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X114Y177       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y177       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.002 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg/Q
                         net (fo=11, routed)          0.134     2.136    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X113Y180       FDPE                                         f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.152     1.774    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y180       FDPE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  clk_out2_clk_wiz_sys

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.079ns (9.122%)  route 0.787ns (90.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.513ns, distribution 0.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.787     3.488    <hidden>
    SLICE_X107Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.244     2.980    <hidden>
    SLICE_X107Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.079ns (9.122%)  route 0.787ns (90.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.513ns, distribution 0.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.787     3.488    <hidden>
    SLICE_X107Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.244     2.980    <hidden>
    SLICE_X107Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.079ns (9.142%)  route 0.785ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.785     3.486    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.079ns (9.142%)  route 0.785ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.785     3.486    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.079ns (9.142%)  route 0.785ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.785     3.486    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.079ns (9.142%)  route 0.785ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.785     3.486    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.079ns (9.142%)  route 0.785ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.785     3.486    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.079ns (9.142%)  route 0.785ns (90.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.785     3.486    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.079ns (9.152%)  route 0.784ns (90.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.513ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.784     3.485    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.243     2.979    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.079ns (9.152%)  route 0.784ns (90.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.429ns (routing 0.564ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.513ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.429     2.622    <hidden>
    SLICE_X109Y104       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.701 r  <hidden>
                         net (fo=93, routed)          0.784     3.485    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.243     2.979    <hidden>
    SLICE_X106Y108       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.312ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.348ns, distribution 0.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.784     1.756    <hidden>
    SLICE_X109Y113       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.795 r  <hidden>
                         net (fo=1, routed)           0.033     1.828    <hidden>
    SLICE_X109Y113       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.893     1.520    <hidden>
    SLICE_X109Y113       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.078ns  (logic 0.038ns (48.718%)  route 0.040ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.783ns (routing 0.312ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.348ns, distribution 0.542ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.783     1.755    <hidden>
    SLICE_X110Y111       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y111       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.793 r  <hidden>
                         net (fo=1, routed)           0.040     1.833    <hidden>
    SLICE_X110Y111       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.890     1.516    <hidden>
    SLICE_X110Y111       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.782ns (routing 0.312ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.782     1.754    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.793 r  <hidden>
                         net (fo=2, routed)           0.042     1.834    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.889     1.515    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.083ns  (logic 0.039ns (47.115%)  route 0.044ns (52.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.312ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.781     1.753    <hidden>
    SLICE_X110Y107       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.792 r  <hidden>
                         net (fo=3, routed)           0.044     1.835    <hidden>
    SLICE_X110Y107       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.888     1.514    <hidden>
    SLICE_X110Y107       FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.084ns  (logic 0.037ns (44.295%)  route 0.047ns (55.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.312ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.781     1.753    <hidden>
    SLICE_X110Y107       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.790 r  <hidden>
                         net (fo=3, routed)           0.047     1.836    <hidden>
    SLICE_X110Y107       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.888     1.514    <hidden>
    SLICE_X110Y107       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.078ns  (logic 0.038ns (48.718%)  route 0.040ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.312ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.348ns, distribution 0.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.787     1.759    <hidden>
    SLICE_X108Y112       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.797 r  <hidden>
                         net (fo=1, routed)           0.040     1.837    <hidden>
    SLICE_X108Y112       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.896     1.523    <hidden>
    SLICE_X108Y112       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.124%)  route 0.061ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.312ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.348ns, distribution 0.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.781     1.753    <hidden>
    SLICE_X106Y107       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.792 r  <hidden>
                         net (fo=2, routed)           0.061     1.852    <hidden>
    SLICE_X106Y107       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.887     1.513    <hidden>
    SLICE_X106Y107       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.594%)  route 0.060ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.312ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.785     1.757    <hidden>
    SLICE_X109Y111       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.798 r  <hidden>
                         net (fo=1, routed)           0.060     1.858    <hidden>
    SLICE_X109Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.892     1.519    <hidden>
    SLICE_X109Y109       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.300%)  route 0.067ns (63.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.782ns (routing 0.312ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.782     1.754    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.792 r  <hidden>
                         net (fo=3, routed)           0.067     1.858    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.889     1.515    <hidden>
    SLICE_X110Y109       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.312ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.348ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.786     1.758    <hidden>
    SLICE_X107Y112       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y112       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.797 r  <hidden>
                         net (fo=1, routed)           0.062     1.859    <hidden>
    SLICE_X107Y110       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.894     1.520    <hidden>
    SLICE_X107Y110       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out2_clk_wiz_sys

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.302ns (28.844%)  route 0.745ns (71.156%))
  Logic Levels:           0  
  Clock Path Skew:        -4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     8.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.745     8.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.307ns (44.364%)  route 0.385ns (55.636%))
  Logic Levels:           0  
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.513ns, distribution 0.727ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     8.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.385     8.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.240     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.287ns (45.268%)  route 0.347ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.513ns, distribution 0.727ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     8.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.347     8.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X109Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.240     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.289ns (46.093%)  route 0.338ns (53.908%))
  Logic Levels:           0  
  Clock Path Skew:        -4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.513ns, distribution 0.720ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     8.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.338     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.233     2.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.288ns (46.228%)  route 0.335ns (53.772%))
  Logic Levels:           0  
  Clock Path Skew:        -4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.513ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     8.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.335     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.241     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.288ns (49.063%)  route 0.299ns (50.937%))
  Logic Levels:           0  
  Clock Path Skew:        -4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.513ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     8.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.299     8.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.242     2.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.641ns  (logic 0.079ns (12.322%)  route 0.562ns (87.678%))
  Logic Levels:           0  
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    7.773ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.753ns (routing 0.937ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.513ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.753     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.562     8.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X112Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.218     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X112Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.292ns (50.000%)  route 0.292ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.513ns, distribution 0.727ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     8.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.292     8.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.240     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X106Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.567ns  (logic 0.295ns (52.028%)  route 0.272ns (47.972%))
  Logic Levels:           0  
  Clock Path Skew:        -4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    7.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.808ns (routing 0.937ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.513ns, distribution 0.722ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.808     7.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X107Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     8.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.272     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X106Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.235     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X106Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.079ns (13.618%)  route 0.501ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    7.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.789ns (routing 0.937ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.513ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.692     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.789     7.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.501     8.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X114Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.208     2.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X114Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.849%)  route 0.066ns (62.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.973ns (routing 0.517ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.348ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.973     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.066     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.879     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.849%)  route 0.066ns (62.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.973ns (routing 0.517ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.348ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.973     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.066     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X112Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.878     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X112Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.041ns (38.789%)  route 0.065ns (61.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.973ns (routing 0.517ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.348ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.973     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.380 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.065     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.879     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X112Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.217%)  route 0.069ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.972ns (routing 0.517ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.348ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.972     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.069     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X114Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.872     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X114Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.955%)  route 0.063ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.517ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.979     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X109Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.063     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.889     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.955%)  route 0.063ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.981ns (routing 0.517ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.348ns, distribution 0.535ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.981     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.063     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X109Y94        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.883     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X109Y94        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.985ns (routing 0.517ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.348ns, distribution 0.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.985     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y101       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.060     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X114Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.881     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X114Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.041ns (38.795%)  route 0.065ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.517ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.348ns, distribution 0.537ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.979     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X109Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.065     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X110Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.885     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X110Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.146%)  route 0.068ns (62.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.982ns (routing 0.517ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.348ns, distribution 0.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.982     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X109Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.068     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X110Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.886     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X110Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.128%)  route 0.082ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.979ns (routing 0.517ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.884     1.349    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         0.979     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X109Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.082     2.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.889     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.079ns (8.890%)  route 0.810ns (91.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.850ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.810     3.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.565     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.079ns (8.890%)  route 0.810ns (91.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.850ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.810     3.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.565     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.889ns  (logic 0.079ns (8.890%)  route 0.810ns (91.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.850ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.810     3.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.565     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X109Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.968%)  route 0.714ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.409ns (routing 0.564ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.850ns, distribution 0.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.409     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.714     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.550     3.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X113Y93        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.041ns (41.000%)  route 0.059ns (59.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.614ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.780ns (routing 0.312ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.577ns, distribution 0.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.780     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X107Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.059     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X106Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.115     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X106Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        4.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.599ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.770ns (routing 0.312ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.577ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.770     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X112Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.080     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X112Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.100     6.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X112Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.041ns (34.167%)  route 0.079ns (65.833%))
  Logic Levels:           0  
  Clock Path Skew:        4.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.616ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.771ns (routing 0.312ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.577ns, distribution 0.540ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.771     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.079     1.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.117     6.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X114Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.604ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.773ns (routing 0.312ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.577ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.773     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X109Y94        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X109Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.105     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X109Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.615ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.774ns (routing 0.312ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.577ns, distribution 0.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.774     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X109Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X109Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.116     6.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X109Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        4.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.771ns (routing 0.312ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.771     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.084     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        4.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.771ns (routing 0.312ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.577ns, distribution 0.534ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.771     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.086     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.111     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X113Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.607ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.776ns (routing 0.312ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.577ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.776     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X109Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X109Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.108     6.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X109Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.605ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.776ns (routing 0.312ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.577ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.776     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X110Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X110Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.106     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X110Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.606ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.777ns (routing 0.312ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.577ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.777     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X110Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     1.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X110Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.107     6.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X110Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1004 Endpoints
Min Delay          1004 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_loss[0]
                            (input port)
  Destination:            loss_rx_ff1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.343ns  (logic 1.216ns (27.996%)  route 3.127ns (72.004%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  sfp_loss[0] (IN)
                         net (fo=0)                   0.000     0.000    sfp_loss_IBUF[0]_inst/I
    H13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.216     1.216 r  sfp_loss_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.216    sfp_loss_IBUF[0]_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.216 r  sfp_loss_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.127     4.343    sfp_loss_IBUF[0]
    SLICE_X114Y122       FDRE                                         r  loss_rx_ff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.001ns  (logic 1.357ns (33.915%)  route 2.644ns (66.085%))
  Logic Levels:           14  (CARRY8=10 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.430 r  total_err_cnt_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.456    total_err_cnt_reg[55]_i_2_n_0
    SLICE_X110Y119       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     3.559 r  total_err_cnt_reg[63]_i_2/O[6]
                         net (fo=1, routed)           0.245     3.804    total_err_cnt__0[62]
    SLICE_X112Y121       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.952 r  total_err_cnt[62]_i_1/O
                         net (fo=1, routed)           0.049     4.001    total_err_cnt[62]_i_1_n_0
    SLICE_X112Y121       FDCE                                         r  total_err_cnt_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 1.315ns (33.198%)  route 2.646ns (66.802%))
  Logic Levels:           14  (CARRY8=10 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.430 r  total_err_cnt_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.456    total_err_cnt_reg[55]_i_2_n_0
    SLICE_X110Y119       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.542 r  total_err_cnt_reg[63]_i_2/O[4]
                         net (fo=1, routed)           0.246     3.788    total_err_cnt__0[60]
    SLICE_X112Y121       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.911 r  total_err_cnt[60]_i_1/O
                         net (fo=1, routed)           0.050     3.961    total_err_cnt[60]_i_1_n_0
    SLICE_X112Y121       FDCE                                         r  total_err_cnt_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.959ns  (logic 1.320ns (33.341%)  route 2.639ns (66.659%))
  Logic Levels:           14  (CARRY8=10 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.430 r  total_err_cnt_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.456    total_err_cnt_reg[55]_i_2_n_0
    SLICE_X110Y119       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.572 r  total_err_cnt_reg[63]_i_2/O[7]
                         net (fo=1, routed)           0.241     3.813    total_err_cnt__0[63]
    SLICE_X112Y121       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.911 r  total_err_cnt[63]_i_1/O
                         net (fo=1, routed)           0.048     3.959    total_err_cnt[63]_i_1_n_0
    SLICE_X112Y121       FDCE                                         r  total_err_cnt_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[45]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.938ns  (logic 1.344ns (34.128%)  route 2.594ns (65.872%))
  Logic Levels:           12  (CARRY8=8 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     3.490 r  total_err_cnt_reg[47]_i_2/O[5]
                         net (fo=1, routed)           0.238     3.728    total_err_cnt__0[45]
    SLICE_X111Y121       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.880 r  total_err_cnt[45]_i_1/O
                         net (fo=1, routed)           0.058     3.938    total_err_cnt[45]_i_1_n_0
    SLICE_X111Y121       FDCE                                         r  total_err_cnt_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.928ns  (logic 1.296ns (32.993%)  route 2.632ns (67.007%))
  Logic Levels:           13  (CARRY8=9 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.497 r  total_err_cnt_reg[55]_i_2/O[3]
                         net (fo=1, routed)           0.241     3.738    total_err_cnt__0[51]
    SLICE_X111Y121       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.861 r  total_err_cnt[51]_i_1/O
                         net (fo=1, routed)           0.067     3.928    total_err_cnt[51]_i_1_n_0
    SLICE_X111Y121       FDCE                                         r  total_err_cnt_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.915ns  (logic 1.281ns (32.719%)  route 2.634ns (67.281%))
  Logic Levels:           13  (CARRY8=9 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     3.482 r  total_err_cnt_reg[55]_i_2/O[2]
                         net (fo=1, routed)           0.244     3.726    total_err_cnt__0[50]
    SLICE_X111Y121       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.849 r  total_err_cnt[50]_i_1/O
                         net (fo=1, routed)           0.066     3.915    total_err_cnt[50]_i_1_n_0
    SLICE_X111Y121       FDCE                                         r  total_err_cnt_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.900ns  (logic 1.277ns (32.742%)  route 2.623ns (67.258%))
  Logic Levels:           14  (CARRY8=10 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.430 r  total_err_cnt_reg[55]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.456    total_err_cnt_reg[55]_i_2_n_0
    SLICE_X110Y119       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.538 r  total_err_cnt_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.224     3.762    total_err_cnt__0[59]
    SLICE_X112Y121       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.851 r  total_err_cnt[59]_i_1/O
                         net (fo=1, routed)           0.049     3.900    total_err_cnt[59]_i_1_n_0
    SLICE_X112Y121       FDCE                                         r  total_err_cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.899ns  (logic 1.255ns (32.187%)  route 2.644ns (67.813%))
  Logic Levels:           13  (CARRY8=9 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.389 r  total_err_cnt_reg[47]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.415    total_err_cnt_reg[47]_i_2_n_0
    SLICE_X110Y118       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.491 r  total_err_cnt_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.248     3.739    total_err_cnt__0[49]
    SLICE_X111Y121       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.827 r  total_err_cnt[49]_i_1/O
                         net (fo=1, routed)           0.072     3.899    total_err_cnt[49]_i_1_n_0
    SLICE_X111Y121       FDCE                                         r  total_err_cnt_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_done_rx2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_err_cnt_reg[44]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.899ns  (logic 1.310ns (33.597%)  route 2.589ns (66.403%))
  Logic Levels:           12  (CARRY8=8 FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE                         0.000     0.000 r  tx_done_rx2_reg/C
    SLICE_X114Y132       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  tx_done_rx2_reg/Q
                         net (fo=30, routed)          0.397     0.477    tx_done_rx2
    SLICE_X113Y112       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.626 r  total_err_cnt[7]_i_30/O
                         net (fo=11, routed)          0.645     1.271    total_err_cnt[7]_i_30_n_0
    SLICE_X114Y113       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     1.421 r  total_err_cnt[7]_i_26/O
                         net (fo=1, routed)           0.180     1.601    total_err_cnt[7]_i_26_n_0
    SLICE_X112Y113       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117     1.718 r  total_err_cnt_reg[7]_i_12/CO[7]
                         net (fo=1, routed)           0.026     1.744    total_err_cnt_reg[7]_i_12_n_0
    SLICE_X112Y114       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.759 r  total_err_cnt_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.026     1.785    total_err_cnt_reg[15]_i_4_n_0
    SLICE_X112Y115       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.901 r  total_err_cnt_reg[23]_i_4/O[5]
                         net (fo=1, routed)           0.383     2.284    total_err_cnt_reg[23]_i_4_n_10
    SLICE_X111Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.443 r  total_err_cnt_reg[23]_i_3/CO[7]
                         net (fo=1, routed)           0.026     2.469    total_err_cnt_reg[23]_i_3_n_0
    SLICE_X111Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.585 r  total_err_cnt_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.563     3.148    total_err_cnt_reg[31]_i_3_n_10
    SLICE_X110Y115       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.307 r  total_err_cnt_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.333    total_err_cnt_reg[31]_i_2_n_0
    SLICE_X110Y116       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.348 r  total_err_cnt_reg[39]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.374    total_err_cnt_reg[39]_i_2_n_0
    SLICE_X110Y117       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.460 r  total_err_cnt_reg[47]_i_2/O[4]
                         net (fo=1, routed)           0.242     3.702    total_err_cnt__0[44]
    SLICE_X109Y118       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.850 r  total_err_cnt[44]_i_1/O
                         net (fo=1, routed)           0.049     3.899    total_err_cnt[44]_i_1_n_0
    SLICE_X109Y118       FDCE                                         r  total_err_cnt_reg[44]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 total_bits_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            total_bits_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.053ns (56.327%)  route 0.041ns (43.673%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDCE                         0.000     0.000 r  total_bits_cnt_reg[1]/C
    SLICE_X112Y130       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  total_bits_cnt_reg[1]/Q
                         net (fo=2, routed)           0.025     0.064    total_bits_cnt[1]
    SLICE_X112Y130       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.078 r  total_bits_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.094    total_bits_cnt[1]_i_1_n_0
    SLICE_X112Y130       FDCE                                         r  total_bits_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_bits_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bits_latch_rx_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.038ns (39.961%)  route 0.057ns (60.039%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDCE                         0.000     0.000 r  total_bits_cnt_reg[12]/C
    SLICE_X113Y130       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  total_bits_cnt_reg[12]/Q
                         net (fo=2, routed)           0.057     0.095    total_bits_cnt[12]
    SLICE_X114Y130       FDRE                                         r  bits_latch_rx_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_bits_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bits_latch_rx_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.038ns (39.961%)  route 0.057ns (60.039%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDCE                         0.000     0.000 r  total_bits_cnt_reg[13]/C
    SLICE_X113Y130       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  total_bits_cnt_reg[13]/Q
                         net (fo=2, routed)           0.057     0.095    total_bits_cnt[13]
    SLICE_X114Y130       FDRE                                         r  bits_latch_rx_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_act_u1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_gth_raw/tx_act_u2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y172       FDCE                         0.000     0.000 r  u_gth_raw/tx_act_u1_reg/C
    SLICE_X114Y172       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  u_gth_raw/tx_act_u1_reg/Q
                         net (fo=1, routed)           0.058     0.097    u_gth_raw/tx_act_u1
    SLICE_X114Y172       FDCE                                         r  u_gth_raw/tx_act_u2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_bits_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bits_latch_rx_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.037ns (38.108%)  route 0.060ns (61.892%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDCE                         0.000     0.000 r  total_bits_cnt_reg[25]/C
    SLICE_X113Y131       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  total_bits_cnt_reg[25]/Q
                         net (fo=2, routed)           0.060     0.097    total_bits_cnt[25]
    SLICE_X114Y131       FDRE                                         r  bits_latch_rx_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 good_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            good_cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.054ns (55.367%)  route 0.044ns (44.633%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE                         0.000     0.000 r  good_cnt_reg[16]/C
    SLICE_X112Y110       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  good_cnt_reg[16]/Q
                         net (fo=3, routed)           0.029     0.068    good_cnt[16]
    SLICE_X112Y110       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.083 r  good_cnt[16]_i_1/O
                         net (fo=1, routed)           0.015     0.098    good_cnt[16]_i_1_n_0
    SLICE_X112Y110       FDCE                                         r  good_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 good_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            good_cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE                         0.000     0.000 r  good_cnt_reg[18]/C
    SLICE_X112Y111       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  good_cnt_reg[18]/Q
                         net (fo=3, routed)           0.029     0.068    good_cnt[18]
    SLICE_X112Y111       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.082 r  good_cnt[18]_i_1/O
                         net (fo=1, routed)           0.016     0.098    good_cnt[18]_i_1_n_0
    SLICE_X112Y111       FDCE                                         r  good_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 good_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            good_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.054ns (55.281%)  route 0.044ns (44.719%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE                         0.000     0.000 r  good_cnt_reg[0]/C
    SLICE_X112Y111       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  good_cnt_reg[0]/Q
                         net (fo=3, routed)           0.027     0.066    good_cnt[0]
    SLICE_X112Y111       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.081 r  good_cnt[0]_i_1/O
                         net (fo=1, routed)           0.017     0.098    good_cnt[0]_i_1_n_0
    SLICE_X112Y111       FDCE                                         r  good_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 good_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            good_cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.053ns (54.257%)  route 0.045ns (45.743%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDCE                         0.000     0.000 r  good_cnt_reg[13]/C
    SLICE_X112Y110       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  good_cnt_reg[13]/Q
                         net (fo=3, routed)           0.028     0.067    good_cnt[13]
    SLICE_X112Y110       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.081 r  good_cnt[13]_i_1/O
                         net (fo=1, routed)           0.017     0.098    good_cnt[13]_i_1_n_0
    SLICE_X112Y110       FDCE                                         r  good_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 good_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            good_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.054ns (55.281%)  route 0.044ns (44.719%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  good_cnt_reg[25]/C
    SLICE_X112Y112       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  good_cnt_reg[25]/Q
                         net (fo=3, routed)           0.027     0.066    good_cnt[25]
    SLICE_X112Y112       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.081 r  good_cnt[25]_i_1/O
                         net (fo=1, routed)           0.017     0.098    good_cnt[25]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  good_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_sys
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[10]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[10]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[12]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[12]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[16]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[16]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[18]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[18]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[20]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[20]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[27]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[27]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[30]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.234ns (9.976%)  route 2.112ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          1.301     5.311    u_gth_raw_n_41
    SLICE_X108Y114       FDSE                                         r  ber_status_rx_reg[30]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.994ns  (logic 0.234ns (11.733%)  route 1.760ns (88.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          0.950     4.960    u_gth_raw_n_41
    SLICE_X113Y111       FDSE                                         r  ber_status_rx_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            ber_status_rx_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.994ns  (logic 0.234ns (11.733%)  route 1.760ns (88.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.777ns (routing 0.770ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.160    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.777     2.965    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X113Y166       FDRE                                         r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.042 f  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.811     3.853    u_gth_raw/gtwiz_reset_rx_cdr_stable_out[0]
    SLICE_X114Y115       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.010 r  u_gth_raw/ber_status_rx[31]_i_1/O
                         net (fo=30, routed)          0.950     4.960    u_gth_raw_n_41
    SLICE_X113Y111       FDSE                                         r  ber_status_rx_reg[3]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/tx_act_u1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.039ns (29.320%)  route 0.094ns (70.680%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.094     2.090    u_gth_raw/tx_active
    SLICE_X114Y172       FDCE                                         r  u_gth_raw/tx_act_u1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cnt_word_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.059ns (30.168%)  route 0.137ns (69.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.070 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.152    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cnt_word_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.059ns (30.168%)  route 0.137ns (69.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.070 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.152    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cnt_word_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.059ns (30.168%)  route 0.137ns (69.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.070 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.152    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            cnt_word_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.059ns (30.168%)  route 0.137ns (69.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.070 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.152    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/rx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_gth_raw/rx_act_u1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.041ns (19.777%)  route 0.166ns (80.223%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.981ns (routing 0.424ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.981     1.950    u_gth_raw/CLK
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y175       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.991 r  u_gth_raw/rx_active_reg_reg/Q
                         net (fo=4, routed)           0.166     2.157    u_gth_raw/rx_active
    SLICE_X113Y175       FDCE                                         r  u_gth_raw/rx_act_u1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.062ns (30.236%)  route 0.143ns (69.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.073 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.162    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.062ns (30.236%)  route 0.143ns (69.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.073 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.162    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.062ns (30.236%)  route 0.143ns (69.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.073 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.162    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_gth_raw/tx_active_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.062ns (30.236%)  route 0.143ns (69.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.988ns (routing 0.424ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.952    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.969 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         0.988     1.957    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y174       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.996 r  u_gth_raw/tx_active_reg_reg/Q
                         net (fo=5, routed)           0.054     2.050    u_gth_raw/tx_active
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.073 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.162    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_sys
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.402ns  (logic 2.880ns (53.311%)  route 2.522ns (46.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.472ns (routing 0.564ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.472     2.665    u_uart_tx/clk_out2
    SLICE_X112Y127       FDPE                                         r  u_uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.744 r  u_uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           2.522     5.266    uart_txd_OBUF
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.801     8.067 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.067    uart_txd
    D10                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[29]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 0.175ns (8.475%)  route 1.890ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.428     3.153    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X113Y174       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.250 r  u_prbs_gen_tx/u_gth_i_3/O
                         net (fo=1, routed)           1.462     4.712    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[29]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[29]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[25]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.023ns  (logic 0.202ns (9.984%)  route 1.821ns (90.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.514     3.240    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X114Y173       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.364 r  u_prbs_gen_tx/u_gth_i_7/O
                         net (fo=1, routed)           1.307     4.671    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[25]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.961ns  (logic 0.188ns (9.587%)  route 1.773ns (90.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.372     3.097    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X114Y171       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     3.207 r  u_prbs_gen_tx/u_gth_i_20/O
                         net (fo=1, routed)           1.401     4.608    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[12]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.850ns  (logic 0.228ns (12.326%)  route 1.622ns (87.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.501     3.226    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X113Y174       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     3.376 r  u_prbs_gen_tx/u_gth_i_17/O
                         net (fo=1, routed)           1.121     4.497    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[15]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.845ns  (logic 0.241ns (13.064%)  route 1.604ns (86.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.501     3.226    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X113Y174       LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.163     3.389 r  u_prbs_gen_tx/u_gth_i_18/O
                         net (fo=1, routed)           1.103     4.492    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[14]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[24]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.784ns  (logic 0.219ns (12.274%)  route 1.565ns (87.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.514     3.240    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X114Y173       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     3.381 r  u_prbs_gen_tx/u_gth_i_8/O
                         net (fo=1, routed)           1.051     4.432    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[24]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[24]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.724ns  (logic 0.176ns (10.209%)  route 1.548ns (89.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.448     3.173    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X114Y173       LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     3.271 r  u_prbs_gen_tx/u_gth_i_16/O
                         net (fo=1, routed)           1.100     4.371    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[16]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[28]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.722ns  (logic 0.177ns (10.279%)  route 1.545ns (89.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.448     3.173    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X114Y173       LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     3.272 r  u_prbs_gen_tx/u_gth_i_4/O
                         net (fo=1, routed)           1.097     4.369    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[28]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[28]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.722ns  (logic 0.177ns (10.280%)  route 1.545ns (89.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      1.454ns (routing 0.564ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.595 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.645    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.645 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.042    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.915 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.165    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.193 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.454     2.647    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.725 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.428     3.153    u_prbs_gen_tx/tx_pat_ff2
    SLICE_X113Y174       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.252 r  u_prbs_gen_tx/u_gth_i_12/O
                         net (fo=1, routed)           1.117     4.369    u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[20]
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                                r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_clr_tgl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_clr_rx1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.177ns  (logic 0.039ns (22.073%)  route 0.138ns (77.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.770ns (routing 0.312ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.770     1.742    core_clk
    SLICE_X115Y108       FDRE                                         r  uart_clr_tgl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y108       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.781 r  uart_clr_tgl_reg/Q
                         net (fo=2, routed)           0.138     1.918    uart_clr_tgl
    SLICE_X111Y108       FDCE                                         r  uart_clr_rx1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ber_clr_ff1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.786ns (routing 0.312ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.786     1.758    <hidden>
    SLICE_X108Y109       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.797 r  <hidden>
                         net (fo=1, routed)           0.130     1.927    ber_clr
    SLICE_X108Y109       FDCE                                         r  ber_clr_ff1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snap_req_tgl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snap_req_rx1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.039ns (22.984%)  route 0.131ns (77.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.799ns (routing 0.312ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.799     1.771    core_clk
    SLICE_X115Y125       FDRE                                         r  snap_req_tgl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y125       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.810 r  snap_req_tgl_reg/Q
                         net (fo=2, routed)           0.131     1.940    snap_req_tgl
    SLICE_X116Y123       FDRE                                         r  snap_req_rx1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_word_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.097ns (27.688%)  route 0.253ns (72.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 f  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058     2.043 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.126    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_word_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.097ns (27.688%)  route 0.253ns (72.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 f  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058     2.043 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.126    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_word_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.097ns (27.688%)  route 0.253ns (72.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 f  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058     2.043 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.126    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_word_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.097ns (27.688%)  route 0.253ns (72.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 f  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058     2.043 r  u_gth_raw/cnt_word[0]_i_1/O
                         net (fo=32, routed)          0.083     2.126    cnt_word0
    SLICE_X113Y172       FDRE                                         r  cnt_word_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.099ns (27.590%)  route 0.260ns (72.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     2.045 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.134    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.099ns (27.590%)  route 0.260ns (72.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     2.045 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.134    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_pat_ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_prbs_gen_tx/DATA_OUT_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.099ns (27.590%)  route 0.260ns (72.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Source):      0.804ns (routing 0.312ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.254     0.333 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.373    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.576    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.806 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.955    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.972 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.804     1.776    core_clk
    SLICE_X111Y168       FDRE                                         r  tx_pat_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y168       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.815 r  tx_pat_ff2_reg/Q
                         net (fo=34, routed)          0.171     1.985    u_gth_raw/tx_pat_ff2
    SLICE_X114Y172       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     2.045 r  u_gth_raw/DATA_OUT[24]_i_2/O
                         net (fo=32, routed)          0.089     2.134    u_prbs_gen_tx/E[0]
    SLICE_X114Y173       FDSE                                         r  u_prbs_gen_tx/DATA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_sys

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/tx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.051ns (3.887%)  route 1.261ns (96.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.585ns (routing 0.700ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           1.210     1.210    u_gth_raw/txpmaresetdone_out
    SLICE_X114Y174       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.261 r  u_gth_raw/tx_active_reg_i_1/O
                         net (fo=1, routed)           0.051     1.312    u_gth_raw/tx_active_reg_i_1_n_0
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.585     3.316    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/rx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.096ns (7.506%)  route 1.183ns (92.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.578ns (routing 0.700ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=1, routed)           1.168     1.168    u_gth_raw/rxpmaresetdone_out
    SLICE_X114Y175       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     1.264 r  u_gth_raw/rx_active_reg_i_1/O
                         net (fo=1, routed)           0.015     1.279    u_gth_raw/rx_active_reg_i_1_n_0
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.707    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.578     3.309    u_gth_raw/CLK
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/rx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.033ns (4.925%)  route 0.637ns (95.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.108ns (routing 0.475ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXPMARESETDONE
                         net (fo=1, routed)           0.631     0.631    u_gth_raw/rxpmaresetdone_out
    SLICE_X114Y175       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.664 r  u_gth_raw/rx_active_reg_i_1/O
                         net (fo=1, routed)           0.006     0.670    u_gth_raw/rx_active_reg_i_1_n_0
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.108     1.730    u_gth_raw/CLK
    SLICE_X114Y175       FDCE                                         r  u_gth_raw/rx_active_reg_reg/C

Slack:                    inf
  Source:                 u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            u_gth_raw/tx_active_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_sys  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.023ns (3.329%)  route 0.668ns (96.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.116ns (routing 0.475ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y6   GTHE4_CHANNEL                0.000     0.000 r  u_gth_raw/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.651     0.651    u_gth_raw/txpmaresetdone_out
    SLICE_X114Y174       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.674 r  u_gth_raw/tx_active_reg_i_1/O
                         net (fo=1, routed)           0.017     0.691    u_gth_raw/tx_active_reg_i_1_n_0
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.603    u_clk_wiz/inst/clk_out1_clk_wiz_sys
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  u_clk_wiz/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=200, routed)         1.116     1.738    u_gth_raw/CLK
    SLICE_X114Y174       FDCE                                         r  u_gth_raw/tx_active_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_sys

Max Delay           503 Endpoints
Min Delay           503 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.439ns (27.968%)  route 3.705ns (72.032%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.287ns (routing 0.513ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.825     5.143    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.287     3.023    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[55]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.439ns (27.968%)  route 3.705ns (72.032%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.287ns (routing 0.513ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.825     5.143    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.287     3.023    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[58]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.439ns (27.984%)  route 3.702ns (72.016%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.283ns (routing 0.513ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.822     5.140    u_uart_rx_n_3
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.283     3.019    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[48]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.439ns (27.984%)  route 3.702ns (72.016%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.283ns (routing 0.513ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.822     5.140    u_uart_rx_n_3
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.283     3.019    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[49]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.439ns (27.984%)  route 3.702ns (72.016%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.283ns (routing 0.513ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.822     5.140    u_uart_rx_n_3
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.283     3.019    core_clk
    SLICE_X112Y135       FDRE                                         r  bits_frame_reg[56]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            err_frame_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.122ns  (logic 1.439ns (28.083%)  route 3.684ns (71.917%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.243ns (routing 0.513ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.804     5.122    u_uart_rx_n_3
    SLICE_X108Y117       FDRE                                         r  err_frame_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.243     2.979    core_clk
    SLICE_X108Y117       FDRE                                         r  err_frame_reg[32]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.439ns (28.153%)  route 3.671ns (71.847%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.288ns (routing 0.513ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.792     5.110    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.288     3.024    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[54]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.439ns (28.153%)  route 3.671ns (71.847%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.288ns (routing 0.513ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.792     5.110    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.288     3.024    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[57]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            bits_frame_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.439ns (28.153%)  route 3.671ns (71.847%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.288ns (routing 0.513ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.792     5.110    u_uart_rx_n_3
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.288     3.024    core_clk
    SLICE_X111Y135       FDRE                                         r  bits_frame_reg[59]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            err_frame_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.439ns (28.338%)  route 3.638ns (71.662%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 1.239ns (routing 0.513ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN12                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n_IBUF_inst/I
    AN12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.260     1.260 r  sys_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    sys_rst_n_IBUF_inst/OUT
    AN12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.260 r  sys_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.267     2.526    u_uart_rx/sys_rst_n_IBUF
    SLICE_X116Y54        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.616 f  u_uart_rx/u_rst_sync_i_1/O
                         net (fo=150, routed)         1.233     3.849    u_uart_rx/logic_rst
    SLICE_X115Y108       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.885 f  u_uart_rx/FSM_sequential_fsm_state[2]_i_1/O
                         net (fo=10, routed)          0.380     4.265    u_uart_rx/print_cnt0
    SLICE_X116Y126       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.318 r  u_uart_rx/stat_frame[2]_i_1/O
                         net (fo=131, routed)         0.758     5.076    u_uart_rx_n_3
    SLICE_X109Y119       FDRE                                         r  err_frame_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.399     0.478 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.518    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.518 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.862    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.492 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.712    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.736 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        1.239     2.975    core_clk
    SLICE_X109Y119       FDRE                                         r  err_frame_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 err_latch_rx_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.879ns (routing 0.348ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y118       FDRE                         0.000     0.000 r  err_latch_rx_reg[31]/C
    SLICE_X114Y118       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  err_latch_rx_reg[31]/Q
                         net (fo=1, routed)           0.057     0.096    err_latch_rx[31]
    SLICE_X114Y117       FDRE                                         r  err_l1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.879     1.505    core_clk
    SLICE_X114Y117       FDRE                                         r  err_l1_reg[31]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.880ns (routing 0.348ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y112       FDRE                         0.000     0.000 r  err_latch_rx_reg[8]/C
    SLICE_X115Y112       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  err_latch_rx_reg[8]/Q
                         net (fo=1, routed)           0.057     0.097    err_latch_rx[8]
    SLICE_X115Y111       FDRE                                         r  err_l1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.880     1.506    core_clk
    SLICE_X115Y111       FDRE                                         r  err_l1_reg[8]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.919ns (routing 0.348ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE                         0.000     0.000 r  err_latch_rx_reg[36]/C
    SLICE_X111Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  err_latch_rx_reg[36]/Q
                         net (fo=1, routed)           0.060     0.098    err_latch_rx[36]
    SLICE_X111Y122       FDRE                                         r  err_l1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.919     1.545    core_clk
    SLICE_X111Y122       FDRE                                         r  err_l1_reg[36]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[39]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.912ns (routing 0.348ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE                         0.000     0.000 r  err_latch_rx_reg[39]/C
    SLICE_X112Y120       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  err_latch_rx_reg[39]/Q
                         net (fo=1, routed)           0.058     0.098    err_latch_rx[39]
    SLICE_X112Y121       FDRE                                         r  err_l1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.912     1.538    core_clk
    SLICE_X112Y121       FDRE                                         r  err_l1_reg[39]/C

Slack:                    inf
  Source:                 bits_latch_rx_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_l1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.917ns (routing 0.348ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDRE                         0.000     0.000 r  bits_latch_rx_reg[34]/C
    SLICE_X112Y132       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  bits_latch_rx_reg[34]/Q
                         net (fo=1, routed)           0.061     0.101    bits_latch_rx[34]
    SLICE_X112Y133       FDRE                                         r  bits_l1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.917     1.544    core_clk
    SLICE_X112Y133       FDRE                                         r  bits_l1_reg[34]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.916ns (routing 0.348ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE                         0.000     0.000 r  err_latch_rx_reg[63]/C
    SLICE_X112Y122       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  err_latch_rx_reg[63]/Q
                         net (fo=1, routed)           0.061     0.101    err_latch_rx[63]
    SLICE_X112Y124       FDRE                                         r  err_l1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.916     1.543    core_clk
    SLICE_X112Y124       FDRE                                         r  err_l1_reg[63]/C

Slack:                    inf
  Source:                 bits_latch_rx_reg[48]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bits_l1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.913ns (routing 0.348ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE                         0.000     0.000 r  bits_latch_rx_reg[48]/C
    SLICE_X112Y134       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bits_latch_rx_reg[48]/Q
                         net (fo=1, routed)           0.065     0.104    bits_latch_rx[48]
    SLICE_X112Y134       FDRE                                         r  bits_l1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.913     1.539    core_clk
    SLICE_X112Y134       FDRE                                         r  bits_l1_reg[48]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.879ns (routing 0.348ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y113       FDRE                         0.000     0.000 r  err_latch_rx_reg[2]/C
    SLICE_X114Y113       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  err_latch_rx_reg[2]/Q
                         net (fo=1, routed)           0.065     0.104    err_latch_rx[2]
    SLICE_X114Y113       FDRE                                         r  err_l1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.879     1.505    core_clk
    SLICE_X114Y113       FDRE                                         r  err_l1_reg[2]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE                         0.000     0.000 r  err_latch_rx_reg[34]/C
    SLICE_X109Y118       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  err_latch_rx_reg[34]/Q
                         net (fo=1, routed)           0.065     0.104    err_latch_rx[34]
    SLICE_X109Y119       FDRE                                         r  err_l1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.889     1.515    core_clk
    SLICE_X109Y119       FDRE                                         r  err_l1_reg[34]/C

Slack:                    inf
  Source:                 err_latch_rx_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            err_l1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Net Delay (Destination): 0.885ns (routing 0.348ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE                         0.000     0.000 r  err_latch_rx_reg[35]/C
    SLICE_X109Y118       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  err_latch_rx_reg[35]/Q
                         net (fo=1, routed)           0.064     0.104    err_latch_rx[35]
    SLICE_X109Y119       FDRE                                         r  err_l1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_sys rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    u_clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.352     0.452 r  u_clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.502    u_clk_wiz/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.502 r  u_clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.732    u_clk_wiz/inst/clk_in1_clk_wiz_sys
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.437 r  u_clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.607    u_clk_wiz/inst/clk_out2_clk_wiz_sys
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  u_clk_wiz/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1495, routed)        0.885     1.511    core_clk
    SLICE_X109Y119       FDRE                                         r  err_l1_reg[35]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 4.300ns (81.834%)  route 0.955ns (18.166%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.570ns (routing 0.850ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.955     5.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X106Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.570     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X106Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 4.449ns (87.707%)  route 0.624ns (12.293%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.601ns (routing 0.850ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.565     4.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X100Y97        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.059     5.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X100Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.601     3.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.871ns  (logic 4.390ns (90.131%)  route 0.481ns (9.869%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.600ns (routing 0.850ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.422     4.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X102Y101       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.059     4.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.600     3.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 4.352ns (93.222%)  route 0.316ns (6.778%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.594ns (routing 0.850ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.257     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X105Y102       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.059     4.668    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X105Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.127     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.594     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.487ns (75.407%)  route 0.159ns (24.593%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.128ns (routing 0.577ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.138     0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X105Y102       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.625 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.021     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X105Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.128     6.627    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X105Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.500ns (67.078%)  route 0.245ns (32.922%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.131ns (routing 0.577ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.224     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X102Y101       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     0.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.021     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.131     6.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.525ns (62.426%)  route 0.316ns (37.574%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.577ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.295     0.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X100Y97        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.021     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X100Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.136     6.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.465ns (50.325%)  route 0.459ns (49.675%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.116ns (routing 0.577ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.459     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X106Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.116     6.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X106Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





