Loading plugins phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -d CY8C5868AXI-LP035 -s C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.704ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  KeysToNote.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -dcpsoc3 KeysToNote.v -verilog
======================================================================

======================================================================
Compiling:  KeysToNote.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -dcpsoc3 KeysToNote.v -verilog
======================================================================

======================================================================
Compiling:  KeysToNote.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -dcpsoc3 -verilog KeysToNote.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 13 14:20:05 2024


======================================================================
Compiling:  KeysToNote.v
Program  :   vpp
Options  :    -yv2 -q10 KeysToNote.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 13 14:20:05 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'KeysToNote.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  KeysToNote.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -dcpsoc3 -verilog KeysToNote.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 13 14:20:06 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\codegentemp\KeysToNote.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\codegentemp\KeysToNote.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  KeysToNote.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -dcpsoc3 -verilog KeysToNote.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 13 14:20:06 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\codegentemp\KeysToNote.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\codegentemp\KeysToNote.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_764
	\Wave_Out:Net_80\
	\Wave_Out:Net_9\


Deleted 3 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__SaxKeys_net_12 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_11 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_10 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_9 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_8 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_7 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_6 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_5 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_4 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_3 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_2 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_1 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_0 to tmpOE__SaxKeys_net_13
Aliasing one to tmpOE__SaxKeys_net_13
Aliasing \KeyNote_High:status_6\ to zero
Aliasing \KeyNote_High:status_7\ to zero
Aliasing Net_12 to zero
Aliasing \Waveform_Send:Net_260\ to zero
Aliasing \Waveform_Send:Net_102\ to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Fs_net_0 to tmpOE__SaxKeys_net_13
Aliasing \Wave_Out:VDAC8:Net_83\ to zero
Aliasing \Wave_Out:VDAC8:Net_81\ to zero
Aliasing \Wave_Out:VDAC8:Net_82\ to zero
Aliasing tmpOE__Waveform_net_0 to tmpOE__SaxKeys_net_13
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_617
Aliasing Net_745D to zero
Aliasing Net_744D to zero
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to Net_652
Aliasing Net_729D to zero
Aliasing Net_728D to zero
Aliasing \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ to Net_386
Aliasing Net_727D to zero
Aliasing Net_726D to zero
Aliasing \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\ to Net_620
Aliasing Net_725D to zero
Aliasing Net_724D to zero
Aliasing \Debouncer_14:DEBOUNCER[0]:d_sync_1\\D\ to Net_647
Aliasing Net_705D to zero
Aliasing Net_704D to zero
Aliasing \Debouncer_13:DEBOUNCER[0]:d_sync_1\\D\ to Net_646
Aliasing Net_707D to zero
Aliasing Net_706D to zero
Aliasing \Debouncer_12:DEBOUNCER[0]:d_sync_1\\D\ to Net_645
Aliasing Net_709D to zero
Aliasing Net_708D to zero
Aliasing \Debouncer_11:DEBOUNCER[0]:d_sync_1\\D\ to Net_644
Aliasing Net_711D to zero
Aliasing Net_710D to zero
Aliasing \Debouncer_10:DEBOUNCER[0]:d_sync_1\\D\ to Net_643
Aliasing Net_713D to zero
Aliasing Net_712D to zero
Aliasing \Debouncer_9:DEBOUNCER[0]:d_sync_1\\D\ to Net_642
Aliasing Net_715D to zero
Aliasing Net_714D to zero
Aliasing \Debouncer_8:DEBOUNCER[0]:d_sync_1\\D\ to Net_625
Aliasing Net_717D to zero
Aliasing Net_716D to zero
Aliasing \Debouncer_7:DEBOUNCER[0]:d_sync_1\\D\ to Net_612
Aliasing Net_719D to zero
Aliasing Net_718D to zero
Aliasing \Debouncer_6:DEBOUNCER[0]:d_sync_1\\D\ to Net_623
Aliasing Net_721D to zero
Aliasing Net_720D to zero
Aliasing \Debouncer_5:DEBOUNCER[0]:d_sync_1\\D\ to Net_622
Aliasing Net_723D to zero
Aliasing Net_722D to zero
Removing Lhs of wire tmpOE__SaxKeys_net_12[11] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_11[12] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_10[13] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_9[14] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_8[15] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_7[16] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_6[17] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_5[18] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_4[19] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_3[20] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_2[21] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_1[22] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_0[23] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire one[64] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire Net_617[71] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[69]
Removing Rhs of wire Net_652[90] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[88]
Removing Rhs of wire Net_386[98] = \Debouncer_3:DEBOUNCER[0]:d_sync_0\[96]
Removing Rhs of wire Net_620[106] = \Debouncer_4:DEBOUNCER[0]:d_sync_0\[104]
Removing Rhs of wire Net_647[114] = \Debouncer_14:DEBOUNCER[0]:d_sync_0\[112]
Removing Rhs of wire Net_646[122] = \Debouncer_13:DEBOUNCER[0]:d_sync_0\[120]
Removing Rhs of wire Net_645[130] = \Debouncer_12:DEBOUNCER[0]:d_sync_0\[128]
Removing Rhs of wire Net_644[138] = \Debouncer_11:DEBOUNCER[0]:d_sync_0\[136]
Removing Rhs of wire Net_643[146] = \Debouncer_10:DEBOUNCER[0]:d_sync_0\[144]
Removing Rhs of wire Net_642[154] = \Debouncer_9:DEBOUNCER[0]:d_sync_0\[152]
Removing Rhs of wire Net_625[162] = \Debouncer_8:DEBOUNCER[0]:d_sync_0\[160]
Removing Rhs of wire Net_612[170] = \Debouncer_7:DEBOUNCER[0]:d_sync_0\[168]
Removing Rhs of wire Net_623[178] = \Debouncer_6:DEBOUNCER[0]:d_sync_0\[176]
Removing Rhs of wire Net_622[186] = \Debouncer_5:DEBOUNCER[0]:d_sync_0\[184]
Removing Lhs of wire \KeyNote_Low:status_0\[198] = Net_617[71]
Removing Lhs of wire \KeyNote_Low:status_1\[199] = Net_652[90]
Removing Lhs of wire \KeyNote_Low:status_2\[200] = Net_386[98]
Removing Lhs of wire \KeyNote_Low:status_3\[201] = Net_620[106]
Removing Lhs of wire \KeyNote_Low:status_4\[202] = Net_622[186]
Removing Lhs of wire \KeyNote_Low:status_5\[203] = Net_623[178]
Removing Lhs of wire \KeyNote_Low:status_6\[204] = Net_612[170]
Removing Lhs of wire \KeyNote_Low:status_7\[205] = Net_625[162]
Removing Lhs of wire \KeyNote_High:status_0\[207] = Net_642[154]
Removing Lhs of wire \KeyNote_High:status_1\[208] = Net_643[146]
Removing Lhs of wire \KeyNote_High:status_2\[209] = Net_644[138]
Removing Lhs of wire \KeyNote_High:status_3\[210] = Net_645[130]
Removing Lhs of wire \KeyNote_High:status_4\[211] = Net_646[122]
Removing Lhs of wire \KeyNote_High:status_5\[212] = Net_647[114]
Removing Lhs of wire \KeyNote_High:status_6\[213] = zero[24]
Removing Lhs of wire \KeyNote_High:status_7\[214] = zero[24]
Removing Lhs of wire Net_12[218] = zero[24]
Removing Lhs of wire \Waveform_Send:Net_260\[220] = zero[24]
Removing Lhs of wire \Waveform_Send:Net_266\[221] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire Net_751[225] = \Waveform_Send:Net_57\[224]
Removing Lhs of wire \Waveform_Send:Net_102\[227] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Fs_net_0[229] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire \Wave_Out:Net_12\[238] = \Wave_Out:Net_21\[248]
Removing Lhs of wire \Wave_Out:VDAC8:Net_83\[241] = zero[24]
Removing Lhs of wire \Wave_Out:VDAC8:Net_81\[242] = zero[24]
Removing Lhs of wire \Wave_Out:VDAC8:Net_82\[243] = zero[24]
Removing Lhs of wire tmpOE__Waveform_net_0[256] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[265] = Net_381[38]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[266] = Net_617[71]
Removing Lhs of wire Net_745D[267] = zero[24]
Removing Lhs of wire Net_744D[268] = zero[24]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[270] = Net_387[37]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[271] = Net_652[90]
Removing Lhs of wire Net_729D[272] = zero[24]
Removing Lhs of wire Net_728D[273] = zero[24]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\[275] = Net_393[36]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\[276] = Net_386[98]
Removing Lhs of wire Net_727D[277] = zero[24]
Removing Lhs of wire Net_726D[278] = zero[24]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_0\\D\[280] = Net_495[35]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\[281] = Net_620[106]
Removing Lhs of wire Net_725D[282] = zero[24]
Removing Lhs of wire Net_724D[283] = zero[24]
Removing Lhs of wire \Debouncer_14:DEBOUNCER[0]:d_sync_0\\D\[285] = Net_561[25]
Removing Lhs of wire \Debouncer_14:DEBOUNCER[0]:d_sync_1\\D\[286] = Net_647[114]
Removing Lhs of wire Net_705D[287] = zero[24]
Removing Lhs of wire Net_704D[288] = zero[24]
Removing Lhs of wire \Debouncer_13:DEBOUNCER[0]:d_sync_0\\D\[290] = Net_555[26]
Removing Lhs of wire \Debouncer_13:DEBOUNCER[0]:d_sync_1\\D\[291] = Net_646[122]
Removing Lhs of wire Net_707D[292] = zero[24]
Removing Lhs of wire Net_706D[293] = zero[24]
Removing Lhs of wire \Debouncer_12:DEBOUNCER[0]:d_sync_0\\D\[295] = Net_549[27]
Removing Lhs of wire \Debouncer_12:DEBOUNCER[0]:d_sync_1\\D\[296] = Net_645[130]
Removing Lhs of wire Net_709D[297] = zero[24]
Removing Lhs of wire Net_708D[298] = zero[24]
Removing Lhs of wire \Debouncer_11:DEBOUNCER[0]:d_sync_0\\D\[300] = Net_537[28]
Removing Lhs of wire \Debouncer_11:DEBOUNCER[0]:d_sync_1\\D\[301] = Net_644[138]
Removing Lhs of wire Net_711D[302] = zero[24]
Removing Lhs of wire Net_710D[303] = zero[24]
Removing Lhs of wire \Debouncer_10:DEBOUNCER[0]:d_sync_0\\D\[305] = Net_531[29]
Removing Lhs of wire \Debouncer_10:DEBOUNCER[0]:d_sync_1\\D\[306] = Net_643[146]
Removing Lhs of wire Net_713D[307] = zero[24]
Removing Lhs of wire Net_712D[308] = zero[24]
Removing Lhs of wire \Debouncer_9:DEBOUNCER[0]:d_sync_0\\D\[310] = Net_525[30]
Removing Lhs of wire \Debouncer_9:DEBOUNCER[0]:d_sync_1\\D\[311] = Net_642[154]
Removing Lhs of wire Net_715D[312] = zero[24]
Removing Lhs of wire Net_714D[313] = zero[24]
Removing Lhs of wire \Debouncer_8:DEBOUNCER[0]:d_sync_0\\D\[315] = Net_519[31]
Removing Lhs of wire \Debouncer_8:DEBOUNCER[0]:d_sync_1\\D\[316] = Net_625[162]
Removing Lhs of wire Net_717D[317] = zero[24]
Removing Lhs of wire Net_716D[318] = zero[24]
Removing Lhs of wire \Debouncer_7:DEBOUNCER[0]:d_sync_0\\D\[320] = Net_513[32]
Removing Lhs of wire \Debouncer_7:DEBOUNCER[0]:d_sync_1\\D\[321] = Net_612[170]
Removing Lhs of wire Net_719D[322] = zero[24]
Removing Lhs of wire Net_718D[323] = zero[24]
Removing Lhs of wire \Debouncer_6:DEBOUNCER[0]:d_sync_0\\D\[325] = Net_507[33]
Removing Lhs of wire \Debouncer_6:DEBOUNCER[0]:d_sync_1\\D\[326] = Net_623[178]
Removing Lhs of wire Net_721D[327] = zero[24]
Removing Lhs of wire Net_720D[328] = zero[24]
Removing Lhs of wire \Debouncer_5:DEBOUNCER[0]:d_sync_0\\D\[330] = Net_501[34]
Removing Lhs of wire \Debouncer_5:DEBOUNCER[0]:d_sync_1\\D\[331] = Net_622[186]
Removing Lhs of wire Net_723D[332] = zero[24]
Removing Lhs of wire Net_722D[333] = zero[24]

------------------------------------------------------
Aliased 0 equations, 111 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_616' (cost = 2):
Net_616 <= (Net_702
	OR Net_703);

Note:  Expanding virtual equation for 'Net_611' (cost = 3):
Net_611 <= (Net_692
	OR Net_691
	OR Net_690);

Note:  Expanding virtual equation for 'Net_657' (cost = 3):
Net_657 <= (Net_694
	OR Net_695
	OR Net_693);

Note:  Expanding virtual equation for 'Net_614' (cost = 3):
Net_614 <= (Net_696
	OR Net_697
	OR Net_698);

Note:  Expanding virtual equation for 'Net_615' (cost = 3):
Net_615 <= (Net_699
	OR Net_700
	OR Net_701);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj" -dcpsoc3 KeysToNote.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.525ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 13 May 2024 14:20:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\KeysToNote.cydsn\KeysToNote.cyprj -d CY8C5868AXI-LP035 KeysToNote.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_745 from registered to combinatorial
    Converted constant MacroCell: Net_744 from registered to combinatorial
    Converted constant MacroCell: Net_729 from registered to combinatorial
    Converted constant MacroCell: Net_728 from registered to combinatorial
    Converted constant MacroCell: Net_727 from registered to combinatorial
    Converted constant MacroCell: Net_726 from registered to combinatorial
    Converted constant MacroCell: Net_725 from registered to combinatorial
    Converted constant MacroCell: Net_724 from registered to combinatorial
    Converted constant MacroCell: Net_705 from registered to combinatorial
    Converted constant MacroCell: Net_704 from registered to combinatorial
    Converted constant MacroCell: Net_707 from registered to combinatorial
    Converted constant MacroCell: Net_706 from registered to combinatorial
    Converted constant MacroCell: Net_709 from registered to combinatorial
    Converted constant MacroCell: Net_708 from registered to combinatorial
    Converted constant MacroCell: Net_711 from registered to combinatorial
    Converted constant MacroCell: Net_710 from registered to combinatorial
    Converted constant MacroCell: Net_713 from registered to combinatorial
    Converted constant MacroCell: Net_712 from registered to combinatorial
    Converted constant MacroCell: Net_715 from registered to combinatorial
    Converted constant MacroCell: Net_714 from registered to combinatorial
    Converted constant MacroCell: Net_717 from registered to combinatorial
    Converted constant MacroCell: Net_716 from registered to combinatorial
    Converted constant MacroCell: Net_719 from registered to combinatorial
    Converted constant MacroCell: Net_718 from registered to combinatorial
    Converted constant MacroCell: Net_721 from registered to combinatorial
    Converted constant MacroCell: Net_720 from registered to combinatorial
    Converted constant MacroCell: Net_723 from registered to combinatorial
    Converted constant MacroCell: Net_722 from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock Wave_Out_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Wave_Out_IntClock'. Fanout=2, Signal=\Wave_Out:Net_12\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=14, Signal=Net_659
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_3:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_4:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_14:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_13:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_12:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_11:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_10:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_9:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_8:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_7:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_6:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_5:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SaxKeys(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(0)__PA ,
            fb => Net_381 ,
            annotation => Net_743 ,
            pad => SaxKeys(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(1)__PA ,
            fb => Net_387 ,
            annotation => Net_742 ,
            pad => SaxKeys(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(2)__PA ,
            fb => Net_393 ,
            annotation => Net_741 ,
            pad => SaxKeys(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(3)__PA ,
            fb => Net_495 ,
            annotation => Net_740 ,
            pad => SaxKeys(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(4)__PA ,
            fb => Net_501 ,
            annotation => Net_739 ,
            pad => SaxKeys(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(5)__PA ,
            fb => Net_507 ,
            annotation => Net_738 ,
            pad => SaxKeys(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(6)__PA ,
            fb => Net_513 ,
            annotation => Net_737 ,
            pad => SaxKeys(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(7)__PA ,
            fb => Net_519 ,
            annotation => Net_736 ,
            pad => SaxKeys(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(8)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(8)__PA ,
            fb => Net_525 ,
            annotation => Net_735 ,
            pad => SaxKeys(8)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(9)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(9)__PA ,
            fb => Net_531 ,
            annotation => Net_734 ,
            pad => SaxKeys(9)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(10)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(10)__PA ,
            fb => Net_537 ,
            annotation => Net_733 ,
            pad => SaxKeys(10)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(11)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(11)__PA ,
            fb => Net_549 ,
            annotation => Net_732 ,
            pad => SaxKeys(11)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(12)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(12)__PA ,
            fb => Net_555 ,
            annotation => Net_731 ,
            pad => SaxKeys(12)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(13)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(13)__PA ,
            fb => Net_561 ,
            annotation => Net_730 ,
            pad => SaxKeys(13)_PAD );
        Properties:
        {
        }

    Pin : Name = Fs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Fs(0)__PA ,
            pad => Fs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Waveform(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Waveform(0)__PA ,
            analog_term => Net_757 ,
            annotation => Net_316 ,
            pad => Waveform(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_689_split, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_690 * !Net_691 * !Net_692
        );
        Output = Net_689_split (fanout=1)

    MacroCell: Name=Net_689, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_693 * !Net_703 * !Net_702 * !Net_701 * !Net_700 * !Net_699 * 
              !Net_698 * !Net_697 * !Net_696 * !Net_695 * !Net_694 * 
              Net_689_split
        );
        Output = Net_689 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_617, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_381
        );
        Output = Net_617 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_617
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_690, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\ * Net_617
            + \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_617
        );
        Output = Net_690 (fanout=1)

    MacroCell: Name=Net_652, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387
        );
        Output = Net_652 (fanout=3)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_652
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_691, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_1\ * Net_652
            + \Debouncer_2:DEBOUNCER[0]:d_sync_1\ * !Net_652
        );
        Output = Net_691 (fanout=1)

    MacroCell: Name=Net_386, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_393
        );
        Output = Net_386 (fanout=3)

    MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_386
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_692, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_3:DEBOUNCER[0]:d_sync_1\ * Net_386
            + \Debouncer_3:DEBOUNCER[0]:d_sync_1\ * !Net_386
        );
        Output = Net_692 (fanout=1)

    MacroCell: Name=Net_620, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_495
        );
        Output = Net_620 (fanout=3)

    MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_620
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_693, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_4:DEBOUNCER[0]:d_sync_1\ * Net_620
            + \Debouncer_4:DEBOUNCER[0]:d_sync_1\ * !Net_620
        );
        Output = Net_693 (fanout=1)

    MacroCell: Name=Net_647, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_561
        );
        Output = Net_647 (fanout=3)

    MacroCell: Name=\Debouncer_14:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_647
        );
        Output = \Debouncer_14:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_703, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_14:DEBOUNCER[0]:d_sync_1\ * Net_647
            + \Debouncer_14:DEBOUNCER[0]:d_sync_1\ * !Net_647
        );
        Output = Net_703 (fanout=1)

    MacroCell: Name=Net_646, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_555
        );
        Output = Net_646 (fanout=3)

    MacroCell: Name=\Debouncer_13:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_646
        );
        Output = \Debouncer_13:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_702, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_13:DEBOUNCER[0]:d_sync_1\ * Net_646
            + \Debouncer_13:DEBOUNCER[0]:d_sync_1\ * !Net_646
        );
        Output = Net_702 (fanout=1)

    MacroCell: Name=Net_645, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_549
        );
        Output = Net_645 (fanout=3)

    MacroCell: Name=\Debouncer_12:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_645
        );
        Output = \Debouncer_12:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_701, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_12:DEBOUNCER[0]:d_sync_1\ * Net_645
            + \Debouncer_12:DEBOUNCER[0]:d_sync_1\ * !Net_645
        );
        Output = Net_701 (fanout=1)

    MacroCell: Name=Net_644, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_537
        );
        Output = Net_644 (fanout=3)

    MacroCell: Name=\Debouncer_11:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_644
        );
        Output = \Debouncer_11:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_700, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_11:DEBOUNCER[0]:d_sync_1\ * Net_644
            + \Debouncer_11:DEBOUNCER[0]:d_sync_1\ * !Net_644
        );
        Output = Net_700 (fanout=1)

    MacroCell: Name=Net_643, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_531
        );
        Output = Net_643 (fanout=3)

    MacroCell: Name=\Debouncer_10:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_643
        );
        Output = \Debouncer_10:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_699, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_10:DEBOUNCER[0]:d_sync_1\ * Net_643
            + \Debouncer_10:DEBOUNCER[0]:d_sync_1\ * !Net_643
        );
        Output = Net_699 (fanout=1)

    MacroCell: Name=Net_642, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_525
        );
        Output = Net_642 (fanout=3)

    MacroCell: Name=\Debouncer_9:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_642
        );
        Output = \Debouncer_9:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_698, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_9:DEBOUNCER[0]:d_sync_1\ * Net_642
            + \Debouncer_9:DEBOUNCER[0]:d_sync_1\ * !Net_642
        );
        Output = Net_698 (fanout=1)

    MacroCell: Name=Net_625, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_519
        );
        Output = Net_625 (fanout=3)

    MacroCell: Name=\Debouncer_8:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_625
        );
        Output = \Debouncer_8:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_697, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_8:DEBOUNCER[0]:d_sync_1\ * Net_625
            + \Debouncer_8:DEBOUNCER[0]:d_sync_1\ * !Net_625
        );
        Output = Net_697 (fanout=1)

    MacroCell: Name=Net_612, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_513
        );
        Output = Net_612 (fanout=3)

    MacroCell: Name=\Debouncer_7:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612
        );
        Output = \Debouncer_7:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_696, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_7:DEBOUNCER[0]:d_sync_1\ * Net_612
            + \Debouncer_7:DEBOUNCER[0]:d_sync_1\ * !Net_612
        );
        Output = Net_696 (fanout=1)

    MacroCell: Name=Net_623, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_507
        );
        Output = Net_623 (fanout=3)

    MacroCell: Name=\Debouncer_6:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_623
        );
        Output = \Debouncer_6:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_695, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_6:DEBOUNCER[0]:d_sync_1\ * Net_623
            + \Debouncer_6:DEBOUNCER[0]:d_sync_1\ * !Net_623
        );
        Output = Net_695 (fanout=1)

    MacroCell: Name=Net_622, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_501
        );
        Output = Net_622 (fanout=3)

    MacroCell: Name=\Debouncer_5:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_622
        );
        Output = \Debouncer_5:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_694, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_5:DEBOUNCER[0]:d_sync_1\ * Net_622
            + \Debouncer_5:DEBOUNCER[0]:d_sync_1\ * !Net_622
        );
        Output = Net_694 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\KeyNote_Low:sts:sts_reg\
        PORT MAP (
            status_7 => Net_625 ,
            status_6 => Net_612 ,
            status_5 => Net_623 ,
            status_4 => Net_622 ,
            status_3 => Net_620 ,
            status_2 => Net_386 ,
            status_1 => Net_652 ,
            status_0 => Net_617 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\KeyNote_High:sts:sts_reg\
        PORT MAP (
            status_5 => Net_647 ,
            status_4 => Net_646 ,
            status_3 => Net_645 ,
            status_2 => Net_644 ,
            status_1 => Net_643 ,
            status_0 => Net_642 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Wave_Out:DMA\
        PORT MAP (
            dmareq => \Wave_Out:Net_12_local\ ,
            termin => zero ,
            termout => \Wave_Out:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Button_Switch
        PORT MAP (
            interrupt => Net_689 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Waveform_ISR
        PORT MAP (
            interrupt => Net_751 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   19 :   53 :   72 : 26.39 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   45 :  147 :  192 : 23.44 %
  Unique P-terms              :   58 :  326 :  384 : 15.10 %
  Total P-terms               :   58 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Fs(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : SaxKeys(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : SaxKeys(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SaxKeys(10) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : SaxKeys(11) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : SaxKeys(12) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SaxKeys(13) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SaxKeys(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : SaxKeys(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SaxKeys(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SaxKeys(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SaxKeys(6) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SaxKeys(7) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SaxKeys(8) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SaxKeys(9) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Waveform(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \DACBuffer:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \Wave_Out:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 88% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Fs(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : SaxKeys(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : SaxKeys(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SaxKeys(10) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : SaxKeys(11) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : SaxKeys(12) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SaxKeys(13) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SaxKeys(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : SaxKeys(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SaxKeys(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SaxKeys(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SaxKeys(6) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SaxKeys(7) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SaxKeys(8) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SaxKeys(9) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Waveform(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \DACBuffer:ABuf\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \Wave_Out:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.383ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_757 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_755 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \Wave_Out:VDAC8:Net_77\ {
  }
}
Map of item to net {
  p0_1                                             -> Net_757
  opamp_0_vminus_x_p0_1                            -> Net_757
  opamp_0_vminus                                   -> Net_757
  vidac_2_vout                                     -> Net_755
  agl5_x_vidac_2_vout                              -> Net_755
  agl5                                             -> Net_755
  agl5_x_opamp_0_vplus                             -> Net_755
  opamp_0_vplus                                    -> Net_755
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.284ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   19 :   29 :   48 :  39.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.26
                   Pterms :            3.05
               Macrocells :            2.37
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       5.18 :       4.09
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_642, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_525
        );
        Output = Net_642 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_698, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_9:DEBOUNCER[0]:d_sync_1\ * Net_642
            + \Debouncer_9:DEBOUNCER[0]:d_sync_1\ * !Net_642
        );
        Output = Net_698 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_9:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_642
        );
        Output = \Debouncer_9:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_702, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_13:DEBOUNCER[0]:d_sync_1\ * Net_646
            + \Debouncer_13:DEBOUNCER[0]:d_sync_1\ * !Net_646
        );
        Output = Net_702 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_13:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_646
        );
        Output = \Debouncer_13:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_646, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_555
        );
        Output = Net_646 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_701, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_12:DEBOUNCER[0]:d_sync_1\ * Net_645
            + \Debouncer_12:DEBOUNCER[0]:d_sync_1\ * !Net_645
        );
        Output = Net_701 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_12:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_645
        );
        Output = \Debouncer_12:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_645, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_549
        );
        Output = Net_645 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_620
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_693, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_4:DEBOUNCER[0]:d_sync_1\ * Net_620
            + \Debouncer_4:DEBOUNCER[0]:d_sync_1\ * !Net_620
        );
        Output = Net_693 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\KeyNote_High:sts:sts_reg\
    PORT MAP (
        status_5 => Net_647 ,
        status_4 => Net_646 ,
        status_3 => Net_645 ,
        status_2 => Net_644 ,
        status_1 => Net_643 ,
        status_0 => Net_642 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_691, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_1\ * Net_652
            + \Debouncer_2:DEBOUNCER[0]:d_sync_1\ * !Net_652
        );
        Output = Net_691 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_14:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_647
        );
        Output = \Debouncer_14:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_10:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_643
        );
        Output = \Debouncer_10:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_703, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_14:DEBOUNCER[0]:d_sync_1\ * Net_647
            + \Debouncer_14:DEBOUNCER[0]:d_sync_1\ * !Net_647
        );
        Output = Net_703 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_699, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_10:DEBOUNCER[0]:d_sync_1\ * Net_643
            + \Debouncer_10:DEBOUNCER[0]:d_sync_1\ * !Net_643
        );
        Output = Net_699 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_647, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_561
        );
        Output = Net_647 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_652
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_643, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_531
        );
        Output = Net_643 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_689, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_693 * !Net_703 * !Net_702 * !Net_701 * !Net_700 * !Net_699 * 
              !Net_698 * !Net_697 * !Net_696 * !Net_695 * !Net_694 * 
              Net_689_split
        );
        Output = Net_689 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_689_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_690 * !Net_691 * !Net_692
        );
        Output = Net_689_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_690, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\ * Net_617
            + \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_617
        );
        Output = Net_690 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_617
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_644, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_537
        );
        Output = Net_644 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_700, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_11:DEBOUNCER[0]:d_sync_1\ * Net_644
            + \Debouncer_11:DEBOUNCER[0]:d_sync_1\ * !Net_644
        );
        Output = Net_700 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_11:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_644
        );
        Output = \Debouncer_11:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_694, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_5:DEBOUNCER[0]:d_sync_1\ * Net_622
            + \Debouncer_5:DEBOUNCER[0]:d_sync_1\ * !Net_622
        );
        Output = Net_694 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_5:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_622
        );
        Output = \Debouncer_5:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_625, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_519
        );
        Output = Net_625 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_697, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_8:DEBOUNCER[0]:d_sync_1\ * Net_625
            + \Debouncer_8:DEBOUNCER[0]:d_sync_1\ * !Net_625
        );
        Output = Net_697 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_8:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_625
        );
        Output = \Debouncer_8:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_652, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387
        );
        Output = Net_652 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_620, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_495
        );
        Output = Net_620 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_695, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_6:DEBOUNCER[0]:d_sync_1\ * Net_623
            + \Debouncer_6:DEBOUNCER[0]:d_sync_1\ * !Net_623
        );
        Output = Net_695 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_6:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_623
        );
        Output = \Debouncer_6:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_623, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_507
        );
        Output = Net_623 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_617, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_381
        );
        Output = Net_617 (fanout=3)
        Properties               : 
        {
        }
}

statuscell: Name =\KeyNote_Low:sts:sts_reg\
    PORT MAP (
        status_7 => Net_625 ,
        status_6 => Net_612 ,
        status_5 => Net_623 ,
        status_4 => Net_622 ,
        status_3 => Net_620 ,
        status_2 => Net_386 ,
        status_1 => Net_652 ,
        status_0 => Net_617 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_692, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_3:DEBOUNCER[0]:d_sync_1\ * Net_386
            + \Debouncer_3:DEBOUNCER[0]:d_sync_1\ * !Net_386
        );
        Output = Net_692 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_386
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_386, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_393
        );
        Output = Net_386 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_696, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_7:DEBOUNCER[0]:d_sync_1\ * Net_612
            + \Debouncer_7:DEBOUNCER[0]:d_sync_1\ * !Net_612
        );
        Output = Net_696 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_7:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612
        );
        Output = \Debouncer_7:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_612, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_513
        );
        Output = Net_612 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_622, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_501
        );
        Output = Net_622 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Button_Switch
        PORT MAP (
            interrupt => Net_689 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Waveform_ISR
        PORT MAP (
            interrupt => Net_751 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Wave_Out:DMA\
        PORT MAP (
            dmareq => \Wave_Out:Net_12_local\ ,
            termin => zero ,
            termout => \Wave_Out:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Waveform(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Waveform(0)__PA ,
        analog_term => Net_757 ,
        annotation => Net_316 ,
        pad => Waveform(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Fs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Fs(0)__PA ,
        pad => Fs(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = SaxKeys(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(0)__PA ,
        fb => Net_381 ,
        annotation => Net_743 ,
        pad => SaxKeys(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SaxKeys(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(1)__PA ,
        fb => Net_387 ,
        annotation => Net_742 ,
        pad => SaxKeys(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SaxKeys(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(2)__PA ,
        fb => Net_393 ,
        annotation => Net_741 ,
        pad => SaxKeys(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SaxKeys(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(3)__PA ,
        fb => Net_495 ,
        annotation => Net_740 ,
        pad => SaxKeys(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SaxKeys(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(4)__PA ,
        fb => Net_501 ,
        annotation => Net_739 ,
        pad => SaxKeys(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SaxKeys(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(5)__PA ,
        fb => Net_507 ,
        annotation => Net_738 ,
        pad => SaxKeys(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SaxKeys(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(6)__PA ,
        fb => Net_513 ,
        annotation => Net_737 ,
        pad => SaxKeys(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SaxKeys(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(7)__PA ,
        fb => Net_519 ,
        annotation => Net_736 ,
        pad => SaxKeys(7)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SaxKeys(8)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(8)__PA ,
        fb => Net_525 ,
        annotation => Net_735 ,
        pad => SaxKeys(8)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SaxKeys(9)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(9)__PA ,
        fb => Net_531 ,
        annotation => Net_734 ,
        pad => SaxKeys(9)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SaxKeys(10)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(10)__PA ,
        fb => Net_537 ,
        annotation => Net_733 ,
        pad => SaxKeys(10)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SaxKeys(11)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(11)__PA ,
        fb => Net_549 ,
        annotation => Net_732 ,
        pad => SaxKeys(11)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SaxKeys(12)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(12)__PA ,
        fb => Net_555 ,
        annotation => Net_731 ,
        pad => SaxKeys(12)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SaxKeys(13)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(13)__PA ,
        fb => Net_561 ,
        annotation => Net_730 ,
        pad => SaxKeys(13)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Wave_Out:Net_12\ ,
            dclk_0 => \Wave_Out:Net_12_local\ ,
            dclk_glb_1 => Net_659 ,
            dclk_1 => Net_659_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Waveform_Send:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Waveform_Send:Net_51\ ,
            cmp => \Waveform_Send:Net_261\ ,
            irq => Net_751 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Wave_Out:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \Wave_Out:Net_12_local\ ,
            vout => Net_755 ,
            iout => \Wave_Out:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\DACBuffer:ABuf\
        PORT MAP (
            vplus => Net_755 ,
            vminus => Net_757 ,
            vout => Net_757 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+----------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG | Waveform(0) | Analog(Net_757)
-----+-----+-------+-----------+------------------+-------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       Fs(0) | 
-----+-----+-------+-----------+------------------+-------------+----------------
   4 |   0 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(0) | FB(Net_381)
     |   1 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(1) | FB(Net_387)
     |   2 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(2) | FB(Net_393)
     |   3 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(3) | FB(Net_495)
     |   4 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(4) | FB(Net_501)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(5) | FB(Net_507)
     |   6 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(6) | FB(Net_513)
     |   7 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(7) | FB(Net_519)
-----+-----+-------+-----------+------------------+-------------+----------------
   5 |   0 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(8) | FB(Net_525)
     |   1 |     * |      NONE |    RES_PULL_DOWN |  SaxKeys(9) | FB(Net_531)
     |   2 |     * |      NONE |    RES_PULL_DOWN | SaxKeys(10) | FB(Net_537)
     |   3 |     * |      NONE |    RES_PULL_DOWN | SaxKeys(11) | FB(Net_549)
     |   4 |     * |      NONE |    RES_PULL_DOWN | SaxKeys(12) | FB(Net_555)
     |   5 |     * |      NONE |    RES_PULL_DOWN | SaxKeys(13) | FB(Net_561)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.049ms
Digital Placement phase: Elapsed time ==> 1s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "KeysToNote_r.vh2" --pcf-path "KeysToNote.pco" --des-name "KeysToNote" --dsf-path "KeysToNote.dsf" --sdc-path "KeysToNote.sdc" --lib-path "KeysToNote_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.483ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in KeysToNote_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.304ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.569ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.569ms
API generation phase: Elapsed time ==> 1s.033ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.001ms
