
#define DPORT_ROM_CTRL_0_REG (REG_DPORT_BASE + 0x000)
#define DPORT_ROM_FO 0x00000003
#define DPORT_ROM_FO_S 0

#define DPORT_ROM_CTRL_1_REG (REG_DPORT_BASE + 0x004)
#define DPORT_ROM_PD 0x00000003
#define DPORT_ROM_PD_S 0

#define DPORT_SRAM_CTRL_0_REG (REG_DPORT_BASE + 0x008)
#define DPORT_SRAM_FO 0x003FFFFF
#define DPORT_SRAM_FO_S 0

#define DPORT_SRAM_CTRL_1_REG (REG_DPORT_BASE + 0x00C)
#define DPORT_SRAM_PD 0x003FFFFF
#define DPORT_SRAM_PD_S 0

#define DPORT_CPU_PERI_CLK_EN_REG (REG_DPORT_BASE + 0x010)
#define DPORT_CLK_EN_DEDICATED_GPIO (BIT(7))
#define DPORT_CLK_EN_DEDICATED_GPIO_S 7
#define DPORT_CLK_EN_ASSIST_DEBUG (BIT(6))
#define DPORT_CLK_EN_ASSIST_DEBUG_S 6
#define DPORT_CLK_EN_DIGITAL_SIGNATURE (BIT(5))
#define DPORT_CLK_EN_DIGITAL_SIGNATURE_S 5
#define DPORT_CLK_EN_HMAC (BIT(4))
#define DPORT_CLK_EN_HMAC_S 4
#define DPORT_CLK_EN_SECURE_BOOT (BIT(3))
#define DPORT_CLK_EN_SECURE_BOOT_S 3
#define DPORT_CLK_EN_RSA (BIT(2))
#define DPORT_CLK_EN_RSA_S 2
#define DPORT_CLK_EN_SHA (BIT(1))
#define DPORT_CLK_EN_SHA_S 1
#define DPORT_CLK_EN_AES (BIT(0))
#define DPORT_CLK_EN_AES_S 0

#define DPORT_CPU_PERI_RST_EN_REG (REG_DPORT_BASE + 0x014)
#define DPORT_RST_EN_DEDICATED_GPIO (BIT(7))
#define DPORT_RST_EN_DEDICATED_GPIO_S 7
#define DPORT_RST_EN_ASSIST_DEBUG (BIT(6))
#define DPORT_RST_EN_ASSIST_DEBUG_S 6
#define DPORT_RST_EN_DIGITAL_SIGNATURE (BIT(5))
#define DPORT_RST_EN_DIGITAL_SIGNATURE_S 5
#define DPORT_RST_EN_HMAC (BIT(4))
#define DPORT_RST_EN_HMAC_S 4
#define DPORT_RST_EN_SECURE_BOOT (BIT(3))
#define DPORT_RST_EN_SECURE_BOOT_S 3
#define DPORT_RST_EN_RSA (BIT(2))
#define DPORT_RST_EN_RSA_S 2
#define DPORT_RST_EN_SHA (BIT(1))
#define DPORT_RST_EN_SHA_S 1
#define DPORT_RST_EN_AES (BIT(0))
#define DPORT_RST_EN_AES_S 0

#define DPORT_CPU_PER_CONF_REG (REG_DPORT_BASE + 0x018)
#define DPORT_CPU_WAIT_MODE_FORCE_ON (BIT(3))
#define DPORT_CPU_WAIT_MODE_FORCE_ON_S 3
#define DPORT_PLL_FREQ_SEL (BIT(2))
#define DPORT_PLL_FREQ_SEL_S 2
#define DPORT_CPUPERIOD_SEL 0x00000003
#define DPORT_CPUPERIOD_SEL_S 0

#define DPORT_JTAG_CTRL_0_REG (REG_DPORT_BASE + 0x01C)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0_S 0

#define DPORT_JTAG_CTRL_1_REG (REG_DPORT_BASE + 0x020)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1_S 0

#define DPORT_JTAG_CTRL_2_REG (REG_DPORT_BASE + 0x024)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2_S 0

#define DPORT_JTAG_CTRL_3_REG (REG_DPORT_BASE + 0x028)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3_S 0

#define DPORT_JTAG_CTRL_4_REG (REG_DPORT_BASE + 0x02C)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4_S 0

#define DPORT_JTAG_CTRL_5_REG (REG_DPORT_BASE + 0x030)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5_S 0

#define DPORT_JTAG_CTRL_6_REG (REG_DPORT_BASE + 0x034)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6_S 0

#define DPORT_JTAG_CTRL_7_REG (REG_DPORT_BASE + 0x038)
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7 0xFFFFFFFF
#define DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7_S 0

#define DPORT_MEM_PD_MASK_REG (REG_DPORT_BASE + 0x03C)
#define DPORT_LSLP_MEM_PD_MASK (BIT(0))
#define DPORT_LSLP_MEM_PD_MASK_S 0

#define DPORT_PERIP_CLK_EN0_REG (REG_DPORT_BASE + 0x040)
#define DPORT_SPI4_CLK_EN (BIT(31))
#define DPORT_SPI4_CLK_EN_S 31
#define DPORT_ADC2_ARB_CLK_EN (BIT(30))
#define DPORT_ADC2_ARB_CLK_EN_S 30
#define DPORT_SYSTIMER_CLK_EN (BIT(29))
#define DPORT_SYSTIMER_CLK_EN_S 29
#define DPORT_APB_SARADC_CLK_EN (BIT(28))
#define DPORT_APB_SARADC_CLK_EN_S 28
#define DPORT_SPI3_DMA_CLK_EN (BIT(27))
#define DPORT_SPI3_DMA_CLK_EN_S 27
#define DPORT_PWM3_CLK_EN (BIT(26))
#define DPORT_PWM3_CLK_EN_S 26
#define DPORT_PWM2_CLK_EN (BIT(25))
#define DPORT_PWM2_CLK_EN_S 25
#define DPORT_UART_MEM_CLK_EN (BIT(24))
#define DPORT_UART_MEM_CLK_EN_S 24
#define DPORT_USB_CLK_EN (BIT(23))
#define DPORT_USB_CLK_EN_S 23
#define DPORT_SPI2_DMA_CLK_EN (BIT(22))
#define DPORT_SPI2_DMA_CLK_EN_S 22
#define DPORT_I2S1_CLK_EN (BIT(21))
#define DPORT_I2S1_CLK_EN_S 21
#define DPORT_PWM1_CLK_EN (BIT(20))
#define DPORT_PWM1_CLK_EN_S 20
#define DPORT_CAN_CLK_EN (BIT(19))
#define DPORT_CAN_CLK_EN_S 19
#define DPORT_I2C_EXT1_CLK_EN (BIT(18))
#define DPORT_I2C_EXT1_CLK_EN_S 18
#define DPORT_PWM0_CLK_EN (BIT(17))
#define DPORT_PWM0_CLK_EN_S 17
#define DPORT_SPI3_CLK_EN (BIT(16))
#define DPORT_SPI3_CLK_EN_S 16
#define DPORT_TIMERGROUP1_CLK_EN (BIT(15))
#define DPORT_TIMERGROUP1_CLK_EN_S 15
#define DPORT_EFUSE_CLK_EN (BIT(14))
#define DPORT_EFUSE_CLK_EN_S 14
#define DPORT_TIMERGROUP_CLK_EN (BIT(13))
#define DPORT_TIMERGROUP_CLK_EN_S 13
#define DPORT_UHCI1_CLK_EN (BIT(12))
#define DPORT_UHCI1_CLK_EN_S 12
#define DPORT_LEDC_CLK_EN (BIT(11))
#define DPORT_LEDC_CLK_EN_S 11
#define DPORT_PCNT_CLK_EN (BIT(10))
#define DPORT_PCNT_CLK_EN_S 10
#define DPORT_RMT_CLK_EN (BIT(9))
#define DPORT_RMT_CLK_EN_S 9
#define DPORT_UHCI0_CLK_EN (BIT(8))
#define DPORT_UHCI0_CLK_EN_S 8
#define DPORT_I2C_EXT0_CLK_EN (BIT(7))
#define DPORT_I2C_EXT0_CLK_EN_S 7
#define DPORT_SPI2_CLK_EN (BIT(6))
#define DPORT_SPI2_CLK_EN_S 6
#define DPORT_UART1_CLK_EN (BIT(5))
#define DPORT_UART1_CLK_EN_S 5
#define DPORT_I2S0_CLK_EN (BIT(4))
#define DPORT_I2S0_CLK_EN_S 4
#define DPORT_WDG_CLK_EN (BIT(3))
#define DPORT_WDG_CLK_EN_S 3
#define DPORT_UART_CLK_EN (BIT(2))
#define DPORT_UART_CLK_EN_S 2
#define DPORT_SPI01_CLK_EN (BIT(1))
#define DPORT_SPI01_CLK_EN_S 1
#define DPORT_TIMERS_CLK_EN (BIT(0))
#define DPORT_TIMERS_CLK_EN_S 0

#define DPORT_PERIP_CLK_EN1_REG (REG_DPORT_BASE + 0x044)
#define DPORT_SPI_SHARED_DMA_CLK_EN (BIT(0))
#define DPORT_SPI_SHARED_DMA_CLK_EN_S 0

#define DPORT_PERIP_RST_EN0_REG (REG_DPORT_BASE + 0x048)
#define DPORT_SPI4_RST (BIT(31))
#define DPORT_SPI4_RST_S 31
#define DPORT_ADC2_ARB_RST (BIT(30))
#define DPORT_ADC2_ARB_RST_S 30
#define DPORT_SYSTIMER_RST (BIT(29))
#define DPORT_SYSTIMER_RST_S 29
#define DPORT_APB_SARADC_RST (BIT(28))
#define DPORT_APB_SARADC_RST_S 28
#define DPORT_SPI3_DMA_RST (BIT(27))
#define DPORT_SPI3_DMA_RST_S 27
#define DPORT_PWM3_RST (BIT(26))
#define DPORT_PWM3_RST_S 26
#define DPORT_PWM2_RST (BIT(25))
#define DPORT_PWM2_RST_S 25
#define DPORT_UART_MEM_RST (BIT(24))
#define DPORT_UART_MEM_RST_S 24
#define DPORT_USB_RST (BIT(23))
#define DPORT_USB_RST_S 23
#define DPORT_SPI2_DMA_RST (BIT(22))
#define DPORT_SPI2_DMA_RST_S 22
#define DPORT_I2S1_RST (BIT(21))
#define DPORT_I2S1_RST_S 21
#define DPORT_PWM1_RST (BIT(20))
#define DPORT_PWM1_RST_S 20
#define DPORT_CAN_RST (BIT(19))
#define DPORT_CAN_RST_S 19
#define DPORT_I2C_EXT1_RST (BIT(18))
#define DPORT_I2C_EXT1_RST_S 18
#define DPORT_PWM0_RST (BIT(17))
#define DPORT_PWM0_RST_S 17
#define DPORT_SPI3_RST (BIT(16))
#define DPORT_SPI3_RST_S 16
#define DPORT_TIMERGROUP1_RST (BIT(15))
#define DPORT_TIMERGROUP1_RST_S 15
#define DPORT_EFUSE_RST (BIT(14))
#define DPORT_EFUSE_RST_S 14
#define DPORT_TIMERGROUP_RST (BIT(13))
#define DPORT_TIMERGROUP_RST_S 13
#define DPORT_UHCI1_RST (BIT(12))
#define DPORT_UHCI1_RST_S 12
#define DPORT_LEDC_RST (BIT(11))
#define DPORT_LEDC_RST_S 11
#define DPORT_PCNT_RST (BIT(10))
#define DPORT_PCNT_RST_S 10
#define DPORT_RMT_RST (BIT(9))
#define DPORT_RMT_RST_S 9
#define DPORT_UHCI0_RST (BIT(8))
#define DPORT_UHCI0_RST_S 8
#define DPORT_I2C_EXT0_RST (BIT(7))
#define DPORT_I2C_EXT0_RST_S 7
#define DPORT_SPI2_RST (BIT(6))
#define DPORT_SPI2_RST_S 6
#define DPORT_UART1_RST (BIT(5))
#define DPORT_UART1_RST_S 5
#define DPORT_I2S0_RST (BIT(4))
#define DPORT_I2S0_RST_S 4
#define DPORT_WDG_RST (BIT(3))
#define DPORT_WDG_RST_S 3
#define DPORT_UART_RST (BIT(2))
#define DPORT_UART_RST_S 2
#define DPORT_SPI01_RST (BIT(1))
#define DPORT_SPI01_RST_S 1
#define DPORT_TIMERS_RST (BIT(0))
#define DPORT_TIMERS_RST_S 0

#define DPORT_PERIP_RST_EN1_REG (REG_DPORT_BASE + 0x04C)
#define DPORT_SPI_SHARED_DMA_RST (BIT(0))
#define DPORT_SPI_SHARED_DMA_RST_S 0

#define DPORT_BT_LPCK_DIV_INT_REG (REG_DPORT_BASE + 0x050)
#define DPORT_BT_LPCK_DIV_NUM 0x00000FFF
#define DPORT_BT_LPCK_DIV_NUM_S 0

#define DPORT_BT_LPCK_DIV_FRAC_REG (REG_DPORT_BASE + 0x054)
#define DPORT_LPCLK_RTC_EN (BIT(28))
#define DPORT_LPCLK_RTC_EN_S 28
#define DPORT_LPCLK_SEL_XTAL32K (BIT(27))
#define DPORT_LPCLK_SEL_XTAL32K_S 27
#define DPORT_LPCLK_SEL_XTAL (BIT(26))
#define DPORT_LPCLK_SEL_XTAL_S 26
#define DPORT_LPCLK_SEL_8M (BIT(25))
#define DPORT_LPCLK_SEL_8M_S 25
#define DPORT_LPCLK_SEL_RTC_SLOW (BIT(24))
#define DPORT_LPCLK_SEL_RTC_SLOW_S 24
#define DPORT_BT_LPCK_DIV_A 0x00000FFF
#define DPORT_BT_LPCK_DIV_A_S 12
#define DPORT_BT_LPCK_DIV_B 0x00000FFF
#define DPORT_BT_LPCK_DIV_B_S 0

#define DPORT_CPU_INTR_FROM_CPU_0_REG (REG_DPORT_BASE + 0x058)
#define DPORT_CPU_INTR_FROM_CPU_0 (BIT(0))
#define DPORT_CPU_INTR_FROM_CPU_0_S 0

#define DPORT_CPU_INTR_FROM_CPU_1_REG (REG_DPORT_BASE + 0x05C)
#define DPORT_CPU_INTR_FROM_CPU_1 (BIT(0))
#define DPORT_CPU_INTR_FROM_CPU_1_S 0

#define DPORT_CPU_INTR_FROM_CPU_2_REG (REG_DPORT_BASE + 0x060)
#define DPORT_CPU_INTR_FROM_CPU_2 (BIT(0))
#define DPORT_CPU_INTR_FROM_CPU_2_S 0

#define DPORT_CPU_INTR_FROM_CPU_3_REG (REG_DPORT_BASE + 0x064)
#define DPORT_CPU_INTR_FROM_CPU_3 (BIT(0))
#define DPORT_CPU_INTR_FROM_CPU_3_S 0

#define DPORT_RSA_PD_CTRL_REG (REG_DPORT_BASE + 0x068)
#define DPORT_RSA_MEM_PD (BIT(0))
#define DPORT_RSA_MEM_PD_S 0

#define DPORT_SPI_SHARED_DMA_SEL_REG (REG_DPORT_BASE + 0x06C)
#define DPORT_SPI_SHARED_DMA_SEL (BIT(0))
#define DPORT_SPI_SHARED_DMA_SEL_S 0

#define DPORT_BUSTOEXTMEM_ENA_REG (REG_DPORT_BASE + 0x070)
#define DPORT_BUSTOEXTMEM_ENA (BIT(0))
#define DPORT_BUSTOEXTMEM_ENA_S 0

#define DPORT_CACHE_CONTROL_REG (REG_DPORT_BASE + 0x074)
#define DPORT_PRO_CACHE_RESET (BIT(2))
#define DPORT_PRO_CACHE_RESET_S 2
#define DPORT_PRO_DCACHE_CLK_ON (BIT(1))
#define DPORT_PRO_DCACHE_CLK_ON_S 1
#define DPORT_PRO_ICACHE_CLK_ON (BIT(0))
#define DPORT_PRO_ICACHE_CLK_ON_S 0

#define DPORT_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG (REG_DPORT_BASE + 0x078)
#define DPORT_ENABLE_DOWNLOAD_MANUAL_ENCRYPT (BIT(3))
#define DPORT_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S 3
#define DPORT_ENABLE_DOWNLOAD_G0CB_DECRYPT (BIT(2))
#define DPORT_ENABLE_DOWNLOAD_G0CB_DECRYPT_S 2
#define DPORT_ENABLE_DOWNLOAD_DB_ENCRYPT (BIT(1))
#define DPORT_ENABLE_DOWNLOAD_DB_ENCRYPT_S 1
#define DPORT_ENABLE_SPI_MANUAL_ENCRYPT (BIT(0))
#define DPORT_ENABLE_SPI_MANUAL_ENCRYPT_S 0

#define DPORT_RTC_FASTMEM_CONFIG_REG (REG_DPORT_BASE + 0x07C)
#define DPORT_RTC_MEM_CRC_FINISH (BIT(31))
#define DPORT_RTC_MEM_CRC_FINISH_S 31
#define DPORT_RTC_MEM_CRC_LEN 0x000007FF
#define DPORT_RTC_MEM_CRC_LEN_S 20
#define DPORT_RTC_MEM_CRC_ADDR 0x000007FF
#define DPORT_RTC_MEM_CRC_ADDR_S 9
#define DPORT_RTC_MEM_CRC_START (BIT(8))
#define DPORT_RTC_MEM_CRC_START_S 8

#define DPORT_RTC_FASTMEM_CRC_REG (REG_DPORT_BASE + 0x080)
#define DPORT_RTC_MEM_CRC_RES 0xFFFFFFFF
#define DPORT_RTC_MEM_CRC_RES_S 0

#define DPORT_REDUNDANT_ECO_CTRL_REG (REG_DPORT_BASE + 0x084)
#define DPORT_REDUNDANT_ECO_RESULT (BIT(1))
#define DPORT_REDUNDANT_ECO_RESULT_S 1
#define DPORT_REDUNDANT_ECO_DRIVE (BIT(0))
#define DPORT_REDUNDANT_ECO_DRIVE_S 0

#define DPORT_CLOCK_GATE_REG (REG_DPORT_BASE + 0x088)
#define DPORT_CLK_EN (BIT(0))
#define DPORT_CLK_EN_S 0

#define DPORT_SYSTEM_REG_DATE_REG (REG_DPORT_BASE + 0xFFC)
#define DPORT_SYSTEM_DATE 0x0FFFFFFF
#define DPORT_SYSTEM_DATE_S 0
#define DPORT_SYSTEM_DATE_VERSION 0x1810300
