rom18.v,verilog,xil_defaultlib,../../../../ldpc_ru_encoder.gen/sources_1/ip/rom18/sim/rom18.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
