<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001220A1-20030102-D00000.TIF SYSTEM "US20030001220A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00001.TIF SYSTEM "US20030001220A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00002.TIF SYSTEM "US20030001220A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00003.TIF SYSTEM "US20030001220A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00004.TIF SYSTEM "US20030001220A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00005.TIF SYSTEM "US20030001220A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00006.TIF SYSTEM "US20030001220A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00007.TIF SYSTEM "US20030001220A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00008.TIF SYSTEM "US20030001220A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001220A1-20030102-D00009.TIF SYSTEM "US20030001220A1-20030102-D00009.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001220</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10226487</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020822</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L029/94</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>412000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor chip having both polycide and salicide gates and methods for making same</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10226487</doc-number>
<kind-code>A1</kind-code>
<document-date>20020822</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09522246</doc-number>
<document-date>20000309</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Itzhak</given-name>
<family-name>Edrei</family-name>
</name>
<residence>
<residence-non-us>
<city>Haifa</city>
<country-code>IL</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Efraim</given-name>
<family-name>Aloni</family-name>
</name>
<residence>
<residence-non-us>
<city>Haifa</city>
<country-code>IL</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>BEVER HOFFMAN &amp; HARMS, LLP</name-1>
<name-2></name-2>
<address>
<address-1>2099 GATEWAY PLACE</address-1>
<address-2>SUITE 320</address-2>
<city>SAN JOSE</city>
<state>CA</state>
<postalcode>951101017</postalcode>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor process is provided that creates transistors having polycide gates in a first region of a semiconductor substrate and transistors having salicide gates in a second region of the semiconductor substrate. A polysilicon layer having a first portion in the first region and a second portion in the second region is formed over the semiconductor substrate. Then, a first dielectric layer is formed over the second portion of the polysilicon layer. Metal silicide is deposited over first portion of the polysilicon layer and the first dielectric layer. The metal silicide overlying the first dielectric layer is removed as is the first dielectric layer. The metal silicide and the polysilicon layer are etched to form polycide gates in the first region and polysilicon gates in the second region. A second dielectric layer is formed over the first region. Refractory metal is then deposited over the resulting structure and reacted. As a result, salicide is formed on the polysilicon gates of the second region. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">CROSS-REFERENCE TO RELATED APPLICATIONS </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is a divisional of application Ser. No. 09/522,246 filed Mar. 9, 2000 entitled &ldquo;SEMICONDUCTOR CHIP HAVING BOTH POLYCIDE AND SALICIDE GATES AND METHODS FOR MAKING SAME&rdquo;, by Itzhak Edrei, et al. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This application relates to co-pending application Ser. No. 09/522,245 filed Mar. 9, 2000 entitled &ldquo;METHODS FOR MAKING SEMICONDUCTOR CHIP HAVING BOTH SELF ALIGNED SILICIDE REGIONS AND NON-SELF ALIGNED SILICIDE REGIONS&rdquo;, by Efraim Aloni, owned by the assignee of this application and incorporated herein by reference. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> This application also relates to U.S. Pat. No. 6,174,758 issued Jan. 16, 2001, entitled &ldquo;SEMICONDUCTOR CHIP HAVING FIELDLESS ARRAY WITH SALICIDE GATES AND METHOD FOR MAKING SAME&rdquo; by Nachumovsky, et al., owned by the assignee of this application and incorporated herein by reference.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The present invention relates to the fabrication of gate electrodes of a semiconductor device. More specifically, the present invention relates to the fabrication of transistors having polycide and salicide gate electrodes on the same semiconductor chip. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross sectional view of a conventional n-channel field effect transistor <highlight><bold>100</bold></highlight>. Transistor <highlight><bold>100</bold></highlight>, which is formed in semiconductor substrate <highlight><bold>101</bold></highlight>, includes n&plus; type source and drain regions <highlight><bold>102</bold></highlight> and <highlight><bold>103</bold></highlight>, p-type channel region <highlight><bold>104</bold></highlight>, gate oxide layer <highlight><bold>105</bold></highlight>, conductively doped polycrystalline silicon (polysilicon) layer <highlight><bold>106</bold></highlight> and tungsten silicide (WSi) layer <highlight><bold>107</bold></highlight>. Together, polysilicon layer <highlight><bold>106</bold></highlight> and tungsten silicide layer <highlight><bold>107</bold></highlight> form a gate electrode <highlight><bold>108</bold></highlight>. The combined polysilicontungsten silicide structure is commonly referred to as polycide. Polycide is typically formed by depositing a blanket layer of polysilicon, and then depositing a layer of refractory metal silicide, such as tungsten silicide, over the polysilicon layer. The resulting structure is then annealed and etched to form the desired conductive elements (e.g., gate electrodes). </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross sectional view of a conventional n-channel field effect transistor <highlight><bold>200</bold></highlight>. Transistor <highlight><bold>200</bold></highlight>, which is formed in semiconductor substrate <highlight><bold>201</bold></highlight>, includes n&plus; type source and drain regions <highlight><bold>202</bold></highlight> and <highlight><bold>203</bold></highlight>, p-type channel region <highlight><bold>204</bold></highlight>, gate oxide layer <highlight><bold>205</bold></highlight>, polysilicon layer <highlight><bold>206</bold></highlight> and titanium silicide (TiSi) layers <highlight><bold>207</bold></highlight>S, <highlight><bold>207</bold></highlight>G, and <highlight><bold>207</bold></highlight>D. Together, polysilicon layer <highlight><bold>206</bold></highlight> and titanium silicide layer <highlight><bold>207</bold></highlight>G form a gate electrode <highlight><bold>208</bold></highlight>. The combined polysilicon/titanium silicide structure is commonly referred to as salicide. Note that titanium silicide layers <highlight><bold>207</bold></highlight>S and <highlight><bold>207</bold></highlight>D are located over source and drain regions <highlight><bold>202</bold></highlight> and <highlight><bold>203</bold></highlight>, respectively. Titanium silicide layers <highlight><bold>207</bold></highlight>S and <highlight><bold>207</bold></highlight>D reduce the contact resistance to source and drain regions <highlight><bold>202</bold></highlight> and <highlight><bold>203</bold></highlight> respectively. The salicide layers are typically formed by exposing the upper surfaces of source region <highlight><bold>202</bold></highlight>, drain region <highlight><bold>203</bold></highlight>, and polysilicon layer <highlight><bold>206</bold></highlight>. A layer of titanium is then blanket deposited over the resulting structure. A heat treatment is then performed, causing the titanium to react with the underlying regions of polysilicon and silicon (i.e., source region <highlight><bold>202</bold></highlight>, drain region <highlight><bold>203</bold></highlight> and polysilicon layer <highlight><bold>206</bold></highlight>), thereby forming titanium silicide layers <highlight><bold>207</bold></highlight>S, <highlight><bold>207</bold></highlight>G, and <highlight><bold>207</bold></highlight>D. As a result, the silicide layers <highlight><bold>207</bold></highlight>S, <highlight><bold>207</bold></highlight>G, and <highlight><bold>207</bold></highlight>D are self-aligned with the underlying silicon regions. Self-aligned silicide layers are usually referred to as salicide layers. Thus, titanium silicide layers <highlight><bold>207</bold></highlight>S, <highlight><bold>207</bold></highlight>G, and <highlight><bold>207</bold></highlight>D, are usually referred to as titanium salicide layers. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The processing requirements of polycide and salicide gate electrodes are inconsistent with one another. As a result, these two types of gate electrodes are not typically used on the same chip. Moreover, there has been no motivation to use both types of gate electrodes on the same chip. However, it may become desirable to have methods for forming both polycide and salicide gate electrodes on the same chip. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Accordingly, the present invention provides efficient processes for fabricating transistors having polycide gates and transistors having salicide gates on the same wafer. Specifically, in accordance with one embodiment of the present invention, a gate oxide layer or multiple gate oxide layers are formed on a semiconductor substrate. Then, a polysilicon layer having a first portion and a second portion is deposited over the gate oxide layer. A first dielectric layer is formed on the second portion of the polysilicon layer. A metal silicide layer is deposited over the first portion of the polysilicon layer and the first dielectric layer. The portion of the metal silicide layer over the first dielectric is removed. Then, the first dielectric layer is also removed. The metal silicide layer and the polysilicon layer are etched to form one or more polycide gate electrodes and one or more polysilicon gates. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Source and drain regions for the transistors are formed using conventional techniques. Then a second dielectric layer is formed over the polycide gate electrodes and the source and drain regions of the polycide gate transistors. A metal layer is deposited over the resulting structure. The metal layer is reacted to form salicide layers with silicon in contact with the metal layer. Specifically, salicide layers are formed over the polysilicon gates and the source and drain regions of the salicide gate transistors. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> The above-described process steps advantageously enable transistors having polycide gates and transistors having salicide gates to be fabricated on the same semiconductor device. The present invention will be more fully understood in view of the following description and drawings.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross sectional view of a conventional transistor having a polycide gate. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross sectional view of a conventional transistor having a salicide gate. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>26</bold></highlight> are cross sectional views of the formation of a semiconductor device having a transistor with a polycide gate and a transistor with a salicide gate in accordance with one embodiment of the present invention. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> As semiconductor processes improve (i.e., use a smaller minimum line size) it becomes desirable to fabricate integrated circuits having devices from different technology sources and processes. For example, a system on a chip may include devices fabricated using a 0.5 micron process with devices using a 0.35 micron process. However, processing requirements may not be identical for the two processes. For example, a 0.5 micron process typically uses polycide gate structures, while a 0.35 micron process typically requires salicide gate structures. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The different methods used to form polycide gate structures and salicide gate structures may cause problems. For example, titanium may be deposited in undesirable locations in a field-less array region, thereby resulting in a short. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> However, it may be desirable to maintain certain regions with polycide and certain regions with salicide. For example, it may be desirable to fabricate logic region with salicide to improve speed (lower contact resistance), while it may be desirable to fabricate the a field-less array region with polycide if the field-less array region is an optical sensor that should not have reflective surfaces as would be caused by some refractory metal silicide such as titanium silicide. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Thus, the present invention provides a method to conveniently fabricate semiconductor devices having transistors having salicide gates and transistors having polycide gates. Specifically, FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>26</bold></highlight> illustrate a method in accordance with one embodiment of the present invention. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3, a</cross-reference> semiconductor substrate <highlight><bold>300</bold></highlight> is divided into a first region <highlight><bold>301</bold></highlight> and a second region <highlight><bold>302</bold></highlight>. First region <highlight><bold>301</bold></highlight> represents portions of semiconductor substrate <highlight><bold>300</bold></highlight> to be used for transistors having polycide gate structures. Second region <highlight><bold>302</bold></highlight> represents portions of semiconductor substrate to be used for transistors having salicide gate structures. However in some embodiments of the present invention transistors have salicide gates are interspersed with transistors having polycide gates. Although not shown, the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight> may contain field oxide to isolate different devices. A thin dielectric layer <highlight><bold>310</bold></highlight> is formed on the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight> to a thickness in the range of 50 to 140 &angst;. In the described embodiment, dielectric layer <highlight><bold>310</bold></highlight> is a gate oxide layer formed to a thickness of about 70 &angst;. Some embodiments of the present invention may include additional thin dielectric layers (not shown) on portions of semiconductor substrate <highlight><bold>300</bold></highlight>. For example, a second thin dielectric layer provides thicker gate oxides for certain transistors. The combined thickness of thin dielectric layer <highlight><bold>310</bold></highlight> and the second thin dielectric layer is typically in the range of 50-300 &angst;. Then, as shown in <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> polysilicon layer <highlight><bold>410</bold></highlight> is deposited over gate oxide layer <highlight><bold>310</bold></highlight> to a thickness in the range of 1000-3000 &angst;. In the described embodiment, polysilicon layer <highlight><bold>410</bold></highlight> has a thickness of about 2500 &angst;. Typically, polysilicon layer <highlight><bold>410</bold></highlight> is deposited using a low temperature process which forms amorphous silicon. For conciseness, the term &ldquo;polysilicon,&rdquo; as used herein, encompasses amorphous silicon. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Then as shown in <cross-reference target="DRAWINGS">FIG. 5, a</cross-reference> thin dielectric layer <highlight><bold>510</bold></highlight> is deposited over polysilicon layer <highlight><bold>410</bold></highlight> to a thickness in the range of 50-500 &angst;. In the described embodiment thin dielectric layer <highlight><bold>510</bold></highlight> is a TEOS oxide layer having a thickness of about 200 &angst;. Then, as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>., ion dopants, such as Arsenic, phosphor, or Boron, are implanted through thin dielectric layer <highlight><bold>510</bold></highlight> into polysilicon layer <highlight><bold>410</bold></highlight>. In the described embodiment, phosphor ions are implanted at a density of 2E14 ions/cm<highlight><superscript>2 </superscript></highlight>with an implantation energy of 40 KeV. After ion implantation, a thick dielectric layer <highlight><bold>710</bold></highlight> having a thickness in the range of 500-2500 &angst; is deposited over thin dielectric layer <highlight><bold>610</bold></highlight>. In the described embodiment, thick dielectric layer <highlight><bold>710</bold></highlight> is a TEOS oxide layer having a thickness of about 1800 &angst;. In some embodiments, semiconductor substrate <highlight><bold>300</bold></highlight> is annealed in a furnace at a temperature of 600-1000 degrees C. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> A layer of photoresist is then spun over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight>. The photoresist layer is exposed and developed to create a photoresist mask <highlight><bold>810</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 8</cross-reference>), which covers second region <highlight><bold>302</bold></highlight>. Semiconductor substrate <highlight><bold>300</bold></highlight> is then etched to remove any exposed dielectric. In the described embodiment, semiconductor substrate is etched using a BOE (Buffered oxide etch) at 24 degrees C. for 1-2 minutes. Thus as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the portions of thin dielectric layer <highlight><bold>510</bold></highlight> and thick dielectric layer <highlight><bold>710</bold></highlight> not covered by photoresist mask <highlight><bold>810</bold></highlight> are removed in the etching process. Therefore, polysilicon layer <highlight><bold>410</bold></highlight> in first region <highlight><bold>301</bold></highlight> is exposed. Photoresist mask <highlight><bold>810</bold></highlight> is removed using conventional techniques. Then, as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, semiconductor substrate <highlight><bold>300</bold></highlight> is baked in a furnace with POCL to further dope the exposed portions of polysilicon layer <highlight><bold>410</bold></highlight>. The portion of polysilicon layer <highlight><bold>410</bold></highlight> covered by thin dielectric layer <highlight><bold>510</bold></highlight> and thick dielectric layer <highlight><bold>710</bold></highlight> is not further doped. An oxide etch is used to remove any oxide that might have formed over the exposed portion of polysilicon layer <highlight><bold>410</bold></highlight>. The oxide etch may remove portions of thick dielectric layer <highlight><bold>710</bold></highlight>. However, the combined thickness of thin dielectric layer <highlight><bold>310</bold></highlight> and thick dielectric layer <highlight><bold>710</bold></highlight> should be in the range of 100-1500 &angst;. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> After the oxide etch, a refractory metal silicide layer <highlight><bold>1110</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 11</cross-reference>) is deposited over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight> to a thickness in the range of of 200-3000 &angst;. In the described embodiment, refractory metal silicide layer is a tungsten silicide (WSi) layer having a thickness of 1500 &angst;. A layer of photoresist is then spun over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight>. This photoresist layer is exposed and developed to create a photoresist mask <highlight><bold>1210</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 12</cross-reference>), which covers first region <highlight><bold>301</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 13, a</cross-reference> conventional silicide etching step using HBr and SF6 gas is performed on semiconductor substrate <highlight><bold>300</bold></highlight> to removed the exposed portions of refractory metal silicide layer <highlight><bold>1110</bold></highlight>. Then, as shown in <cross-reference target="DRAWINGS">FIG. 14, a</cross-reference> conventional dielectric etching process is used to remove the remaining portions of thin dielectric layer <highlight><bold>310</bold></highlight> and thick dielectric layer <highlight><bold>710</bold></highlight>. Then, photoresist mask <highlight><bold>1210</bold></highlight> is removed conventionally. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> A layer of photoresist is then spun over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight>. This photoresist layer is exposed and developed to create a photoresist mask <highlight><bold>1510</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 15</cross-reference>) and a photoresist mask <highlight><bold>1520</bold></highlight>. Photoresist mask <highlight><bold>1510</bold></highlight> covers first region <highlight><bold>301</bold></highlight>. Photoresist mask <highlight><bold>1520</bold></highlight> defines a gate structure for a second transistor in second region <highlight><bold>302</bold></highlight>. A conventional silicon etching process is used to remove the portions polysilicon layer <highlight><bold>410</bold></highlight> not covered by photoresist mask <highlight><bold>1520</bold></highlight>. Thus, as shown in <cross-reference target="DRAWINGS">FIG. 16</cross-reference>, polysilicon layer <highlight><bold>410</bold></highlight> is reduced to polysilicon layer <highlight><bold>410</bold></highlight>A and polysilicon gate <highlight><bold>410</bold></highlight>B. As shown in <cross-reference target="DRAWINGS">FIG. 17</cross-reference>, photoresist masks <highlight><bold>1510</bold></highlight> and <highlight><bold>1520</bold></highlight> are removed using conventional techniques. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> A layer of photoresist is then spun over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight>. This photoresist layer is exposed and developed to create a photoresist mask <highlight><bold>1810</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 18</cross-reference>) and a photoresist mask <highlight><bold>1820</bold></highlight>. Photoresist mask <highlight><bold>1810</bold></highlight> defines a gate structure for a first transistor in first region <highlight><bold>301</bold></highlight>. Photoresist mask <highlight><bold>1820</bold></highlight> covers second region <highlight><bold>302</bold></highlight>. A conventional silicon etching process is used to remove portions of refractory metal silicide layer <highlight><bold>1110</bold></highlight> and polysilicon layer <highlight><bold>410</bold></highlight>A not covered by photoresist mask <highlight><bold>1810</bold></highlight>. Thus, as shown in <cross-reference target="DRAWINGS">FIG. 19</cross-reference>, refractory metal silicide layer <highlight><bold>1110</bold></highlight> is reduced to a refractory metal silicide layer <highlight><bold>1110</bold></highlight>A and polysilicon layer <highlight><bold>410</bold></highlight>A is reduced to a polysilicon gate <highlight><bold>410</bold></highlight>C. Together, refractory metal silicide layer <highlight><bold>1110</bold></highlight>A and polysilicon gate <highlight><bold>410</bold></highlight>C forms a polycide gate electrode for a transistor being formed in first region <highlight><bold>301</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 20</cross-reference>, photoresist masks <highlight><bold>1810</bold></highlight> and <highlight><bold>1820</bold></highlight> are removed using conventional techniques. The order of forming polysilicon gates <highlight><bold>410</bold></highlight>C and <highlight><bold>410</bold></highlight>B may be reversed. In some embodiments a single photoresist layer is exposed and developed to form photoresist masks <highlight><bold>1810</bold></highlight> and <highlight><bold>1520</bold></highlight>. Then a single silicon etching step is used to form refractory metal silicide layer <highlight><bold>1110</bold></highlight>, polysilicon gate <highlight><bold>410</bold></highlight>C and polysilicon layer <highlight><bold>410</bold></highlight>B. Furthermore, in some embodiments, semiconductor substrate <highlight><bold>300</bold></highlight> is annealed at a temperature in the range of 700-1000 degrees C. to bond refractory metal silicide layer <highlight><bold>1110</bold></highlight>A to polysilicon gate <highlight><bold>410</bold></highlight>C. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Then, as shown in <cross-reference target="DRAWINGS">FIG. 21</cross-reference>, conventional techniques (e.g. lightly doped implants and oxide spacer formation followed by heavy source and drain implants) are used to form oxide spacers <highlight><bold>2113</bold></highlight> and <highlight><bold>2114</bold></highlight> adjacent to polysilicon gate <highlight><bold>410</bold></highlight>C, oxide spacers <highlight><bold>2123</bold></highlight> and <highlight><bold>2124</bold></highlight> adjacent to polysilicon gate <highlight><bold>410</bold></highlight>B, source and drain regions <highlight><bold>2111</bold></highlight> and <highlight><bold>2112</bold></highlight> in first region <highlight><bold>301</bold></highlight>, and source and drain regions <highlight><bold>2121</bold></highlight> and <highlight><bold>2122</bold></highlight> in second region <highlight><bold>302</bold></highlight>. In some embodiments of the present invention, buried bitlines are used instead of standard source and drain regions in first region <highlight><bold>301</bold></highlight>. In these embodiments, the buried bitlines are typically formed prior to depositing gate oxide layer <highlight><bold>310</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 4</cross-reference>). </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> A thin dielectric layer <highlight><bold>2210</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 22</cross-reference>) is then deposited over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight> to a thickness in the range of 100-500 &angst;. In some embodiments, multiple dielectric layers may be used in place of dielectric layer <highlight><bold>2210</bold></highlight>. For example, in some embodiment, thin dielectric layer <highlight><bold>2210</bold></highlight> is replaced by an oxide layer deposited to a thickness of 200 &angst;, followed by a nitride layer deposited to a thickness of 200 &angst;. A layer of photoresist is then spun over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight>. This photoresist layer is exposed and developed to create a photoresist mask <highlight><bold>2310</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 23</cross-reference>). Photoresist mask <highlight><bold>2310</bold></highlight> protects the portion of thin dielectric layer <highlight><bold>2210</bold></highlight> in first region <highlight><bold>301</bold></highlight>. A conventional dielectric etch is used to remove the exposed portion of dielectric layer <highlight><bold>2210</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>. Then, any remaining photoresist is removed using conventional processes. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> After etching thin dielectric layer <highlight><bold>2210</bold></highlight>, a refractory metal layer <highlight><bold>2510</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 25</cross-reference>) is deposited over the upper surface of semiconductor substrate <highlight><bold>300</bold></highlight> to a thickness in the range of 100-700 &angst;. In the described embodiment, refractory metal layer is a titanium layer having a thickness of 550 &angst;. A first anneal is then performed to form metal salicide at those locations where refractory metal layer <highlight><bold>2510</bold></highlight> overlies silicon. Although not shown, the upper surface of second region <highlight><bold>302</bold></highlight> not used for source and drain regions is typically covered by field oxide. The portions of refractory metal layer <highlight><bold>2510</bold></highlight> which overlie the field oxide (not shown), thin dielectric layer <highlight><bold>2210</bold></highlight>, and oxide spacers <highlight><bold>2113</bold></highlight> and <highlight><bold>2114</bold></highlight>, do not react with these regions and therefore, remain refractory metal. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 26, a</cross-reference> refractory metal etching step removes the unreacted portions of refractory metal layer <highlight><bold>2510</bold></highlight> leaving salicide layer <highlight><bold>2510</bold></highlight>A overlying source region <highlight><bold>2121</bold></highlight>, salicide layer <highlight><bold>2510</bold></highlight>B overlying polysilicon gate <highlight><bold>410</bold></highlight>B, and salicide layer <highlight><bold>2510</bold></highlight>C overlying drain region <highlight><bold>2122</bold></highlight>. A second anneal is then performed to reduce the silicide sheet resistance. Typically, additional processing using conventional techniques are used to fabricate contacts to the gates and active regions of the transistors. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In the above-described manner, transistors having polycide gates and transistors having salicide gates can be fabricated on a single wafer using an efficient semiconductor process. The various embodiments of the structures and methods of this invention that are described above are illustrative only of the principles of this invention and are not intended to limit the scope of the invention to the particular embodiments described. For example, in view of this disclosure, those skilled in the art can define other transistor types, gate structures, silicides, refractory metals, dielectrics, and so forth, and use these alternative features to create a method, semiconductor device, or integrated circuit according to the principles of this invention. Thus, the invention is limited only by the following claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of forming a semiconductor device comprising the steps of: 
<claim-text>forming a polysilicon layer having a first portion and a second portion; </claim-text>
<claim-text>depositing a metal silicide layer on the first portion of the polysilicon layer, but not on the second portion of the polysilicon layer, whereby the first portion of the polysilicon layer becomes a polycide layer; and </claim-text>
<claim-text>depositing a metal layer over the second portion of the polysilicon layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the steps of: 
<claim-text>etching the polycide layer to form one or more polycide gate electrodes; and </claim-text>
<claim-text>covering the polycide gate electrodes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the steps of: 
<claim-text>exposing the second portion of the polysilicon layer; </claim-text>
<claim-text>etching the exposed second portion of the polysilicon layer to define polysilicon gate electrode regions and expose source and drain regions; and </claim-text>
<claim-text>wherein the metal layer is deposited over the polysilicon gate electrode regions and the source and drain regions. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, further comprising the step of causing the metal layer to react with the polysilicon gate electrode regions and the source/drain regions, thereby forming metal salicide regions. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the steps of: 
<claim-text>forming a dielectric layer over the polysilicon layer, wherein the dielectric layer has a first portion overlying the first portion of the polysilicon layer and a second portion overlying the second portion of the polysilicon layer; </claim-text>
<claim-text>forming a photoresist mask over the second portion of the dielectric layer; and </claim-text>
<claim-text>removing the first portion of the dielectric layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the step of forming a dielectric layer over the polycide layer </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the step of forming one or more gate oxide layers.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>21</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001220A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001220A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001220A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001220A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001220A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001220A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001220A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001220A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001220A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001220A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
