module top_detection(
	input d_in,
	input clk,
	input rst_n,
	output led_out;
	output seg_out;
);


detection DET(
    .din_bit(d_in)
    .clk(clk_1S)
    .rst_n(rst_n),
    .detect_out(d_out)
    );
	 
	 
clk_div CLK(
	.clk(clk), 
	.clr_n(rst_n), 
	.clk_enable(clk_1S)
	);

bin7seg SEG(
	.qout(d_out),
	.seg_out(seg_out));
	