
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005678                       # Number of seconds simulated (Second)
simTicks                                   5678376000                       # Number of ticks simulated (Tick)
finalTick                                  5678376000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    138.66                       # Real time elapsed on the host (Second)
hostTickRate                                 40953099                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1198760                       # Number of bytes of host memory used (Byte)
simInsts                                     19928450                       # Number of instructions simulated (Count)
simOps                                       35336477                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   143726                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     254850                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         11356753                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        36863375                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       38                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       36471596                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2264                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1526930                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1775537                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11244641                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.243465                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.038257                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1271971     11.31%     11.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1270747     11.30%     22.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1025534      9.12%     31.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3122498     27.77%     59.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1694279     15.07%     74.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1319673     11.74%     86.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    784461      6.98%     93.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    343784      3.06%     96.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    411694      3.66%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11244641                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  569881     95.03%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1017      0.17%     95.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     25      0.00%     95.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    10      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18435      3.07%     98.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4380      0.73%     99.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1100      0.18%     99.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             4830      0.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       631632      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20844339     57.15%     58.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       521076      1.43%     60.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         55973      0.15%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1527203      4.19%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          442      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        19008      0.05%     64.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     64.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11061      0.03%     64.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        24986      0.07%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          302      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       509597      1.40%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      6114687     16.77%     82.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3116726      8.55%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2062114      5.65%     97.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1032410      2.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       36471596                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.211446                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              599678                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016442                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 74391789                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                33097100                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        31115429                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10397986                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5293746                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5171049                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31237171                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5202471                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          36356441                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       8154235                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    115155                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12293781                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3367508                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4139546                       # Number of stores executed (Count)
system.cpu.numRate                           3.201306                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2980                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          112112                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    19928450                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      35336477                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.569876                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.569876                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.754767                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.754767                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   56579461                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  24668528                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2182413                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    3621572                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    10579684                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    6023374                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  18534876                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        8214751                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4187644                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2587789                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       668165                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3558879                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1748594                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             47759                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1459272                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1446710                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991392                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  590918                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                989                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          560019                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             533644                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            26375                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          302                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1495850                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             47481                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11031073                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.203358                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.124458                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3261099     29.56%     29.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          831128      7.53%     37.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1984531     17.99%     55.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1172876     10.63%     65.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          613738      5.56%     71.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           94799      0.86%     72.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           60119      0.54%     72.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          374266      3.39%     76.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2638517     23.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11031073                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             19928450                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               35336477                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12069539                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7978510                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3283692                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    5154398                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    32657360                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                563369                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       589130      1.67%      1.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20030633     56.69%     58.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       516165      1.46%     59.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        53994      0.15%     59.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1513865      4.28%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          326      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        18662      0.05%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     64.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        10720      0.03%     64.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        24821      0.07%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           90      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.44%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5941599     16.81%     82.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3058838      8.66%     91.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2036911      5.76%     97.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1032191      2.92%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     35336477                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2638517                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        8012158                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8012158                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8012158                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8012158                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        34976                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           34976                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        34976                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          34976                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1650447499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1650447499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1650447499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1650447499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8047134                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8047134                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8047134                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8047134                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004346                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004346                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004346                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004346                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47188.000315                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 47188.000315                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47188.000315                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 47188.000315                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        17481                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          355                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      49.242254                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         9349                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              9349                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        20734                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         20734                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        20734                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        20734                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        14242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        14242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        14242                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        14242                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    658803999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    658803999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    658803999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    658803999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001770                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001770                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001770                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001770                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46257.828886                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46257.828886                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46257.828886                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46257.828886                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  13730                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3924860                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3924860                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        31245                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         31245                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1496163000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1496163000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3956105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3956105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007898                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007898                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 47884.877580                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 47884.877580                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        19754                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        19754                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        11491                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        11491                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    514286500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    514286500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 44755.591332                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 44755.591332                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4087298                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4087298                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3731                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3731                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    154284499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    154284499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4091029                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000912                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000912                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 41352.050121                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 41352.050121                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          980                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          980                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2751                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2751                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    144517499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    144517499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000672                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000672                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52532.715013                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52532.715013                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.351209                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8026400                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14242                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             563.572532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.351209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          351                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           16108510                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          16108510                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3936911                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                752000                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6422632                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 84030                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  49068                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1435401                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  2624                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               37387407                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3942                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4021766                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       21133688                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3558879                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2571272                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7154125                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  103360                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2366                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14551                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          139                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3821529                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 16421                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11244641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.349033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.478510                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4623966     41.12%     41.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1100609      9.79%     50.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   109017      0.97%     51.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   154372      1.37%     53.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1131040     10.06%     63.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   118917      1.06%     64.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   594418      5.29%     69.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   106754      0.95%     70.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3305548     29.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11244641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.313371                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.860892                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3812778                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3812778                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3812778                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3812778                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         8751                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            8751                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         8751                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           8751                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    218708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    218708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    218708000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    218708000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3821529                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3821529                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3821529                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3821529                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002290                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002290                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002290                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002290                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 24992.343732                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 24992.343732                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 24992.343732                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 24992.343732                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          255                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      42.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst         1366                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1366                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1366                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1366                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         7385                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         7385                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         7385                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         7385                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    177595000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    177595000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    177595000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    177595000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001932                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001932                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001932                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001932                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 24048.070413                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 24048.070413                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 24048.070413                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 24048.070413                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   6873                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3812778                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3812778                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         8751                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          8751                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    218708000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    218708000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3821529                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3821529                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002290                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002290                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 24992.343732                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 24992.343732                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1366                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1366                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         7385                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         7385                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    177595000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    177595000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001932                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001932                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 24048.070413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 24048.070413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           480.697380                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3820162                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               7384                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             517.356717                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   480.697380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.938862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.938862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          404                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7650442                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7650442                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     49068                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     354739                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    27634                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               36863413                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                23571                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8214751                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4187644                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    36                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2653                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    24186                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            525                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          20359                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        33568                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                53927                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 36308991                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                36286478                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  23253888                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  30956656                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.195145                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.751176                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.l2cache.demandHits::cpu.inst          6007                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data          7027                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total            13034                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst         6007                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data         7027                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total           13034                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         1378                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data         7215                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total           8593                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         1378                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data         7215                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total          8593                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    103434000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    563526500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total    666960500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    103434000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    563526500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total    666960500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         7385                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        14242                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        21627                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         7385                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        14242                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        21627                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.186594                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.506600                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.397327                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.186594                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.506600                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.397327                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 75060.957910                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 78104.851005                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 77616.722914                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 75060.957910                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 78104.851005                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 77616.722914                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         4251                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             4251                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         1378                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data         7215                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total         8593                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         1378                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data         7215                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total         8593                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     89664000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    491376500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total    581040500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     89664000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    491376500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total    581040500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.186594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.506600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.397327                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.186594                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.506600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.397327                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 65068.214804                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 68104.851005                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 67617.886652                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 65068.214804                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 68104.851005                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 67617.886652                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                  6734                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks          585                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total          585                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.ReadExReq.hits::cpu.data         1083                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total         1083                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         1668                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         1668                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    128969500                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    128969500                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data         2751                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total         2751                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.606325                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.606325                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 77319.844125                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 77319.844125                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         1668                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         1668                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    112289500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    112289500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.606325                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.606325                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 67319.844125                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 67319.844125                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.inst         6007                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data         5944                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total        11951                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.inst         1378                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         5547                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total         6925                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.inst    103434000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    434557000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total    537991000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.inst         7385                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data        11491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total        18876                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.inst     0.186594                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.482726                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.366868                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75060.957910                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 78340.904994                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 77688.231047                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1378                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         5547                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total         6925                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     89664000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    379087000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    468751000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.186594                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.482726                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.366868                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65068.214804                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 68340.904994                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 67689.675090                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks         9349                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total         9349                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks         9349                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total         9349                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         2011.551304                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               41638                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8782                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              4.741289                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    33.730596                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   229.133716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1748.686992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.016470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.111882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.853851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.982203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         1792                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            177678                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           177678                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4191854                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  236241                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  485                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 525                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  96615                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 8967                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    289                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.004398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.731686                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7951388     99.66%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  851      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9592      0.12%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  113      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1088      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   97      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  150      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  290      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  263      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  281      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                292      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                446      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1222      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               7681      0.10%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                569      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                266      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1406      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 96      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                112      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                382      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 53      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 37      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                928      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 65      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              737      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7978510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 8165359                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4139547                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       576                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       360                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3824916                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3523                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  49068                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3989052                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  582677                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3172                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6450958                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                169714                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               37200692                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4183                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  64968                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20994                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  69398                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             101                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            35338830                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    90357450                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 58050598                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2216428                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33286475                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2052349                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      42                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    282514                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         45209517                       # The number of ROB reads (Count)
system.cpu.rob.writes                        73878465                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 19928450                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   35336477                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1033                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                18875                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          13600                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              13737                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2751                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2751                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           18876                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        21642                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        42214                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    63856                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port       472576                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      1509824                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1982400                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              6734                       # Total snoops (Count)
system.l2bus.snoopTraffic                      272064                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               28361                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.035083                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.183994                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     27366     96.49%     96.49% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       995      3.51%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 28361                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             30464000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            11076000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            21363000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           42230                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        20605                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               987                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_writebacks::samples      4251.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      7203.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001684100500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           245                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           245                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                22412                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3986                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         8592                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        4251                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       8592                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4251                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   8592                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  4251                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4726                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2439                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1308                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       95                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     114                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     129                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     211                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     249                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     251                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     255                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     248                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     265                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       34.955102                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.340786                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     147.394120                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            240     97.96%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            4      1.63%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.244898                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.194505                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.341803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               115     46.94%     46.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                11      4.49%     51.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                84     34.29%     85.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                18      7.35%     93.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                14      5.71%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.82%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   549888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                272064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               96838955.36329402                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               47912290.41542864                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     5678289000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      442131.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        88128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       460992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       270400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 15519930.346282105893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 81183775.079353675246                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 47619248.883835799992                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1377                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         7215                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         4251                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     40469500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    234060250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 132275761000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29389.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32440.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  31116386.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        88128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       461760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          549888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        88128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        88128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       272064                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       272064                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1377                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          7215                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             8592                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         4251                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            4251                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        15519930                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        81319025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           96838955                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     15519930                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       15519930                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     47912290                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          47912290                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     47912290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       15519930                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       81319025                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         144751246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  8580                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4225                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           693                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           945                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           569                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          603                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          513                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           358                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                113654750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               42900000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           274529750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13246.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31996.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7045                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3710                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2043                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   400.195791                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   265.381912                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   339.691617                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          388     18.99%     18.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          608     29.76%     48.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          155      7.59%     56.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          255     12.48%     68.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          130      6.36%     75.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           64      3.13%     78.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           73      3.57%     81.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           70      3.43%     85.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          300     14.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2043                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 549120                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten              270400                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                96.703705                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                47.619249                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          7796880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4128960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        32144280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       11802420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 448072560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1096785450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1256887680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     2857618230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    503.245687                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3255869750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    189540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2232966250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6840120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3624225                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        29116920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       10252080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 448072560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    899147640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1423319520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     2820373065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    496.686564                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3690630000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    189540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1798206000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6924                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4251                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2081                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1668                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1668                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6924                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port        23516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l2cache.mem_side_port::total        23516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23516                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::system.mem_ctrl.port       821952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l2cache.mem_side_port::total       821952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   821952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8592                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8592    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8592                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5678376000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            15964000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           23073750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14924                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         6333                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
