sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/axis_adapter.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../../deps/verilog-axis/rtl/axis_async_fifo.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib "../../../../deps/build/axis_demux_2.v" --include "../../../../vivado-projects/APS2-Comms-sim/APS2-Comms-sim.srcs/sources_1/bd/tcp_bridge_tb_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog"

verilog xil_defaultlib "glbl.v"

nosort
