
---------- Begin Simulation Statistics ----------
final_tick                               129077588500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135682                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721568                       # Number of bytes of host memory used
host_op_rate                                   135687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   737.02                       # Real time elapsed on the host
host_tick_rate                              175135508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003432                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129078                       # Number of seconds simulated
sim_ticks                                129077588500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003432                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.581552                       # CPI: cycles per instruction
system.cpu.discardedOps                         21126                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       143404573                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387364                       # IPC: instructions per cycle
system.cpu.numCycles                        258155177                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49993750     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     48      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36893385     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13116242     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003432                       # Class of committed instruction
system.cpu.tickCycles                       114750604                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1471725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       743494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1487718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            221                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727404                       # Transaction distribution
system.membus.trans_dist::CleanEvict              156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743773                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2215890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2215890                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188360832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188360832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744165                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7511831500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6922860250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1470682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          902                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2231041                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2231943                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        67584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190352512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190420096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          727781                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93107712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1472006                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000167                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1471761     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    244      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1472006                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2230723000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1859628498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            935000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       58                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                      58                       # number of overall hits
system.l2.demand_misses::.cpu.inst                332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743835                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               332                       # number of overall misses
system.l2.overall_misses::.cpu.data            743835                       # number of overall misses
system.l2.overall_misses::total                744167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  69907114500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      69934125500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27011000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  69907114500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     69934125500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           743851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744225                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          743851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744225                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.887701                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.887701                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81358.433735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93982.018190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93976.386349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81358.433735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93982.018190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93976.386349                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727404                       # number of writebacks
system.l2.writebacks::total                    727404                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  62468638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62492329500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  62468638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62492329500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.887701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.887701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71358.433735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83982.074605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83976.442724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71358.433735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83982.074605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83976.442724                       # average overall mshr miss latency
system.l2.replacements                         727781                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       743278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           743278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       743278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       743278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          147                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              147                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          147                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          147                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          743773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743773                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  69901776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   69901776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93982.675494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93982.675494                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  62464046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62464046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83982.675494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83982.675494                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27011000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27011000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.887701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81358.433735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81358.433735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.887701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71358.433735                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71358.433735                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           62                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              62                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5338000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5338000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.794872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.794872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86096.774194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86096.774194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.769231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76533.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76533.333333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16220.453269                       # Cycle average of tags in use
system.l2.tags.total_refs                     1487693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744165                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.467868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16213.985401                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990018                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10629                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12645725                       # Number of tag accesses
system.l2.tags.data_accesses                 12645725                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1454808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000612391500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2929032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1374830                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727404                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488330                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454808                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488330                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454808                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  78377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        80777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.425071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.012859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.367333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        80776    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.100945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79970     99.00%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              799      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80777                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93107712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    737.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    721.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  129077512000                       # Total gap between requests
system.mem_ctrls.avgGap                      87714.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93106240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 329228.338504325249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 737623200.947854638100                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 721319952.456347584724                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          664                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454808                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18498000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  59951715750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2970407464000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27858.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40299.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2041786.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93107712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93107712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743833                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       727404                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        727404                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       329228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    737623201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        737952429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       329228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       329228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    721331356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       721331356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    721331356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       329228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    737623201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1459283786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488330                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454785                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        92966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        90946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             32064026250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441650000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        59970213750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21543.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40293.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1321897                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1293221                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       327995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   574.271779                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   382.656958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.729696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4882      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       131290     40.03%     41.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11044      3.37%     44.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10210      3.11%     48.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9003      2.74%     50.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8606      2.62%     53.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9785      2.98%     56.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7392      2.25%     58.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       135783     41.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       327995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93106240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              737.952429                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              721.319952                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      1170752940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       622262355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5312531280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3796636500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10188887280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30279167220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24067548000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   75437785575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.437519                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  61239533750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4310020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63528034750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      1171145640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       622478670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5314144920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3797341200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10188887280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30307410720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  24043764000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   75445172430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   584.494747                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  61177227750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4310020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63590340750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      3645604                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3645604                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3645604                       # number of overall hits
system.cpu.icache.overall_hits::total         3645604                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          374                       # number of overall misses
system.cpu.icache.overall_misses::total           374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28437500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28437500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28437500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28437500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3645978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3645978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3645978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3645978                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000103                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76036.096257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76036.096257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76036.096257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76036.096257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.icache.writebacks::total               154                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28063500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28063500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28063500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28063500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75036.096257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75036.096257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75036.096257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75036.096257                       # average overall mshr miss latency
system.cpu.icache.replacements                    154                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3645604                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3645604                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28437500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28437500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3645978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3645978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76036.096257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76036.096257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28063500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28063500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75036.096257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75036.096257                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           219.974321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3645978                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               374                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9748.604278                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   219.974321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.859275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.859275                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7292330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7292330                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003432                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47309030                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47309030                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47309062                       # number of overall hits
system.cpu.dcache.overall_hits::total        47309062                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487621                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487621                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 140330739500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 140330739500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 140330739500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 140330739500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48796637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48796637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48796683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48796683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030486                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030486                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94333.207292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94333.207292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94332.319522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94332.319522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743278                       # number of writebacks
system.cpu.dcache.writebacks::total            743278                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743766                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       743841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       743841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       743850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       743850                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71022190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71022190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71022994000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71022994000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95480.338540                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95480.338540                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95480.263494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95480.263494                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743339                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35703660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35703660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35703736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35703736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71960.526316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71960.526316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           68                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4754000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4754000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69911.764706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69911.764706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11605370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11605370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 140325270500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 140325270500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94334.350343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94334.350343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  71017436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71017436500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95482.676166                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95482.676166                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.304348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.304348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       803500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       803500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.195652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.195652                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89277.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89277.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        83500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        83500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        82500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        82500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        82500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           25                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.726970                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48052962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            743851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.600252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.726970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98337317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98337317                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  605822                       # Number of BP lookups
system.cpu.branchPred.condPredicted            603981                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               748                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602063                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  600866                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.801184                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     517                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                156                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           98                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49673417                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37098269                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161571                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129077588500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
