// Seed: 3893017508
module module_0 (
    input tri0 id_0["" : 1],
    input supply0 id_1,
    output uwire id_2
);
  assign id_2 = id_0#(-1'b0);
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd14
) (
    input uwire id_0,
    input tri1 _id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4
);
  logic   id_6;
  supply1 id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3
  );
  wire [1 : id_1] id_8 = id_0;
  assign id_8 = -1 == id_1;
endmodule
