// Seed: 1590322541
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input id_10
);
  assign id_9 = ~1'h0;
endmodule
