LOG STARTS The current time is Sat Jan 31 02:26:37 2026
TA took 0 seconds.
LOG ENDS The current time is Sat Jan 31 02:26:39 2026



The current time is Sat Jan 31 02:26:39 2026
CPUs=4
EXE="H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe"
BuildDir=H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23
BuildPath="H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23"
CWD=C:\Users\n11ak\AppData\Local\Temp\RlEywuDV\out\minplacer\00000_pa00_00003_wl
LogFile=minplacer_00000_pa00_00003.log
PrintScreen=..\_00000_pa00_stdout.txt
Command line: H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe -print_screen ..\_00000_pa00_stdout.txt -eflx_call_minplacer 00000_pa00_00003_wl__out__top
	Arg[0] H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe
	Arg[1] -print_screen
	Arg[2] ..\_00000_pa00_stdout.txt
	Arg[3] -eflx_call_minplacer
	Arg[4] 00000_pa00_00003_wl__out__top
Report CFG start:
            minplacer_output_clkloc = ..\..\minplacer\00000_pa00_00003_wl\minplacer_clkloc.txt
           minplacer_ignore_regions = 0
    minplacer_output_vacant_lrbbloc = ..\..\minplacer\00000_pa00_00003_wl\minplacer_vacant_lrbbloc.txt
          minplacer_input_timingdef = ..\..\minplacer\00000_pa00_00002_setup\minplacer.timing_def
               minplacer_input_edif = ..\..\minplacer\00000_pa00_00002_setup\minplacer.edf
                               loga = minplacer_00000_pa00_00003.log
              ta_report_limit_paths = 3
                 _just_a_place_hold = everything_default
              minplacer_input_rd2sm = ..\..\minplacer\00000_pa00_00002_setup\minplacer.rnode2sm_def
                minplacer_skip_hifi = 1
                            verbose = 1
       minplacer_accept_stop_signal = ..\..\minplacer\stop_all.txt
       minplacer_regionleg_ran_seed = 0
         minplacer_input_rd2sitepin = ..\..\minplacer\00000_pa00_00002_setup\minplacer.rnode2sitepin_def
minplacer_report_timing_side_effect = 0
            minplacer_output_rbbloc = ..\..\minplacer\00000_pa00_00003_wl\minplacer_rbbloc.txt
         minplacer_pann_random_walk = 0
                    minplacer_no_lu = 0
            minplacer_input_chipdef = ..\..\minplacer\00000_pa00_00002_setup\minplacer.chip_def
      minplacer_accept_stop_signal2 = ..\..\minplacer\stop_00000_pa00_.txt
                eflx_call_minplacer = 00000_pa00_00003_wl__out__top
                  minplacer_max_cpu = 1
                  minplacer_inflate = 1
                          qor_stats = 1
         minplacer_output_tilerange = ..\..\minplacer\00000_pa00_00003_wl\minplacer_tilerange.txt
                  rfinder_use_table = 0
       minplacer_input_branchdlydef = ..\..\minplacer\00000_pa00_00002_setup\minplacer.branchdly_def
                       print_screen = ..\_00000_pa00_stdout.txt
             minplacer_input_rgraph = ..\..\minplacer\00000_pa00_00002_setup\minplacer.rgraph_def
                  minplacer_flow_wl = 1
                     ta_report_hold = 1
          minplacer_input_clklatdef = ..\..\minplacer\00000_pa00_00002_setup\minplacer.clklat_def
Report CFG end:
PLACER_STANDALONE STARTS.
	INPUTS:
	minplacer_input_edif=..\..\minplacer\00000_pa00_00002_setup\minplacer.edf
	minplacer_input_chipdef=..\..\minplacer\00000_pa00_00002_setup\minplacer.chip_def
	minplacer_input_ramdef=<none>
	minplacer_input_timingdef=..\..\minplacer\00000_pa00_00002_setup\minplacer.timing_def
	minplacer_input_clklatdef=..\..\minplacer\00000_pa00_00002_setup\minplacer.clklat_def
	minplacer_input_rbbloc=<none>
	minplacer_input_tilerange=<none>
	minplacer_input_nledit=<none>
	minplacer_input_rgraph=..\..\minplacer\00000_pa00_00002_setup\minplacer.rgraph_def
	minplacer_input_rd2sm=..\..\minplacer\00000_pa00_00002_setup\minplacer.rnode2sm_def
	minplacer_input_rd2sitepin=..\..\minplacer\00000_pa00_00002_setup\minplacer.rnode2sitepin_def
	minplacer_input_branchdlydef=..\..\minplacer\00000_pa00_00002_setup\minplacer.branchdly_def
	minplacer_input_ravecs=<none>
	minplacer_input_rstarting_priority=<none>
	OUTPUTS:
	minplacer_output_edif=<none>
	minplacer_output_timingdef=<none>
	minplacer_output_clklatdef=<none>
	minplacer_output_rbbloc=..\..\minplacer\00000_pa00_00003_wl\minplacer_rbbloc.txt
	minplacer_output_vacant_lrbbloc=..\..\minplacer\00000_pa00_00003_wl\minplacer_vacant_lrbbloc.txt
	minplacer_output_clkloc=..\..\minplacer\00000_pa00_00003_wl\minplacer_clkloc.txt
	minplacer_output_rteloc=<none>
	minplacer_output_tilerange=..\..\minplacer\00000_pa00_00003_wl\minplacer_tilerange.txt
	minplacer_output_nledit=<none>
	minplacer_output_branchdlydef=<none>
	minplacer_output_ravecs=<none>
	minplacer_output_rstarting_priority=<none>
pProblemIni. isNmax=0 inflat=1 mem_dump_mode=0
Set ARRAYINFO: 32x32
ARRAYINFO: locs_per_tile=[32,32] pos_interval=[10,10] boundary_penalty=[20,10] l_shift_x0,xmult,yvalue=<1,3,0> max_iob_width=4 is_x2=0 clock=<max-num=2,max-inv=1,inv-noninv-as-one=false,ram-independent=false>
SITETYPE L LAYER=L SIDE=WEST NPIN=26/14
SITETYPE l LAYER=L SIDE=WEST NPIN=26/14
SITETYPE M LAYER=M SIDE=WEST NPIN=26/14
SITETYPE m LAYER=M SIDE=WEST NPIN=26/14
SITETYPE D LAYER=DSP SIDE=WEST NPIN=238/190
SITETYPE b LAYER=IOB SIDE=WEST NPIN=4/2
SITETYPE N LAYER=NCLT SIDE=WEST NPIN=96/48
SITETYPE R LAYER=RCLT SIDE=WEST NPIN=96/48
Getting tinfo M 0 0 64/64
Skip tile size [64,64] for TILE M X64Y64. Expecting [32,32]
Getting tinfo D 0 0 64/64
Skip tile size [64,64] for TILE D X64Y64. Expecting [32,32]
Getting tinfo I 0 0 64/64
Skip tile size [64,64] for TILE I X64Y64. Expecting [32,32]
Getting tinfo N 0 0 64/64
Skip tile size [64,64] for TILE N X64Y64. Expecting [32,32]
Getting tinfo Z 0 0 64/64
Skip tile size [64,64] for TILE Z X64Y64. Expecting [32,32]
Getting tinfo M 0 0 32/32
Getting tinfo M 10 0 64/64
Skip tile size [64,64] for TILEWHITE M 10 0 X64Y64. Expecting [32,32]
Getting tinfo M 20 0 64/64
Skip tile size [64,64] for TILEWHITE M 20 0 X64Y64. Expecting [32,32]
Getting tinfo M 30 0 64/64
Skip tile size [64,64] for TILEWHITE M 30 0 X64Y64. Expecting [32,32]
Getting tinfo D 10 0 64/64
Skip tile size [64,64] for TILEWHITE D 10 0 X64Y64. Expecting [32,32]
Getting tinfo D 20 0 64/64
Skip tile size [64,64] for TILEWHITE D 20 0 X64Y64. Expecting [32,32]
Getting tinfo D 30 0 64/64
Skip tile size [64,64] for TILEWHITE D 30 0 X64Y64. Expecting [32,32]
Getting tinfo I 10 0 64/64
Skip tile size [64,64] for TILEWHITE I 10 0 X64Y64. Expecting [32,32]
Getting tinfo I 20 0 64/64
Skip tile size [64,64] for TILEWHITE I 20 0 X64Y64. Expecting [32,32]
Getting tinfo I 30 0 64/64
Skip tile size [64,64] for TILEWHITE I 30 0 X64Y64. Expecting [32,32]
Getting tinfo N 99 0 64/64
Skip tile size [64,64] for TILEWHITE N 99 0 X64Y64. Expecting [32,32]
Getting tinfo Z 99 0 64/64
Skip tile size [64,64] for TILEWHITE Z 99 0 X64Y64. Expecting [32,32]
GeometryDumpMap starts.
GeometryDumpMap ends.
GeometryDumpMap starts.
GeometryDumpMap ends.
Layer[L] has 14/10 sites, total_cap=140
Layer[M] has 4/10 sites, total_cap=40
Layer[DSP] has 0/0 sites, total_cap=0
Layer[NCLT] has 0/0 sites, total_cap=0
Layer[RCLT] has 0/0 sites, total_cap=0
Setup 40 LM mapping.
Layer[ZIOB] has 0/0 sites, total_cap=0
GeometryDumpLayers starts.
GeometryDumpLayers ends.
pProblemIni. eramclkAsClock=1
pProblemIniNetlist. skip_hifi=1, skip_pppff=2147483647
Netlist=NETLIST_top NumInst=21 NumNet=34
NumPinst=14
	DontPlace=0, NonRootRbbChainMember=3, NonRootDspChainMember=0, Const=1, ClkBuf=3
There are 21 instances. After combining instances in chains, there are 14 instances to place.
	Clock[0] OrigClock[0] net (net_index=5) clk
	Clock[1] OrigClock[1] net (net_index=6) timer_inst.clk_out_reg
	Clock[2] OrigClock[1] net (net_index=86) timer_inst.clk_out_reg_n
NumPnet=27
NumTrivial=0 NumDriverless=0
AverageFO=1.67 #HifiNet=0 AverageFO_HifiNet=0.00
NumClk=3 (with 1 inverted)
There are 27 nets in the design, 0 of which have fanout larger than 49. Average fanout is 1.67.
There are 3 clocks in the design.
NumInsts=14
Resource usages:
 Type=L: Capacity=140 Utilized=7 NumInst=4. [ChainLen=1]=3 [ChainLen=4]=1
 Type=M: Capacity=40 Utilized=0 NumInst=0.
 Type=IOB: Capacity=184 Utilized=10 NumInst=10.
Clamp util_limit to util_limit_1t 0.950
INFLATE STARTS WITH REALPIN=1 L-CAP=140 USAGE=7 INFLATE_RATE=0.950 USAGE_LIMIT=133 CONN_LIMIT=25 SKIP_LOWUTIL=1
No insts collected.
Min-placement step: Global placement and legalization.
pDelayLibIni read 0 in-tile and 255 cross-tile data points (220 extrapolated) from H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\placedelaylib.txt
pDelayLibIni. pdelay_estimate_pppff_delay=120
TileRange read: File is not given. Use whole chip.
Reading timing_def file ..\..\minplacer\00000_pa00_00002_setup\minplacer.timing_def
pPipeAlloc: OptMode=1 PppFfInsertDone=0 MinPipeRtDly=98 #Chain=0 AveChainLen=0.0 MaxChainLen=0 #Net=0 AveChainFan=0.0 MaxChainFan=0 #MixedZeroFan=0 Opt_UseLatency=0 OptLine_RightSlack_WorseThreshold=100
(0): Ini TileRange={0,1; 0,1}. IsTiny=0 IsLowUtil=0. CurMem=235323392 PeakMem=369037312
ALWAYS_CLKPLC=0
CLOCKFLOW(1): CLOCKFLOW STARTS
CLOCKPLAN_INI_NETLIST: NUM_CLOCKS=3 NUM_PINSTS=14
	 #Inst/Usage        L           M         DSP       SPRAM       UPRAM       2PRAM         IOB        ZIOB        NCLT        RCLT      
	   CLOCK[ 0]*     1(    4)                                                                1(    1)                                    
	   CLOCK[ 1]*     2(    2)                                                                                                            
	   CLOCK[ 2]!     1(    1)                                                                                                            
	   NON_CLOCK                                                                                                                          
CLOCKPLAN_INI_GEO: NUM_TILE_SLICES=1/1
{Rsc/Util/MinThre={L=140/7/50 ,M=40/0/8 ,DSP=0/0/4 ,SPRAM=0/0/0 ,UPRAM=0/0/0 ,2PRAM=0/0/0 ,IOB=184/10/16 ,ZIOB=0/0/0 ,NCLT=0/0/0 ,RCLT=0/0/0}
CLOCKPLAN_INI_PORTLOCKS
	CLOCK[0]* port locks:
		{IX0Y0S1I0}
	CLOCK[1]* port locks:
	CLOCK[2]! port locks:
BuildGaps
	GAPS[0]: - -
	GAPS[1]: - -
CreateReachables:
	CLOCK[0] reachables: [0,0]
	CLOCK[0] distance: 0
	CLOCK[1] reachables: [0,0]
	CLOCK[1] distance: 0
	CLOCK[2] reachables use real CLOCK[1]
CLOCKPLAN_CLUSTER_STARTS
CLUSTER[0] FIXED LAYER0=IOB TILE= REGION=<none>
CLOCKPLAN_CLUSTER_FIXED: After fixed, #CLUSTER=1
CLOCKPLAN_CLUSTER_TRIVIAL: After ERAM insts, #CLUSTER=1
CLOCKPLAN_CLUSTER_CHAINS_WITH_TWO_CLOCKS(L): Afterwards, #CLUSTER=1
CLOCKPLAN_CLUSTER_CHAINS_WITH_TWO_CLOCKS(DSP): Afterwards, #CLUSTER=1
CLOCKPLAN_CLUSTER_TRIVIAL: After small-loads, #CLUSTER=5
CLOCKPLAN_CLUSTER_RANDOM: After random clustering, #CLUSTER=5
CLOCKPLAN_CLUSTER_CONNECTIVY: Created 2 total connections.

*********************************** CLUSTER REPORT ***************************************
CLUSTER[0] FIXED LAYER0=IOB TILE=[0,0] CLK=<1,-1> ERAMCLK=<0,0> REGION=<none>
 {IOB=9 C1 LCHAIN=0 DCHAIN=0} #NEI=0 REACHABLES:[0,0]
CLUSTER[1] LAYER0=L TILE=[-,-] CLK=<0,-1> ERAMCLK=<4,0> REGION=<none>
 {L=4 C4 LCHAIN=4 DCHAIN=0} #NEI=1 REACHABLES:[0,0]
CLUSTER[2] LAYER0=IOB TILE=[-,-] CLK=<0,-1> ERAMCLK=<0,0> REGION=<none>
 {IOB=1 C1 LCHAIN=0 DCHAIN=0} #NEI=0 REACHABLES:[0,0]
CLUSTER[3] LAYER0=L TILE=[-,-] CLK=<1,-1> ERAMCLK=<2,0> REGION=<none>
 {L=2 C2 LCHAIN=0 DCHAIN=0} #NEI=0 REACHABLES:[0,0]
CLUSTER[4] LAYER0=L TILE=[-,-] CLK=<2,-1> ERAMCLK=<1,0> REGION=<none>
 {L=1 C1 LCHAIN=0 DCHAIN=0} #NEI=1 REACHABLES:[0,0]
*********************************** CLUSTER REPORT ***************************************

CLOCKPLAN_CLUSTER_ENDS
Pre-place has collected 0 placeable clusters.
Pre-place fixed cluster[0] to [0,0]
Pre-place 0 fixed-region-insts.
Pre-place single-reachable cluster[1] to [0,0]
Pre-place single-reachable cluster[2] to [0,0]
Pre-place single-reachable cluster[3] to [0,0]
Pre-place single-reachable cluster[4] to [0,0]
Pre-place cost: CLK=1 INVCLK=0 ERAMCLK=0 RSC=0 CLOCKRSC=0 REGION=0 CHAINFUL=0 USED_TILES=1 TOT_DIST_FROM_LOCKED_PORTS=0

FATAL ERROR: Pre-place has resulted in violations.
Fatal error at line 477 in file C:\fanmo\src\trunk\place\pclock_place.cpp



