# Digital Logic Design Project

## Index
* [Specifications](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/tree/main/Specifications)
* [Benchmarking](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/tree/main/Benchmarking)

## General info
VHDL project - Digital Logic Design - Politecnico di Milano - Academic Year 2021/2022 
	
## Technologies
Languages:
* VHDL 
* Python3
* Markdown

Developement environments:
* Vivado [installation guide](https://github.com/riccardo-negri/reti-logiche-2022-Montanari-Negri/tree/main/HowTo/VivadoInstallation.md)
* Pycharm
* Obsidian
	
## Setup
