<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 327</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page327-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481327.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">CPUID—CPU&#160;Identification</p>
<p style="position:absolute;top:47px;left:638px;white-space:nowrap" class="ft01">INSTRUCTION&#160;SET&#160;REFERENCE,&#160;A-L</p>
<p style="position:absolute;top:1103px;left:763px;white-space:nowrap" class="ft00">Vol. 2A&#160;3-199</p>
<p style="position:absolute;top:164px;left:162px;white-space:nowrap" class="ft02"><i>Intel Processor Trace Enumeration Main Leaf&#160;(EAX&#160;= 14H, ECX = 0)</i></p>
<p style="position:absolute;top:190px;left:101px;white-space:nowrap" class="ft03">14H</p>
<p style="position:absolute;top:189px;left:232px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:208px;left:246px;white-space:nowrap" class="ft03">Leaf&#160;14H&#160;main&#160;leaf&#160;(ECX&#160;=&#160;0).&#160;</p>
<p style="position:absolute;top:234px;left:162px;white-space:nowrap" class="ft03">EAX</p>
<p style="position:absolute;top:234px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: Reports the maximum sub-leaf&#160;supported in leaf&#160;14H.</p>
<p style="position:absolute;top:258px;left:162px;white-space:nowrap" class="ft03">EBX</p>
<p style="position:absolute;top:258px;left:232px;white-space:nowrap" class="ft03">Bit&#160;00:&#160;If 1, indicates that&#160;IA32_RTIT_CTL.CR3Filter&#160;can&#160;be&#160;set&#160;to&#160;1,&#160;and that&#160;IA32_RTIT_CR3_MATCH&#160;</p>
<p style="position:absolute;top:274px;left:232px;white-space:nowrap" class="ft03">MSR can be accessed.</p>
<p style="position:absolute;top:290px;left:232px;white-space:nowrap" class="ft03">Bit 01: If&#160;1, indicates support of&#160;Configurable PSB&#160;and Cycle-Accurate&#160;Mode.</p>
<p style="position:absolute;top:307px;left:232px;white-space:nowrap" class="ft03">Bit 02: If 1,&#160;indicates support&#160;of&#160;IP&#160;Filtering,&#160;TraceStop&#160;filtering,&#160;and preservation&#160;of&#160;Intel PT MSRs&#160;across&#160;</p>
<p style="position:absolute;top:324px;left:232px;white-space:nowrap" class="ft03">warm&#160;reset.</p>
<p style="position:absolute;top:340px;left:232px;white-space:nowrap" class="ft03">Bit 03: If&#160;1, indicates support of&#160;MTC&#160;timing&#160;packet&#160;and&#160;suppression of&#160;COFI-based&#160;packets.</p>
<p style="position:absolute;top:357px;left:232px;white-space:nowrap" class="ft03">Bit 04: If&#160;1, indicates support of&#160;PTWRITE.&#160;Writes can set IA32_RTIT_CTL[12] (PTWEn) and&#160;</p>
<p style="position:absolute;top:373px;left:232px;white-space:nowrap" class="ft03">IA32_RTIT_CTL[5] (FUPonPTW),&#160;and PTWRITE can generate packets.</p>
<p style="position:absolute;top:390px;left:232px;white-space:nowrap" class="ft03">Bit 05: If&#160;1, indicates support of&#160;Power Event Trace. Writes&#160;can set IA32_RTIT_CTL[4] (PwrEvtEn),&#160;</p>
<p style="position:absolute;top:406px;left:232px;white-space:nowrap" class="ft03">enabling&#160;Power&#160;Event Trace&#160;packet&#160;generation.</p>
<p style="position:absolute;top:423px;left:232px;white-space:nowrap" class="ft03">Bit 31&#160;- 06: Reserved.&#160;</p>
<p style="position:absolute;top:447px;left:162px;white-space:nowrap" class="ft03">ECX</p>
<p style="position:absolute;top:447px;left:232px;white-space:nowrap" class="ft03">Bit 00: If&#160;1, Tracing can be&#160;enabled&#160;with&#160;IA32_RTIT_CTL.ToPA&#160;= 1,&#160;hence utilizing&#160;the&#160;ToPA&#160;output&#160;</p>
<p style="position:absolute;top:463px;left:232px;white-space:nowrap" class="ft03">scheme; IA32_RTIT_OUTPUT_BASE and&#160;IA32_RTIT_OUTPUT_MASK_PTRS MSRs&#160;can be accessed.</p>
<p style="position:absolute;top:480px;left:232px;white-space:nowrap" class="ft03">Bit 01:&#160;If&#160;1, ToPA&#160;tables can hold any number of&#160;output&#160;entries, up to&#160;the&#160;maximum allowed by&#160;the Mas-</p>
<p style="position:absolute;top:496px;left:232px;white-space:nowrap" class="ft03">kOrTableOffset&#160;field of&#160;IA32_RTIT_OUTPUT_MASK_PTRS.</p>
<p style="position:absolute;top:513px;left:232px;white-space:nowrap" class="ft03">Bit 02: If&#160;1, indicates support&#160;of&#160;Single-Range&#160;Output scheme.</p>
<p style="position:absolute;top:529px;left:232px;white-space:nowrap" class="ft03">Bit 03: If&#160;1, indicates support of&#160;output&#160;to&#160;Trace&#160;Transport&#160;subsystem.</p>
<p style="position:absolute;top:546px;left:232px;white-space:nowrap" class="ft03">Bit 30&#160;- 04: Reserved.</p>
<p style="position:absolute;top:562px;left:232px;white-space:nowrap" class="ft03">Bit 31: If&#160;1, generated packets which&#160;contain&#160;IP payloads&#160;have&#160;LIP values, which&#160;include&#160;the&#160;CS&#160;base com-</p>
<p style="position:absolute;top:579px;left:232px;white-space:nowrap" class="ft03">ponent.</p>
<p style="position:absolute;top:603px;left:162px;white-space:nowrap" class="ft03">EDX</p>
<p style="position:absolute;top:603px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: Reserved.</p>
<p style="position:absolute;top:627px;left:162px;white-space:nowrap" class="ft02"><i>Intel Processor Trace Enumeration Sub-leaf&#160;(EAX = 14H, ECX = 1)</i></p>
<p style="position:absolute;top:651px;left:101px;white-space:nowrap" class="ft03">14H</p>
<p style="position:absolute;top:651px;left:162px;white-space:nowrap" class="ft03">EAX</p>
<p style="position:absolute;top:651px;left:232px;white-space:nowrap" class="ft03">Bits&#160;02&#160;- 00:&#160;Number&#160;of&#160;configurable&#160;Address&#160;Ranges for&#160;filtering.</p>
<p style="position:absolute;top:667px;left:232px;white-space:nowrap" class="ft03">Bits 15&#160;- 03: Reserved.</p>
<p style="position:absolute;top:684px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 16: Bitmap&#160;of&#160;supported MTC period&#160;encodings.</p>
<p style="position:absolute;top:708px;left:162px;white-space:nowrap" class="ft03">EBX</p>
<p style="position:absolute;top:708px;left:232px;white-space:nowrap" class="ft03">Bits&#160;15&#160;- 00:&#160;Bitmap&#160;of&#160;supported&#160;Cycle&#160;Threshold value&#160;encodings.</p>
<p style="position:absolute;top:724px;left:232px;white-space:nowrap" class="ft03">Bit 31&#160;- 16: Bitmap&#160;of&#160;supported&#160;Configurable PSB&#160;frequency encodings.</p>
<p style="position:absolute;top:748px;left:162px;white-space:nowrap" class="ft03">ECX</p>
<p style="position:absolute;top:748px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: Reserved.</p>
<p style="position:absolute;top:772px;left:162px;white-space:nowrap" class="ft03">EDX&#160;</p>
<p style="position:absolute;top:772px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: Reserved.</p>
<p style="position:absolute;top:796px;left:162px;white-space:nowrap" class="ft02"><i>Time Stamp Counter/Core&#160;Crystal Clock Information-leaf&#160;</i></p>
<p style="position:absolute;top:820px;left:101px;white-space:nowrap" class="ft03">15H</p>
<p style="position:absolute;top:820px;left:232px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:840px;left:246px;white-space:nowrap" class="ft05">If EBX[31:0] is 0, the TSC/”core crystal clock”&#160;ratio is not enumerated.<br/>EBX[31:0]/EAX[31:0] indicates the ratio of&#160;the TSC&#160;frequency and&#160;the core&#160;crystal clock&#160;frequency.<br/>“TSC&#160;frequency” = “core&#160;crystal clock&#160;frequency” * EBX/EAX.</p>
<p style="position:absolute;top:898px;left:244px;white-space:nowrap" class="ft03">The core&#160;crystal clock may differ from the reference clock, bus clock, or core&#160;clock frequencies.</p>
<p style="position:absolute;top:922px;left:162px;white-space:nowrap" class="ft03">EAX</p>
<p style="position:absolute;top:922px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: An unsigned&#160;integer which is the denominator&#160;of the&#160;TSC/”core&#160;crystal clock” ratio.</p>
<p style="position:absolute;top:946px;left:162px;white-space:nowrap" class="ft03">EBX</p>
<p style="position:absolute;top:946px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: An unsigned&#160;integer which is the numerator of the&#160;TSC/”core crystal clock” ratio.</p>
<p style="position:absolute;top:970px;left:162px;white-space:nowrap" class="ft03">ECX</p>
<p style="position:absolute;top:970px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: Reserved&#160;= 0.</p>
<p style="position:absolute;top:994px;left:162px;white-space:nowrap" class="ft03">EDX</p>
<p style="position:absolute;top:994px;left:232px;white-space:nowrap" class="ft03">Bits 31&#160;- 00: Reserved&#160;= 0.</p>
<p style="position:absolute;top:100px;left:244px;white-space:nowrap" class="ft04">Table 3-8. &#160;Information Returned&#160;by&#160;CPUID&#160;Instruction&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:82px;white-space:nowrap" class="ft03">Initial&#160;EAX&#160;</p>
<p style="position:absolute;top:141px;left:96px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:141px;left:368px;white-space:nowrap" class="ft03">Information&#160;Provided about the Processor</p>
</div>
</body>
</html>
