{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723957908233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723957908234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 13:11:46 2024 " "Processing started: Sun Aug 18 13:11:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723957908234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957908234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957908234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723957909026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723957909026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/matrix_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/matrix_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_keyboard " "Found entity 1: matrix_keyboard" {  } { { "../rtl/matrix_keyboard.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/matrix_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_flash " "Found entity 1: seg_flash" {  } { { "../rtl/seg_flash.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_flash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_1hz " "Found entity 1: clk_div_1hz" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_1khz " "Found entity 1: clk_div_1khz" {  } { { "../rtl/clk_div_1khz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../rtl/edge_detection.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl_v2 " "Found entity 1: logic_ctrl_v2" {  } { { "../rtl/logic_ctrl_v2.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/digital_clock_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/digital_clock_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_v2 " "Found entity 1: digital_clock_v2" {  } { { "../rtl/digital_clock_v2.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_sec " "Found entity 1: seg_ctrl_sec" {  } { { "../rtl/seg_ctrl_sec.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_min.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_min " "Found entity 1: seg_ctrl_min" {  } { { "../rtl/seg_ctrl_min.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_hour.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl_hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_hour " "Found entity 1: seg_ctrl_hour" {  } { { "../rtl/seg_ctrl_hour.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl_hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl_v1 " "Found entity 1: logic_ctrl_v1" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_v1 " "Found entity 1: digital_clock_v1" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "../rtl/digital_clock.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../rtl/cmp.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/bcd_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/bcd_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_modify " "Found entity 1: bcd_modify" {  } { { "../rtl/bcd_modify.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bcd_modify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock/rtl/key_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock/rtl/key_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_process " "Found entity 1: key_process" {  } { { "../rtl/key_process.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723957920697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957920697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock_v1 " "Elaborating entity \"digital_clock_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723957920752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_keyboard matrix_keyboard:matrix_keyboard_inst " "Elaborating entity \"matrix_keyboard\" for hierarchy \"matrix_keyboard:matrix_keyboard_inst\"" {  } { { "../rtl/digital_clock_v1.v" "matrix_keyboard_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_keyboard.v(21) " "Verilog HDL assignment warning at matrix_keyboard.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/matrix_keyboard.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/matrix_keyboard.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957920763 "|digital_clock_v1|matrix_keyboard:matrix_keyboard_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_ctrl_v1 logic_ctrl_v1:logic_ctrl_v1_inst " "Elaborating entity \"logic_ctrl_v1\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\"" {  } { { "../rtl/digital_clock_v1.v" "logic_ctrl_v1_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 logic_ctrl_v1.v(20) " "Verilog HDL assignment warning at logic_ctrl_v1.v(20): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957920787 "|digital_clock_v1|logic_ctrl_v1:logic_ctrl_v1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 logic_ctrl_v1.v(21) " "Verilog HDL assignment warning at logic_ctrl_v1.v(21): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/logic_ctrl_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957920787 "|digital_clock_v1|logic_ctrl_v1:logic_ctrl_v1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_process logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst " "Elaborating entity \"key_process\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "key_process_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|key_filter:key_filter_inst\"" {  } { { "../rtl/key_process.v" "key_filter_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_process.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|edge_detection:edge_detection_inst " "Elaborating entity \"edge_detection\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|key_process:key_process_inst\|edge_detection:edge_detection_inst\"" {  } { { "../rtl/key_process.v" "edge_detection_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_process.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_sec logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_sec:seg_ctrl_sec_inst " "Elaborating entity \"seg_ctrl_sec\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_sec:seg_ctrl_sec_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "seg_ctrl_sec_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_min logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_min:seg_ctrl_min_inst " "Elaborating entity \"seg_ctrl_min\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_min:seg_ctrl_min_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "seg_ctrl_min_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl_hour logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_hour:seg_ctrl_hour_inst " "Elaborating entity \"seg_ctrl_hour\" for hierarchy \"logic_ctrl_v1:logic_ctrl_v1_inst\|seg_ctrl_hour:seg_ctrl_hour_inst\"" {  } { { "../rtl/logic_ctrl_v1.v" "seg_ctrl_hour_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/logic_ctrl_v1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bin2bcd_inst_h " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bin2bcd_inst_h\"" {  } { { "../rtl/digital_clock_v1.v" "bin2bcd_inst_h" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 bin2bcd.v(51) " "Verilog HDL assignment warning at bin2bcd.v(51): truncated value with size 20 to match size of target (12)" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957920986 "|digital_clock_v1|bin2bcd:bin2bcd_inst_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_modify bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1 " "Elaborating entity \"bcd_modify\" for hierarchy \"bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1\"" {  } { { "../rtl/bin2bcd.v" "bcd_modify_inst1" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bin2bcd.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957920987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1\|cmp:cmp_high " "Elaborating entity \"cmp\" for hierarchy \"bin2bcd:bin2bcd_inst_h\|bcd_modify:bcd_modify_inst1\|cmp:cmp_high\"" {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/digital_clock/rtl/bcd_modify.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957921028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/digital_clock_v1.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957921157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_1khz seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst " "Elaborating entity \"clk_div_1khz\" for hierarchy \"seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\"" {  } { { "../rtl/seven_tube.v" "clk_div_1khz_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957921181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_1khz.v(17) " "Verilog HDL assignment warning at clk_div_1khz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_1khz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957921199 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1khz:clk_div_1khz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_1hz seven_tube:seven_tube_inst\|clk_div_1hz:clk_div_1hz_inst " "Elaborating entity \"clk_div_1hz\" for hierarchy \"seven_tube:seven_tube_inst\|clk_div_1hz:clk_div_1hz_inst\"" {  } { { "../rtl/seven_tube.v" "clk_div_1hz_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957921201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_1hz.v(17) " "Verilog HDL assignment warning at clk_div_1hz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957921218 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1hz:clk_div_1hz_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out clk_div_1hz.v(9) " "Verilog HDL Always Construct warning at clk_div_1hz.v(9): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723957921218 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1hz:clk_div_1hz_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out clk_div_1hz.v(9) " "Inferred latch for \"clk_out\" at clk_div_1hz.v(9)" {  } { { "../rtl/clk_div_1hz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1hz.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957921218 "|digital_clock_v1|seven_tube:seven_tube_inst|clk_div_1hz:clk_div_1hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957921220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_ctrl.v(14) " "Verilog HDL assignment warning at seg_ctrl.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seg_ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723957921239 "|digital_clock_v1|seven_tube:seven_tube_inst|seg_ctrl:seg_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_flash seven_tube:seven_tube_inst\|seg_flash:seg_flash_inst " "Elaborating entity \"seg_flash\" for hierarchy \"seven_tube:seven_tube_inst\|seg_flash:seg_flash_inst\"" {  } { { "../rtl/seven_tube.v" "seg_flash_inst" { Text "D:/git-repository/fpga_training/digital_clock/rtl/seven_tube.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957921241 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/key_filter.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723957922692 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723957922692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723957922820 "|digital_clock_v1|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723957922820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723957922915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723957923473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723957923854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723957923854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_switch " "No output dependent on input pin \"key_switch\"" {  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723957924267 "|digital_clock_v1|key_switch"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723957924267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723957924268 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723957924268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Implemented 386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723957924268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723957924268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723957924291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 13:12:04 2024 " "Processing ended: Sun Aug 18 13:12:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723957924291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723957924291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723957924291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723957924291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1723957928629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723957928629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 13:12:05 2024 " "Processing started: Sun Aug 18 13:12:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723957928629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723957928629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723957928629 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723957929981 ""}
{ "Info" "0" "" "Project  = digital_clock" {  } {  } 0 0 "Project  = digital_clock" 0 0 "Fitter" 0 0 1723957929983 ""}
{ "Info" "0" "" "Revision = digital_clock" {  } {  } 0 0 "Revision = digital_clock" 0 0 "Fitter" 0 0 1723957929985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1723957930119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1723957930120 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"digital_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723957930144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723957930226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723957930226 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723957930546 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723957930576 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723957931172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723957931172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723957931172 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723957931172 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723957931200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723957931200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723957931200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723957931200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723957931200 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723957931200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723957931209 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 23 " "No exact pin location assignment(s) for 10 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1723957931603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723957931938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723957931939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1723957931949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1723957931952 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723957931952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723957932013 ""}  } { { "../rtl/digital_clock_v1.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/digital_clock_v1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723957932013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "Automatically promoted node seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723957932013 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out~0 " "Destination node seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out~0" {  } { { "../rtl/clk_div_1khz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723957932013 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723957932013 ""}  } { { "../rtl/clk_div_1khz.v" "" { Text "D:/git-repository/fpga_training/digital_clock/rtl/clk_div_1khz.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723957932013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723957932328 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723957932329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723957932329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723957932331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723957932333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723957932334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723957932334 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723957932335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723957932375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1723957932376 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723957932376 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 10 0 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 10 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1723957932382 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1723957932382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1723957932382 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 17 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 19 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 3 24 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1723957932383 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1723957932383 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1723957932383 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723957932422 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723957932448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723957933021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723957933146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723957933176 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723957934796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723957934796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723957935209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/git-repository/fpga_training/digital_clock/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723957936008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723957936008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723957936581 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723957936581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723957936587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723957936743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723957936769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723957936967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723957936967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723957937206 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723957937710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/digital_clock/prj/output_files/digital_clock.fit.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/digital_clock/prj/output_files/digital_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723957938408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723957938835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 13:12:18 2024 " "Processing ended: Sun Aug 18 13:12:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723957938835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723957938835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723957938835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723957938835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723957941899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723957941899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 13:12:20 2024 " "Processing started: Sun Aug 18 13:12:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723957941899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723957941899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723957941899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1723957942550 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723957942943 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723957942964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723957943849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 13:12:23 2024 " "Processing ended: Sun Aug 18 13:12:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723957943849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723957943849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723957943849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723957943849 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723957944546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723957947130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723957947131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 13:12:25 2024 " "Processing started: Sun Aug 18 13:12:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723957947131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1723957947131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_clock -c digital_clock " "Command: quartus_sta digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1723957947131 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1723957947402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1723957947698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1723957947698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957947767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957947767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1723957947984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957947984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723957947987 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " "create_clock -period 1.000 -name seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723957947987 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723957947987 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1723957947992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723957947992 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1723957947995 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1723957948021 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723957948067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723957948067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.456 " "Worst-case setup slack is -4.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.456            -671.684 sys_clk  " "   -4.456            -671.684 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367              -1.056 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "   -0.367              -1.056 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 sys_clk  " "    0.432               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "    0.453               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723957948078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723957948081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -333.114 sys_clk  " "   -3.000            -333.114 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "   -1.487              -4.461 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948084 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723957948134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1723957948171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1723957948492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723957948565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723957948574 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723957948574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.144 " "Worst-case setup slack is -4.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.144            -612.394 sys_clk  " "   -4.144            -612.394 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.658 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "   -0.234              -0.658 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 sys_clk  " "    0.382               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "    0.401               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723957948590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723957948596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -333.114 sys_clk  " "   -3.000            -333.114 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "   -1.487              -4.461 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948599 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723957948654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723957948784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723957948786 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723957948786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.317 " "Worst-case setup slack is -1.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317            -163.676 sys_clk  " "   -1.317            -163.676 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "    0.398               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sys_clk  " "    0.178               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "    0.186               0.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723957948800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723957948806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -239.558 sys_clk  " "   -3.000            -239.558 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out  " "   -1.000              -3.000 seven_tube:seven_tube_inst\|clk_div_1khz:clk_div_1khz_inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723957948809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723957948809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723957949259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723957949260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723957949336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 13:12:29 2024 " "Processing ended: Sun Aug 18 13:12:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723957949336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723957949336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723957949336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1723957949336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1723957952003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723957952004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 18 13:12:30 2024 " "Processing started: Sun Aug 18 13:12:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723957952004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723957952004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723957952004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1723957952812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock.vo D:/git-repository/fpga_training/digital_clock/prj/simulation/questa/ simulation " "Generated file digital_clock.vo in folder \"D:/git-repository/fpga_training/digital_clock/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723957952961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723957952989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 13:12:32 2024 " "Processing ended: Sun Aug 18 13:12:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723957952989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723957952989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723957952989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723957952989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723957953675 ""}
