git clone --depth 1 --no-tags https://github.com/lrg11/boom_add_ec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785574225
git clone --depth 1 --no-tags https://github.com/GaryLiu2021/Booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783716562
git clone --depth 1 --no-tags https://github.com/jgpeiro/game_of_life_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785311411
git clone --depth 1 --no-tags https://github.com/marpermon/T1C2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783430343
git clone --depth 1 --no-tags https://github.com/nabicold03/HDLLogicDesignProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785927048
git clone --depth 1 --no-tags https://github.com/pvrajeshkumar/IISC_DVLSI_ML_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780123598
git clone --depth 1 --no-tags https://github.com/JonathanQ-Maker/Conv2D3x3_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779595585
git clone --depth 1 --no-tags https://github.com/Helazhary/Milestone2ArchProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779013149
git clone --depth 1 --no-tags https://github.com/robin1001/nano-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784697916
git clone --depth 1 --no-tags https://github.com/ComputerarchitectureCPU/CPU_Nonpipelined_7inst.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777444757
git clone --depth 1 --no-tags https://github.com/ic35hao/111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777770791
git clone --depth 1 --no-tags https://github.com/micuami/ImageProcessingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778684390
git clone --depth 1 --no-tags https://github.com/ARUNEMB3101/VLSI_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779138835
git clone --depth 1 --no-tags https://github.com/vinitkesh/2x2MatrixALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777369175
git clone --depth 1 --no-tags https://github.com/kugaichen/verilog_training_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778083240
git clone --depth 1 --no-tags https://github.com/maygo22/Verilog_4x4_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778720591
git clone --depth 1 --no-tags https://github.com/Siddharthjha8/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780088759
git clone --depth 1 --no-tags https://github.com/efabless/EF_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780894608
git clone --depth 1 --no-tags https://github.com/gev20022/verilog_struct_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780791019
git clone --depth 1 --no-tags https://github.com/nilgunuzun/SingleCycleComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780913691
git clone --depth 1 --no-tags https://github.com/salzhang/PID_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781190262
git clone --depth 1 --no-tags https://github.com/divyasaim971/Verilog_Practice_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781270173
git clone --depth 1 --no-tags https://github.com/massongeno/Verilog-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781289703
git clone --depth 1 --no-tags https://github.com/VladDinescu1/PASSWORD_CHECKER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781593697
git clone --depth 1 --no-tags https://github.com/sahil-tgs/washing_machine_vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782035310
git clone --depth 1 --no-tags https://github.com/RezusDarsus/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780914768
git clone --depth 1 --no-tags https://github.com/nguyentruongthan/viMach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779209341
git clone --depth 1 --no-tags https://github.com/kvolkel/ECE564-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783067290
git clone --depth 1 --no-tags https://github.com/jitendra-bhandari/LLM-Aided-Testbench-Generation-for-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783328778
git clone --depth 1 --no-tags https://github.com/Candu34/DE10-Lite_Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783198580
git clone --depth 1 --no-tags https://github.com/WorldofKerry/quartus-hls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783127949
git clone --depth 1 --no-tags https://github.com/HaiNhatTran/Thang_May.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782600153
git clone --depth 1 --no-tags https://github.com/ricardorocha1202/fsm_sar_bs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779393693
git clone --depth 1 --no-tags https://github.com/shun6-6/GT64B66B_PHY_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782862669
git clone --depth 1 --no-tags https://github.com/JasonF0410/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782868893
git clone --depth 1 --no-tags https://github.com/rickyrorton/FP16-MAC-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783663170
git clone --depth 1 --no-tags https://github.com/shaazmik/fpga-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783725669
git clone --depth 1 --no-tags https://github.com/ankita16aru/3DVectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783147039
git clone --depth 1 --no-tags https://github.com/nedsels/tetris_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783774542
git clone --depth 1 --no-tags https://github.com/d1story/Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783977418
git clone --depth 1 --no-tags https://github.com/AliMaher15/NTI-Digital-IC-Design-Track.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784177360
git clone --depth 1 --no-tags https://github.com/imransgitt/JK_flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784563665
git clone --depth 1 --no-tags https://github.com/odinx123/2015-IC-Design-Contest-Preliminary-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784541362
git clone --depth 1 --no-tags https://github.com/ENGR-850/Main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784416548
git clone --depth 1 --no-tags https://github.com/YCHM0304/Verilog_SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784781560
git clone --depth 1 --no-tags https://github.com/Nok1on1/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779582993
git clone --depth 1 --no-tags https://github.com/min4604/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778052966
git clone --depth 1 --no-tags https://github.com/KishorKumar0/32-Bit-MAC-Unit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779573940
git clone --depth 1 --no-tags https://github.com/Cassie70/Arqui2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779789123
git clone --depth 1 --no-tags https://github.com/Nipun-9420/all_home_automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785067424
git clone --depth 1 --no-tags https://github.com/Bharathsampat/VLSI-LAB-EXP-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785555009
git clone --depth 1 --no-tags https://github.com/Bharathsampat/VLSI-LAB-EXP-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785555249
git clone --depth 1 --no-tags https://github.com/KevinMathewEC/RV32I_with_BP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779412458
git clone --depth 1 --no-tags https://github.com/schwarz-em/tilelink-tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779455874
git clone --depth 1 --no-tags https://github.com/existential-ai/izhekevich_neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784413547
git clone --depth 1 --no-tags https://github.com/alfiero88/tt06-VCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782018257
git clone --depth 1 --no-tags https://github.com/harsh3002/4-bit-Sequential-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786001002
git clone --depth 1 --no-tags https://github.com/PatriChou/lab2-2-Edge-Map.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786026636
git clone --depth 1 --no-tags https://github.com/AmanMurad/Caravel_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776986988
git clone --depth 1 --no-tags https://github.com/noortaytoy1/Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777445300
git clone --depth 1 --no-tags https://github.com/llTurtle22ll/tt06-darkriscv-angelo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778062907
git clone --depth 1 --no-tags https://github.com/cy336998/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777223385
git clone --depth 1 --no-tags https://github.com/mj1069/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777569474
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/indy_simple_cmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777534210
git clone --depth 1 --no-tags https://github.com/swarnimajain/-CORDIC-Algorithm-Implementation-for-the-Calculation-of-Trigonometric-Functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778175395
git clone --depth 1 --no-tags https://github.com/VladyFrunzus/Infineon-Summer-School-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778503600
git clone --depth 1 --no-tags https://github.com/lshrea69/hex_keypad.asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778307062
git clone --depth 1 --no-tags https://github.com/z123k5/ultrasonic-modem-300k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777685762
git clone --depth 1 --no-tags https://github.com/devaprasanth-b/tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778663652
git clone --depth 1 --no-tags https://github.com/PierreBB2002/BCD-Adder-Subtractor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778759276
git clone --depth 1 --no-tags https://github.com/Meraj-Kaida/half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779136665
git clone --depth 1 --no-tags https://github.com/leena-Affouri/Architecture-SecondProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779234521
git clone --depth 1 --no-tags https://github.com/Lovekumar2/Design-a-Single-Port-RAM-256x32-with-synchronous-Read-Write-By-using-AHB-lite-Bus-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779152219
git clone --depth 1 --no-tags https://github.com/DokiDiana/MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779239933
git clone --depth 1 --no-tags https://github.com/yk3066/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779409654
git clone --depth 1 --no-tags https://github.com/joshuag120/thunderbird-tail-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779434782
git clone --depth 1 --no-tags https://github.com/Dukeelian/Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779747805
git clone --depth 1 --no-tags https://github.com/JoaoCerq/Controlling-a-wall-guided-robot-using-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780103260
git clone --depth 1 --no-tags https://github.com/maygo22/Verilog_0to9-0to99_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780105586
git clone --depth 1 --no-tags https://github.com/Shreyanshpriye/car-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780585194
git clone --depth 1 --no-tags https://github.com/Vijay27Aravind/Experiment-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780516510
git clone --depth 1 --no-tags https://github.com/aspirbyed/Security-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780936217
git clone --depth 1 --no-tags https://github.com/davwamai/zrnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781723599
git clone --depth 1 --no-tags https://github.com/rapidstream-org/rapidstream-cookbook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778552417
git clone --depth 1 --no-tags https://github.com/Muhammadussain/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778447521
git clone --depth 1 --no-tags https://github.com/Eshaan2001/64-bit-floating-point-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781568168
git clone --depth 1 --no-tags https://github.com/cy2016-1/CaotaiSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781540665
git clone --depth 1 --no-tags https://github.com/RazvanN25/Pseudorandom_number_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781592327
git clone --depth 1 --no-tags https://github.com/ktiwaz/RISCV-Pipeline-Processor-EEC180-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782252363
git clone --depth 1 --no-tags https://github.com/mvstru23/chessToy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778942148
git clone --depth 1 --no-tags https://github.com/Lori-Kaito/Euler-s-Totient-Function-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781042117
git clone --depth 1 --no-tags https://github.com/samatahkiran/axis_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782357261
