
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010226                       # Number of seconds simulated (Second)
simTicks                                  10226001000                       # Number of ticks simulated (Tick)
finalTick                                 10226001000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    157.60                       # Real time elapsed on the host (Second)
hostTickRate                                 64884408                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     58213276                       # Number of instructions simulated (Count)
simOps                                       65454626                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   369365                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     415312                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         20452003                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        66226253                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      405                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       66254064                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2488                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               772031                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            646223                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 128                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20304927                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.262955                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.446676                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5051693     24.88%     24.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1118212      5.51%     30.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    836092      4.12%     34.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3241193     15.96%     50.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3167443     15.60%     66.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3576572     17.61%     83.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    881848      4.34%     88.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1558623      7.68%     95.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    873251      4.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20304927                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   30503     24.68%     24.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     24.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1180      0.95%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.02%     25.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.01%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  76921     62.23%     87.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14968     12.11%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3489546      5.27%      5.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      40519864     61.16%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7653      0.01%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2719      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3488700      5.27%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      6977471     10.53%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      3488729      5.27%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7832010     11.82%     99.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       447245      0.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       66254064                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.239490                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              123605                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001866                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                103573630                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                42438837                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        41439982                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 49365518                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                24559945                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        24424638                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    41671872                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    21216251                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          66211973                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7820341                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     42091                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 454                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8266016                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6457148                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       445675                       # Number of stores executed (Count)
system.cpu.numRate                           3.237432                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1508                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          147076                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    58213276                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      65454626                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.351329                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.351329                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.846336                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.846336                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   61844809                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  29427055                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   52335522                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    26061312                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   26067981                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  44577678                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      217                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        7552276                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        453155                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        11467                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        17149                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 6608745                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           6530301                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23062                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2284999                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                15425                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2282045                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998707                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17618                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 39                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6666                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1347                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5319                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          677                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          769386                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             277                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22938                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20187584                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.242327                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.480196                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7285686     36.09%     36.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2852516     14.13%     50.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1831505      9.07%     59.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          586893      2.91%     62.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          861129      4.27%     66.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           91408      0.45%     66.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           23712      0.12%     67.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          103169      0.51%     67.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         6551566     32.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20187584                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             58213394                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               65454744                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7835665                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7420372                       # Number of loads committed (Count)
system.cpu.commit.amos                            108                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         116                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6393486                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         24396679                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    45338017                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11039                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3484931      5.32%      5.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     40184877     61.39%     66.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7079      0.01%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2572      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3484875      5.32%     72.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      6969751     10.65%     82.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     82.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      3484899      5.32%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7420372     11.34%     99.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       415293      0.63%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     65454744                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6551566                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7509018                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7509018                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7509018                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7509018                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       390661                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          390661                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       390661                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         390661                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  26274662765                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  26274662765                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  26274662765                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  26274662765                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7899679                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7899679                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7899679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7899679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.049453                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.049453                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.049453                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.049453                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67256.938279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67256.938279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67256.938279                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67256.938279                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2378728                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          481                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        32439                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      73.329264                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    60.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       218189                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            218189                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        58547                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         58547                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        58547                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        58547                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       332114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       332114                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       332114                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       332114                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  22338307490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  22338307490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  22338307490                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  22338307490                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.042041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.042041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.042041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.042041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67260.963073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67260.963073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67260.963073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67260.963073                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 331095                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7314837                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7314837                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       169643                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        169643                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6813929500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6813929500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7484480                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7484480                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.022666                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.022666                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40166.287439                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40166.287439                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        55088                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        55088                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       114555                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       114555                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3299970500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3299970500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.015306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.015306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 28806.865698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 28806.865698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          103                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             103                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       379500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       379500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          108                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          108                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.046296                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.046296                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        75900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        75900                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       374500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       374500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.046296                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.046296                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        74900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        74900                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       194181                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         194181                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       220887                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       220887                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  19456558357                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  19456558357                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       415068                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       415068                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.532171                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.532171                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 88083.763902                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 88083.763902                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3459                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3459                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       217428                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       217428                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  19034293082                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  19034293082                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.523837                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.523837                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 87542.970924                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87542.970924                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.346010                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7841240                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             332119                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.609730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.346010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996432                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          834                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           31931267                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          31931267                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5012764                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5424649                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9485584                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                358107                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  23823                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2254613                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   878                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               66432839                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2965                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            5398567                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59297921                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     6608745                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2301010                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      14875836                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   49348                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  766                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5029                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5349508                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12063                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20304927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.283633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.601834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10220326     50.33%     50.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    98170      0.48%     50.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   643559      3.17%     53.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    98328      0.48%     54.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1074641      5.29%     59.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1350039      6.65%     66.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   294502      1.45%     67.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    25008      0.12%     67.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6500354     32.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20304927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.323134                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.899370                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5346796                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5346796                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5346796                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5346796                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2712                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2712                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2712                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2712                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    184721499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    184721499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    184721499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    184721499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5349508                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5349508                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5349508                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5349508                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000507                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000507                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000507                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000507                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68112.647124                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68112.647124                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68112.647124                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68112.647124                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          830                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      59.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1869                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1869                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          586                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           586                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          586                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          586                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2126                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2126                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2126                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2126                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    145458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    145458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    145458000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    145458000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68418.626529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68418.626529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68418.626529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68418.626529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1869                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5346796                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5346796                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2712                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2712                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    184721499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    184721499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5349508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5349508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000507                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000507                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68112.647124                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68112.647124                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          586                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          586                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2126                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2126                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    145458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    145458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68418.626529                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68418.626529                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.616200                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5348921                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2125                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2517.139294                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.616200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           21400157                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          21400157                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     23823                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4313809                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   122472                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               66227112                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2055                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7552276                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  453155                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   399                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     57706                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    34685                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7910                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17513                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                25423                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 65876219                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                65864620                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  51108767                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  81463324                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.220448                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.627384                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       32127                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  131904                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  93                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37862                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9288                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  29899                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7420372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.609629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            35.224219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7038932     94.86%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                39355      0.53%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               109092      1.47%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 5839      0.08%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 9142      0.12%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                11561      0.16%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 9944      0.13%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                13722      0.18%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                11053      0.15%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                12748      0.17%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               9535      0.13%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              14012      0.19%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              15923      0.21%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              18744      0.25%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              35377      0.48%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               9639      0.13%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7881      0.11%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               7666      0.10%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2697      0.04%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3887      0.05%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               8802      0.12%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2120      0.03%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1189      0.02%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                912      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                601      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                449      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                379      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                378      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                531      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                408      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            17854      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7420372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  23823                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5099691                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4737631                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38861                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9744237                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                660684                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               66365809                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 25243                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 426956                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 102334                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  76143                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            86658196                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   159961578                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 62074051                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 27977099                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              85660986                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   997210                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     391                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 100                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1195251                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79849579                       # The number of ROB reads (Count)
system.cpu.rob.writes                       132566462                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 58213276                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   65454626                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    430                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  89761                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     90191                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   430                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 89761                       # number of overall hits (Count)
system.l2.overallHits::total                    90191                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1696                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               242211                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  243907                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1696                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              242211                       # number of overall misses (Count)
system.l2.overallMisses::total                 243907                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       137604500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     20877614000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        21015218500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      137604500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    20877614000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       21015218500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2126                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             331972                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                334098                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2126                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            331972                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               334098                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.797742                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.729613                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.730046                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.797742                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.729613                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.730046                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81134.728774                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86195.977887                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86160.784643                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81134.728774                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86195.977887                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86160.784643                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               215345                       # number of writebacks (Count)
system.l2.writebacks::total                    215345                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1696                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           242211                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              243907                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1696                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          242211                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             243907                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    120654500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  18455504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    18576158500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    120654500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  18455504000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   18576158500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.797742                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.729613                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.730046                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.797742                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.729613                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.730046                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71140.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76195.977887                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76160.825643                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71140.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76195.977887                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76160.825643                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         240501                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          221                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            221                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          146                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             146                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          147                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           147                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993197                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993197                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          146                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          146                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2767000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2767000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993197                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993197                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18952.054795                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18952.054795                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             430                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                430                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1696                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1696                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    137604500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    137604500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2126                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2126                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.797742                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.797742                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81134.728774                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81134.728774                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1696                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1696                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    120654500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    120654500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.797742                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.797742                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71140.625000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71140.625000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           216779                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              216779                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  18689247500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    18689247500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         217417                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            217417                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.997066                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.997066                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 86213.367070                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 86213.367070                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       216779                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          216779                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  16521457500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  16521457500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.997066                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.997066                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 76213.367070                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 76213.367070                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          89123                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             89123                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        25432                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           25432                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2188366500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2188366500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       114555                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        114555                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.222007                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.222007                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86047.754797                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86047.754797                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        25432                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        25432                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1934046500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1934046500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.222007                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.222007                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76047.754797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76047.754797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1868                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1868                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1868                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1868                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       218189                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           218189                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       218189                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       218189                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4056.737909                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       666840                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     244598                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.726269                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      66.115572                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       236.212216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3754.410121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.016141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.057669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.916604                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.990415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  207                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  919                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  454                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2516                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    5582262                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   5582262                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    215344.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    242193.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000152062750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        13124                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        13124                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              654728                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             202572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      243906                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     215344                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    243906                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   215344                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                243906                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               215344                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  190712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   27589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   15980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    9571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3675                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  14186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  13764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  14277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  14512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  15360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  14787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  14090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  14342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  14090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  13505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  13314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  13486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  13132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  13127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  13124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        13124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.583130                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.590305                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     33.732727                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         13094     99.77%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           27      0.21%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            2      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         13124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        13124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.406583                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.370799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.149248                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            11479     87.47%     87.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              169      1.29%     88.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              209      1.59%     90.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              451      3.44%     93.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              756      5.76%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               12      0.09%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               25      0.19%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               22      0.17%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         13124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                15609984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             13782016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1526499361.77397203                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1347742485.06332040                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10225976500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      22266.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       108480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     15500352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     13780480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 10608252.434162680060                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1515778455.331658840179                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1347592279.719119787216                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1695                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       242211                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       215344                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50840250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   8516391250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 254586430500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29994.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35161.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1182231.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       108480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     15501504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15609984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       108480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       108480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     13782016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     13782016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       242211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          243906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       215344                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         215344                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       10608252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1515891109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1526499362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     10608252                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10608252                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1347742485                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1347742485                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1347742485                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      10608252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1515891109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2874241847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               243888                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              215320                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        15415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        15199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        15343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        15393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        15409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        15642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        15252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        15350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        15184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        14409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        14746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        15289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        15336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        15275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        15314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        15332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        13324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        13841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        13893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        12832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        13233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        13645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        13843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        13525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        12281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        13274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        13362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        13413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        13791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        13918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3994331500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1219440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         8567231500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16377.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35127.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              218639                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             190750                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        49808                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   590.019916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   423.320622                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.006361                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5844     11.73%     11.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6697     13.45%     25.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4555      9.15%     34.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3121      6.27%     40.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         7138     14.33%     54.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2326      4.67%     59.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1905      3.82%     63.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1342      2.69%     66.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16880     33.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        49808                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              15608832                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           13780480                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1526.386708                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1347.592280                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.92                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              10.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       178892700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        95060955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      878241420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     565832340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 807022320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   4453593540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    176389920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7155033195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   699.690250                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    419384750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    341380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9465236250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       176814960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        93960405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      863118900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     558138060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 807022320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   4460451780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    170614560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7130120985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   697.254086                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    404934250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    341380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9479686750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               27127                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        215344                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             24519                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             216779                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            216779                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          27127                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            146                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       727821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  727821                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     29392000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 29392000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             244052                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   244052    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               244052                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1376600500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1282205000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         483915                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       239863                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             116680                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       433534                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1869                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           138062                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            217417                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           217417                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2126                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        114555                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           147                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          147                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6120                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       995333                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1001453                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       255616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     35210304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                35465920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          240501                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  13782080                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            574746                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001495                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.038631                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  573887     99.85%     99.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     859      0.15%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              574746                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10226001000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          553662500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3188498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         498031500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        667209                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       332964                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             858                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
