
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (with overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8s_83C | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8s_83C.v)]  [[C](add8s_83C.c)] |
| add8s_6FR | 0.20 | 0.78 | 37.30 | 1.48 | 0.7 |  [[Verilog](add8s_6FR.v)]  [[C](add8s_6FR.c)] |
| add8s_6XL | 0.55 | 1.56 | 77.83 | 7.00 | 2.9 |  [[Verilog](add8s_6XL.v)]  [[C](add8s_6XL.c)] |
| add8s_704 | 1.09 | 5.08 | 88.98 | 12.68 | 12 |  [[Verilog](add8s_704.v)]  [[C](add8s_704.c)] |
| add8s_6UC | 2.23 | 7.81 | 94.39 | 23.64 | 49 |  [[Verilog](add8s_6UC.v)]  [[C](add8s_6UC.c)] |
| add8s_6PA | 3.83 | 11.72 | 96.91 | 33.04 | 142 |  [[Verilog](add8s_6PA.v)]  [[C](add8s_6PA.c)] |
| add8s_6T8 | 9.14 | 27.34 | 98.52 | 67.56 | 839 |  [[Verilog](add8s_6T8.v)]  [[C](add8s_6T8.c)] |
| add8s_6HF | 22.23 | 50.00 | 99.48 | 99.98 | 4551 |  [[Verilog](add8s_6HF.v)]  [[C](add8s_6HF.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             