static int F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nunsigned long V_10 = V_2 -> V_11 + V_8 * 8 ;\r\nunsigned int V_12 ;\r\nunsigned int V_13 ;\r\nint V_14 ;\r\nfor ( V_14 = 0 ; V_14 < V_6 -> V_15 ; V_14 ++ ) {\r\nV_12 = F_3 ( V_10 + V_16 ) & 0xffff ;\r\nV_13 = F_3 ( V_10 + V_17 ) & 0xff ;\r\nV_7 [ V_14 ] = ( V_13 << 16 ) | V_12 ;\r\n}\r\nreturn V_6 -> V_15 ;\r\n}\r\nstatic int F_4 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nstruct V_18 * V_19 = V_2 -> V_20 ;\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nunsigned long V_10 = V_2 -> V_11 + V_8 * 8 ;\r\nunsigned int V_21 ;\r\nunion V_22 V_22 ;\r\nswitch ( V_7 [ 0 ] ) {\r\ncase V_23 :\r\nV_19 -> V_24 [ V_8 ] = V_7 [ 0 ] ;\r\n#if 0\r\ncmReg.reg.coutSource = 0;\r\ncmReg.reg.coutPolarity = 1;\r\ncmReg.reg.autoLoadResetRcap = 0;\r\ncmReg.reg.hwCtEnableSource = 3;\r\ncmReg.reg.ctEnableCtrl = 2;\r\ncmReg.reg.clockSource = 2;\r\ncmReg.reg.countDir = 1;\r\ncmReg.reg.countDirCtrl = 1;\r\ncmReg.reg.outputRegLatchCtrl = 0;\r\ncmReg.reg.preloadRegSel = 0;\r\ncmReg.reg.reserved = 0;\r\noutw(cmReg.value, chan_iobase + REG_C0M);\r\noutw(0x0001, chan_iobase + REG_C0H);\r\noutw(0x3C68, chan_iobase + REG_C0L);\r\noutw(0x8000, chan_iobase + REG_C0C);\r\noutw(0x4000, chan_iobase + REG_C0C);\r\noutw(0x0008, chan_iobase + REG_C0C);\r\n#endif\r\n#if 1\r\nV_22 . V_25 = V_7 [ 1 ] & 0xffff ;\r\nF_5 ( V_22 . V_25 , V_10 + V_26 ) ;\r\nif ( V_22 . V_27 . V_28 == 0 ) {\r\nF_5 ( 0x8000 , V_10 + V_29 ) ;\r\n}\r\n#else\r\nV_22 . V_27 . V_30 = 0 ;\r\nif ( V_7 [ 1 ] == V_31 )\r\nV_22 . V_27 . V_32 = 1 ;\r\nelse if ( V_7 [ 1 ] == V_33 )\r\nV_22 . V_27 . V_32 = 2 ;\r\nelse\r\nV_22 . V_27 . V_32 = 0 ;\r\nif ( V_7 [ 3 ] == V_34 )\r\nV_22 . V_27 . V_28 = 4 ;\r\nV_22 . V_25 = V_7 [ 1 ] & 0xffff ;\r\nF_5 ( V_22 . V_25 , V_10 + V_26 ) ;\r\nV_21 = ( V_7 [ 2 ] >> 16 ) & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_17 ) ;\r\nV_21 = V_7 [ 2 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_16 ) ;\r\nif ( V_7 [ 3 ] ) {\r\nV_21 = V_7 [ 3 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_29 ) ;\r\n}\r\nif ( V_22 . V_27 . V_28 == 0 ) {\r\nF_5 ( 0x8000 , V_10 + V_29 ) ;\r\nF_5 ( 0x4000 , V_10 + V_29 ) ;\r\n}\r\n#endif\r\nbreak;\r\ncase V_35 :\r\nV_19 -> V_24 [ V_8 ] = V_7 [ 0 ] ;\r\nV_22 . V_25 = V_7 [ 1 ] & 0xffff ;\r\nV_22 . V_27 . V_36 = 0 ;\r\nF_5 ( V_22 . V_25 , V_10 + V_26 ) ;\r\nV_21 = ( V_7 [ 2 ] >> 16 ) & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_17 ) ;\r\nV_21 = V_7 [ 2 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_16 ) ;\r\nV_22 . V_25 = V_7 [ 1 ] & 0xffff ;\r\nV_22 . V_27 . V_36 = 1 ;\r\nF_5 ( V_22 . V_25 , V_10 + V_26 ) ;\r\nV_21 = ( V_7 [ 3 ] >> 16 ) & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_17 ) ;\r\nV_21 = V_7 [ 3 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_16 ) ;\r\nif ( V_7 [ 4 ] ) {\r\nV_21 = V_7 [ 4 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_29 ) ;\r\n}\r\nbreak;\r\ncase V_37 :\r\nV_19 -> V_24 [ V_8 ] = V_7 [ 0 ] ;\r\nV_22 . V_25 = V_7 [ 1 ] & 0xffff ;\r\nV_22 . V_27 . V_36 = 0 ;\r\nF_5 ( V_22 . V_25 , V_10 + V_26 ) ;\r\nV_21 = ( V_7 [ 2 ] >> 16 ) & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_17 ) ;\r\nV_21 = V_7 [ 2 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_16 ) ;\r\nV_22 . V_25 = V_7 [ 1 ] & 0xffff ;\r\nV_22 . V_27 . V_36 = 1 ;\r\nF_5 ( V_22 . V_25 , V_10 + V_26 ) ;\r\nV_21 = ( V_7 [ 3 ] >> 16 ) & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_17 ) ;\r\nV_21 = V_7 [ 3 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_16 ) ;\r\nif ( V_7 [ 4 ] ) {\r\nV_21 = V_7 [ 4 ] & 0xffff ;\r\nF_5 ( V_21 , V_10 + V_29 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn - V_38 ;\r\nbreak;\r\n}\r\nreturn V_6 -> V_15 ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nstruct V_18 * V_19 = V_2 -> V_20 ;\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nunsigned long V_10 = V_2 -> V_11 + V_8 * 8 ;\r\nF_3 ( V_10 + V_26 ) ;\r\nswitch ( V_19 -> V_24 [ V_8 ] ) {\r\ncase V_37 :\r\nif ( ( V_7 [ 1 ] <= V_7 [ 0 ] ) || ! V_7 [ 0 ] )\r\nreturn - V_38 ;\r\ncase V_23 :\r\ncase V_35 :\r\nF_5 ( ( V_7 [ 0 ] >> 16 ) & 0xffff , V_10 + V_17 ) ;\r\nF_5 ( V_7 [ 0 ] & 0xffff , V_10 + V_16 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_38 ;\r\n}\r\nreturn V_6 -> V_15 ;\r\n}\r\nstatic int F_7 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nstruct V_18 * V_19 = V_2 -> V_20 ;\r\nint V_39 = - V_38 ;\r\nif ( V_6 -> V_15 < 1 )\r\nreturn V_39 ;\r\nV_39 = V_6 -> V_15 ;\r\nF_5 ( V_40 , V_2 -> V_11 + V_41 ) ;\r\nV_19 -> V_42 = ( V_7 [ 0 ] & 0x3ff ) << 5 ;\r\nif ( V_7 [ 1 ] > 0 )\r\nV_19 -> V_42 |= 0x8000 ;\r\nV_19 -> V_42 |= 0x0001 ;\r\nreturn V_39 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nstruct V_18 * V_19 = V_2 -> V_20 ;\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nint V_15 , V_14 ;\r\nunsigned short V_25 ;\r\nunsigned int V_43 ;\r\nunsigned int V_44 ;\r\nV_25 = ( V_19 -> V_42 & 0x8000 ) |\r\n( ( 1 << 5 ) << V_8 ) | ( V_8 << 1 ) | 0x0001 ;\r\nfor ( V_15 = 0 ; V_15 < V_6 -> V_15 ; V_15 ++ ) {\r\nF_5 ( V_25 , V_2 -> V_11 + V_45 ) ;\r\n#define F_9 100\r\nfor ( V_14 = 0 ; V_14 < F_9 ; V_14 ++ ) {\r\nV_44 = F_3 ( V_2 -> V_11 + V_46 ) ;\r\nif ( V_44 & V_40 ) {\r\nF_5 ( V_40 , V_2 -> V_11 + V_46 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_14 == F_9 )\r\nreturn - V_47 ;\r\nV_43 = F_3 ( V_2 -> V_11 + V_48 ) ;\r\nV_7 [ V_15 ] = V_43 ^ 0x8000 ;\r\n}\r\nreturn V_15 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nstruct V_18 * V_19 = V_2 -> V_20 ;\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nunsigned short V_21 ;\r\nint V_14 ;\r\nV_21 = V_8 << 1 ;\r\nF_5 ( V_21 , V_2 -> V_11 + V_49 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_6 -> V_15 ; V_14 ++ ) {\r\nF_5 ( V_7 [ V_14 ] , V_2 -> V_11 + V_48 ) ;\r\nV_19 -> V_50 [ V_8 ] = V_7 [ V_14 ] ;\r\nF_5 ( V_21 + 1 , V_2 -> V_11 + V_49 ) ;\r\n}\r\nreturn V_14 ;\r\n}\r\nstatic int F_11 ( struct V_1 * V_2 , struct V_3 * V_4 ,\r\nstruct V_5 * V_6 , unsigned int * V_7 )\r\n{\r\nstruct V_18 * V_19 = V_2 -> V_20 ;\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nint V_14 ;\r\nfor ( V_14 = 0 ; V_14 < V_6 -> V_15 ; V_14 ++ )\r\nV_7 [ V_14 ] = V_19 -> V_50 [ V_8 ] ;\r\nreturn V_14 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nif ( F_13 ( V_4 , V_7 ) )\r\nF_5 ( V_4 -> V_51 , V_2 -> V_11 + V_52 ) ;\r\nV_7 [ 1 ] = F_3 ( V_2 -> V_11 + V_52 ) & 0xff ;\r\nreturn V_6 -> V_15 ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 ,\r\nstruct V_5 * V_6 ,\r\nunsigned int * V_7 )\r\n{\r\nunsigned int V_8 = F_2 ( V_6 -> V_9 ) ;\r\nunsigned int V_53 ;\r\nint V_54 ;\r\nif ( V_8 < 4 )\r\nV_53 = 0x0f ;\r\nelse\r\nV_53 = 0xf0 ;\r\nV_54 = F_15 ( V_2 , V_4 , V_6 , V_7 , V_53 ) ;\r\nif ( V_54 )\r\nreturn V_54 ;\r\nif ( V_4 -> V_55 & 0x0f )\r\nV_4 -> V_51 |= ( 1 << 10 ) ;\r\nelse\r\nV_4 -> V_51 &= ~ ( 1 << 10 ) ;\r\nif ( V_4 -> V_55 & 0xf0 )\r\nV_4 -> V_51 |= ( 1 << 11 ) ;\r\nelse\r\nV_4 -> V_51 &= ~ ( 1 << 11 ) ;\r\nF_5 ( V_4 -> V_51 , V_2 -> V_11 + V_52 ) ;\r\nreturn V_6 -> V_15 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 , struct V_56 * V_57 )\r\n{\r\nstruct V_18 * V_19 ;\r\nstruct V_3 * V_4 ;\r\nint V_54 ;\r\nV_54 = F_17 ( V_2 , V_57 -> V_58 [ 0 ] , V_59 ) ;\r\nif ( V_54 )\r\nreturn V_54 ;\r\nV_19 = F_18 ( V_2 , sizeof( * V_19 ) ) ;\r\nif ( ! V_19 )\r\nreturn - V_60 ;\r\nV_54 = F_19 ( V_2 , 4 ) ;\r\nif ( V_54 )\r\nreturn V_54 ;\r\nV_4 = & V_2 -> V_61 [ 0 ] ;\r\nV_4 -> type = V_62 ;\r\nV_4 -> V_63 = V_64 | V_65 | V_66 ;\r\nV_4 -> V_67 = 4 ;\r\nV_4 -> V_68 = 0x00ffffff ;\r\nV_4 -> V_69 = F_1 ;\r\nV_4 -> V_70 = F_4 ;\r\nV_4 -> V_71 = F_6 ;\r\nV_4 = & V_2 -> V_61 [ 1 ] ;\r\nV_4 -> type = V_72 ;\r\nV_4 -> V_63 = V_64 | V_73 ;\r\nV_4 -> V_67 = 10 ;\r\nV_4 -> V_68 = 0xffff ;\r\nV_4 -> V_74 = & V_75 ;\r\nV_4 -> V_76 = 16 ;\r\nV_4 -> V_69 = F_8 ;\r\nV_4 -> V_70 = F_7 ;\r\nV_4 = & V_2 -> V_61 [ 2 ] ;\r\nV_4 -> type = V_77 ;\r\nV_4 -> V_63 = V_65 ;\r\nV_4 -> V_67 = 4 ;\r\nV_4 -> V_68 = 0xffff ;\r\nV_4 -> V_74 = & V_75 ;\r\nV_4 -> V_71 = F_10 ;\r\nV_4 -> V_69 = F_11 ;\r\nV_4 = & V_2 -> V_61 [ 3 ] ;\r\nV_4 -> type = V_78 ;\r\nV_4 -> V_63 = V_64 | V_65 ;\r\nV_4 -> V_67 = 8 ;\r\nV_4 -> V_68 = 1 ;\r\nV_4 -> V_74 = & V_79 ;\r\nV_4 -> V_80 = F_12 ;\r\nV_4 -> V_70 = F_14 ;\r\nreturn 1 ;\r\n}
