/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(in_data[90] ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_6z[0] : celloutsig_1_6z[4]);
  assign celloutsig_1_15z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_0z = ~(in_data[131] | in_data[139]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z | celloutsig_1_5z);
  assign celloutsig_1_14z = ~(celloutsig_1_12z | celloutsig_1_12z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | in_data[150]) & celloutsig_1_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_3z);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_4z) & celloutsig_1_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_16z | celloutsig_1_6z[4]) & celloutsig_1_14z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= { in_data[58], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[71:67], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z } <= { celloutsig_0_6z, celloutsig_0_2z, _00_, celloutsig_0_0z, celloutsig_0_6z, _00_ };
  assign celloutsig_0_1z = { in_data[18:17], celloutsig_0_0z } <= { in_data[70], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[155], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } <= { in_data[148:124], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[64:61] <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_6z[5:1], celloutsig_1_9z, celloutsig_1_6z } <= { in_data[116:106], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[189:161] <= { in_data[175:171], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_17z[11:3], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_11z } <= { in_data[145:140], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[175:173], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[112:109], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_15z } % { 1'h1, in_data[141:139], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_0z = & in_data[89:85];
  assign celloutsig_1_16z = & { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_1z = | in_data[166:161];
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, in_data[164:152] };
  assign celloutsig_1_13z = | in_data[142:135];
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_7z = { _00_[1:0], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
