Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  6 19:34:16 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file top_ddr3_hdmi_bus_skew_routed.rpt -pb top_ddr3_hdmi_bus_skew_routed.pb -rpx top_ddr3_hdmi_bus_skew_routed.rpx
| Design       : top_ddr3_hdmi
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   121       [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow             10.000       1.124      8.876
2   123       [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Fast             10.000       1.176      8.824
3   125       [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.224      8.776
4   127       [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.299      8.701
5   129       [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.197      8.803
6   131       [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.149      8.851
7   133       [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.160      8.840
8   135       [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.355      8.645
9   137       [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.284      8.716
10  139       [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow             10.000       1.226      8.774
11  159       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       0.993      9.007
12  161       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       1.037      8.963
13  164       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       1.089      8.911
14  166       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             10.000       1.068      8.932


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk1x_hdmi_clk_gen    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                            inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.124      8.876


Slack (MET) :             8.876ns  (requirement - actual skew)
  Endpoint Source:        inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Reference Source:       inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.375ns
  Reference Relative Delay:  -0.067ns
  Relative CRPR:              0.317ns
  Actual Bus Skew:            1.124ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.518    -0.370    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y154        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154        FDRE (Prop_fdre_C_Q)         0.433     0.063 r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.454     0.517    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X53Y154        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=267, routed)         1.399    -0.824    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y154        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty           -0.203    -0.777    
    SLICE_X53Y154        FDRE (Setup_fdre_C_D)       -0.081    -0.858    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           0.517    
                         clock arrival                         -0.858    
  -------------------------------------------------------------------
                         relative delay                         1.375    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.402    -0.821    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y154        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y154        FDRE (Prop_fdre_C_Q)         0.304    -0.517 r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.224    -0.293    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X58Y154        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=267, routed)         1.522    -0.366    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y154        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism             -0.251    -0.616    
                         clock uncertainty            0.203    -0.413    
    SLICE_X58Y154        FDRE (Hold_fdre_C_D)         0.187    -0.226    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                          -0.293    
                         clock arrival                         -0.226    
  -------------------------------------------------------------------
                         relative delay                        -0.067    



Id: 2
set_bus_skew -from [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 10.000
Requirement: 10.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk1x_hdmi_clk_gen    p1_clk_hdmi_clk_gen   inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                                                                            inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Fast         1.176      8.824


Slack (MET) :             8.824ns  (requirement - actual skew)
  Endpoint Source:        inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Endpoint Destination:   inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk1x_hdmi_clk_gen)
  Reference Destination:  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    0.983ns
  Reference Relative Delay:  -0.323ns
  Relative CRPR:              0.129ns
  Actual Bus Skew:            1.176ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.173 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.634    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -0.709    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -2.334 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -1.634    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=267, routed)         0.919    -0.686    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y155        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.160    -0.526 r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.179    -0.347    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X47Y155        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.616 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.121    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.473    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -1.769 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.121    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        0.644    -0.451    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y155        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                         clock pessimism             -0.565    -1.016    
                         clock uncertainty           -0.203    -1.220    
    SLICE_X47Y155        FDRE (Setup_fdre_C_D)       -0.110    -1.330    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         data arrival                          -0.347    
                         clock arrival                         -1.330    
  -------------------------------------------------------------------
                         relative delay                         0.983    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1x_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.616 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.121    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.473    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -1.769 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -1.121    inst_hdmi_clk_gen/inst/clk1x_hdmi_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_hdmi_clk_gen/inst/clkout2_buf/O
                         net (fo=267, routed)         0.642    -0.453    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y153        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.197    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X52Y153        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.173 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.634    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -0.709    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.334 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -1.634    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        0.916    -0.689    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y153        FDRE                                         r  inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.565    -0.124    
                         clock uncertainty            0.203     0.080    
    SLICE_X52Y153        FDRE (Hold_fdre_C_D)         0.046     0.126    inst_top_hdmi/inst_hdmi_buffer/inst_hdmi_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.197    
                         clock arrival                          0.126    
  -------------------------------------------------------------------
                         relative delay                        -0.323    



Id: 3
set_bus_skew -from [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk_pll_i             rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.224      8.776


Slack (MET) :             8.776ns  (requirement - actual skew)
  Endpoint Source:        rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.286ns
  Reference Relative Delay:  -2.016ns
  Relative CRPR:              0.505ns
  Actual Bus Skew:            1.224ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.356    -0.531    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y146        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.398    -0.133 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.504     0.371    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y146        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.244     0.825    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y146        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.264     1.089    
                         clock uncertainty           -0.276     0.813    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)       -0.156     0.657    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           0.371    
                         clock arrival                          0.657    
  -------------------------------------------------------------------
                         relative delay                        -0.286    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.244    -0.979    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y145        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.279    -0.700 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.207    -0.493    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y147        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.355     1.485    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y147        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism             -0.264     1.221    
                         clock uncertainty            0.276     1.497    
    SLICE_X52Y147        FDRE (Hold_fdre_C_D)         0.026     1.523    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -0.493    
                         clock arrival                          1.523    
  -------------------------------------------------------------------
                         relative delay                        -2.016    



Id: 4
set_bus_skew -from [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             p1_clk_hdmi_clk_gen   rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.299      8.701


Slack (MET) :             8.701ns  (requirement - actual skew)
  Endpoint Source:        rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.473ns
  Reference Relative Delay:   1.686ns
  Relative CRPR:              0.488ns
  Actual Bus Skew:            1.299ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.356     1.486    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X57Y146        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.348     1.834 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.482     2.316    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X56Y146        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.246    -0.977    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y146        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.264    -0.713    
                         clock uncertainty           -0.276    -0.989    
    SLICE_X56Y146        FDRE (Setup_fdre_C_D)       -0.168    -1.157    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.316    
                         clock arrival                         -1.157    
  -------------------------------------------------------------------
                         relative delay                         3.473    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.244     0.825    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y145        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.304     1.129 r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.224     1.353    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y145        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.355    -0.532    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y145        FDRE                                         r  rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.264    -0.796    
                         clock uncertainty            0.276    -0.520    
    SLICE_X54Y145        FDRE (Hold_fdre_C_D)         0.187    -0.333    rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.353    
                         clock arrival                         -0.333    
  -------------------------------------------------------------------
                         relative delay                         1.686    



Id: 5
set_bus_skew -from [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk_pll_i             wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.197      8.803


Slack (MET) :             8.803ns  (requirement - actual skew)
  Endpoint Source:        wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.421ns
  Reference Relative Delay:  -2.167ns
  Relative CRPR:              0.549ns
  Actual Bus Skew:            1.197ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.351    -0.536    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y137        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.348    -0.188 r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.180    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y136        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.240     0.821    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y136        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.264     1.085    
                         clock uncertainty           -0.276     0.809    
    SLICE_X53Y136        FDRE (Setup_fdre_C_D)       -0.208     0.601    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           0.180    
                         clock arrival                          0.601    
  -------------------------------------------------------------------
                         relative delay                        -0.421    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.241    -0.982    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y137        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.304    -0.678 r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.194    -0.484    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y136        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.350     1.480    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y136        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264     1.216    
                         clock uncertainty            0.276     1.492    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.191     1.683    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.484    
                         clock arrival                          1.683    
  -------------------------------------------------------------------
                         relative delay                        -2.167    



Id: 6
set_bus_skew -from [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             p1_clk_hdmi_clk_gen   wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.149      8.851


Slack (MET) :             8.851ns  (requirement - actual skew)
  Endpoint Source:        wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.476ns
  Reference Relative Delay:   1.802ns
  Relative CRPR:              0.525ns
  Actual Bus Skew:            1.149ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.350     1.480    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y136        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.348     1.828 r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     2.314    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X54Y137        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.241    -0.982    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y137        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.264    -0.718    
                         clock uncertainty           -0.276    -0.994    
    SLICE_X54Y137        FDRE (Setup_fdre_C_D)       -0.168    -1.162    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.314    
                         clock arrival                         -1.162    
  -------------------------------------------------------------------
                         relative delay                         3.476    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.239     0.820    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y135        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y135        FDRE (Prop_fdre_C_Q)         0.304     1.124 r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.290     1.414    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X55Y137        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.351    -0.536    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y137        FDRE                                         r  wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264    -0.800    
                         clock uncertainty            0.276    -0.524    
    SLICE_X55Y137        FDRE (Hold_fdre_C_D)         0.136    -0.388    wr_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.414    
                         clock arrival                         -0.388    
  -------------------------------------------------------------------
                         relative delay                         1.802    



Id: 7
set_bus_skew -from [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk_pll_i             wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.160      8.840


Slack (MET) :             8.840ns  (requirement - actual skew)
  Endpoint Source:        wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.454ns
  Reference Relative Delay:  -2.137ns
  Relative CRPR:              0.523ns
  Actual Bus Skew:            1.160ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.440    -0.448    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X73Y64         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.379    -0.069 r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.417    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X76Y64         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.333     0.914    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X76Y64         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.264     1.178    
                         clock uncertainty           -0.276     0.902    
    SLICE_X76Y64         FDRE (Setup_fdre_C_D)       -0.031     0.871    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           0.417    
                         clock arrival                          0.871    
  -------------------------------------------------------------------
                         relative delay                        -0.454    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.331    -0.892    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X72Y64         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y64         FDRE (Prop_fdre_C_Q)         0.304    -0.588 r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.222    -0.366    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y64         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.442     1.571    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y64         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism             -0.264     1.307    
                         clock uncertainty            0.276     1.583    
    SLICE_X74Y64         FDRE (Hold_fdre_C_D)         0.187     1.770    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.366    
                         clock arrival                          1.770    
  -------------------------------------------------------------------
                         relative delay                        -2.137    



Id: 8
set_bus_skew -from [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             p1_clk_hdmi_clk_gen   wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.355      8.645


Slack (MET) :             8.645ns  (requirement - actual skew)
  Endpoint Source:        wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.598ns
  Reference Relative Delay:   1.711ns
  Relative CRPR:              0.531ns
  Actual Bus Skew:            1.355ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.442     1.571    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y63         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_fdre_C_Q)         0.348     1.919 r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.544     2.463    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X70Y62         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.264    -0.959    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X70Y62         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.264    -0.695    
                         clock uncertainty           -0.276    -0.971    
    SLICE_X70Y62         FDRE (Setup_fdre_C_D)       -0.163    -1.134    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.463    
                         clock arrival                         -1.134    
  -------------------------------------------------------------------
                         relative delay                         3.598    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.332     0.913    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y63         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_fdre_C_Q)         0.304     1.217 r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.200     1.417    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y62         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.443    -0.445    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y62         FDRE                                         r  wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264    -0.709    
                         clock uncertainty            0.276    -0.433    
    SLICE_X72Y62         FDRE (Hold_fdre_C_D)         0.138    -0.295    wr_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.417    
                         clock arrival                         -0.295    
  -------------------------------------------------------------------
                         relative delay                         1.711    



Id: 9
set_bus_skew -from [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   clk_pll_i             rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.284      8.716


Slack (MET) :             8.716ns  (requirement - actual skew)
  Endpoint Source:        rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Source:       rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -0.259ns
  Reference Relative Delay:  -2.119ns
  Relative CRPR:              0.576ns
  Actual Bus Skew:            1.284ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.457    -0.431    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X83Y63         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.348    -0.083 r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.529     0.446    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X83Y64         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.345     0.926    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y64         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.264     1.190    
                         clock uncertainty           -0.276     0.914    
    SLICE_X83Y64         FDRE (Setup_fdre_C_D)       -0.209     0.705    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           0.446    
                         clock arrival                          0.705    
  -------------------------------------------------------------------
                         relative delay                        -0.259    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.346    -0.877    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X83Y63         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.304    -0.573 r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.189    -0.384    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X83Y64         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.455     1.584    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y64         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264     1.320    
                         clock uncertainty            0.276     1.596    
    SLICE_X83Y64         FDRE (Hold_fdre_C_D)         0.138     1.734    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.384    
                         clock arrival                          1.734    
  -------------------------------------------------------------------
                         relative delay                        -2.119    



Id: 10
set_bus_skew -from [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pll_i             p1_clk_hdmi_clk_gen   rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.226      8.774


Slack (MET) :             8.774ns  (requirement - actual skew)
  Endpoint Source:        rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Endpoint Destination:   rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i)
  Reference Destination:  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    3.515ns
  Reference Relative Delay:   1.766ns
  Relative CRPR:              0.523ns
  Actual Bus Skew:            1.226ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.431    -0.457    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077    -0.380 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     0.710    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.106     0.816 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     1.541    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.941    -1.400 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     0.048    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.129 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.455     1.584    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X82Y64         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDRE (Prop_fdre_C_Q)         0.348     1.932 r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.488     2.420    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X82Y62         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.347    -0.876    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y62         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.264    -0.612    
                         clock uncertainty           -0.276    -0.888    
    SLICE_X82Y62         FDRE (Setup_fdre_C_D)       -0.207    -1.095    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.420    
                         clock arrival                         -1.095    
  -------------------------------------------------------------------
                         relative delay                         3.515    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.300    inst_ddr3_clk_gen/inst/clk_out1_ddr3_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_ddr3_clk_gen/inst/clkout1_buf/O
                         net (fo=63, routed)          1.325    -0.898    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/sclkin
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    -0.825 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958     0.133    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.069     0.202 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685     0.887    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.764    -1.877 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    -0.496    u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.419 r  u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=5912, routed)        1.344     0.925    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X82Y65         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.304     1.229 r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     1.534    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X84Y63         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.457    -0.431    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y63         FDRE                                         r  rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.264    -0.695    
                         clock uncertainty            0.276    -0.419    
    SLICE_X84Y63         FDRE (Hold_fdre_C_D)         0.187    -0.232    rd_cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.534    
                         clock arrival                         -0.232    
  -------------------------------------------------------------------
                         relative delay                         1.766    



Id: 11
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.993      9.007


Slack (MET) :             9.007ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    5.332ns
  Reference Relative Delay:   3.604ns
  Relative CRPR:              0.735ns
  Actual Bus Skew:            0.993ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.358     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X33Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.348     3.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.475     3.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.249    -0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    -0.974    
                         clock uncertainty           -0.176    -1.149    
    SLICE_X35Y131        FDCE (Setup_fdce_C_D)       -0.208    -1.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.975    
                         clock arrival                         -1.357    
  -------------------------------------------------------------------
                         relative delay                         5.332    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.250     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X35Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDCE (Prop_fdce_C_Q)         0.304     3.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.289     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.355    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X35Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    -0.532    
                         clock uncertainty            0.176    -0.357    
    SLICE_X35Y130        FDCE (Hold_fdce_C_D)         0.138    -0.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.385    
                         clock arrival                         -0.219    
  -------------------------------------------------------------------
                         relative delay                         3.604    



Id: 12
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         1.037      8.963


Slack (MET) :             8.963ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.104ns
  Reference Relative Delay:  -3.942ns
  Relative CRPR:              0.801ns
  Actual Bus Skew:            1.037ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.356    -0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X35Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDCE (Prop_fdce_C_Q)         0.348    -0.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.488     0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.250     2.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.792    
                         clock uncertainty           -0.176     2.616    
    SLICE_X35Y132        FDCE (Setup_fdce_C_D)       -0.208     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           0.305    
                         clock arrival                          2.408    
  -------------------------------------------------------------------
                         relative delay                        -2.104    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.249    -0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X35Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y131        FDCE (Prop_fdce_C_Q)         0.304    -0.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.191    -0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357     3.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X35Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.151    
                         clock uncertainty            0.176     3.327    
    SLICE_X35Y132        FDCE (Hold_fdce_C_D)         0.136     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                          -0.479    
                         clock arrival                          3.463    
  -------------------------------------------------------------------
                         relative delay                        -3.942    



Id: 13
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         1.089      8.911


Slack (MET) :             8.911ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:   -2.008ns
  Reference Relative Delay:  -3.851ns
  Relative CRPR:              0.753ns
  Actual Bus Skew:            1.089ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.364    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X32Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDCE (Prop_fdce_C_Q)         0.348    -0.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.580     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.255     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X32Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     2.797    
                         clock uncertainty           -0.176     2.621    
    SLICE_X32Y137        FDCE (Setup_fdce_C_D)       -0.209     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           0.404    
                         clock arrival                          2.412    
  -------------------------------------------------------------------
                         relative delay                        -2.008    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.252    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X31Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y134        FDCE (Prop_fdce_C_Q)         0.304    -0.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.362     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X31Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.156    
                         clock uncertainty            0.176     3.332    
    SLICE_X31Y135        FDCE (Hold_fdce_C_D)         0.136     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                          -0.383    
                         clock arrival                          3.468    
  -------------------------------------------------------------------
                         relative delay                        -3.851    



Id: 14
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 10.000
Requirement: 10.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      p1_clk_hdmi_clk_gen   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         1.068      8.932


Slack (MET) :             8.932ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by p1_clk_hdmi_clk_gen)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    5.326ns
  Reference Relative Delay:   3.504ns
  Relative CRPR:              0.753ns
  Actual Bus Skew:            1.068ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.713     1.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.362     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDCE (Prop_fdce_C_Q)         0.348     3.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     3.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.420    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.673 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.300    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439    -0.784    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    -3.933 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.300    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.223 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.252    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    -0.971    
                         clock uncertainty           -0.176    -1.146    
    SLICE_X32Y134        FDCE (Setup_fdce_C_D)       -0.209    -1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.970    
                         clock arrival                         -1.355    
  -------------------------------------------------------------------
                         relative delay                         5.326    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.465     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.255     2.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y137        FDCE (Prop_fdce_C_Q)         0.304     3.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.191     3.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X33Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock p1_clk_hdmi_clk_gen rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sclkin (IN)
                         net (fo=0)                   0.000     0.000    inst_ddr3_clk_gen/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_ddr3_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_ddr3_clk_gen/inst/clk_in1_ddr3_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.409 r  inst_ddr3_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -1.969    inst_hdmi_clk_gen/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -0.339    inst_hdmi_clk_gen/inst/clk_in1_hdmi_clk_gen
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -3.682 r  inst_hdmi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.969    inst_hdmi_clk_gen/inst/p1_clk_hdmi_clk_gen
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_hdmi_clk_gen/inst/clkout1_buf/O
                         net (fo=3912, routed)        1.364    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X33Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000    -0.523    
                         clock uncertainty            0.176    -0.348    
    SLICE_X33Y136        FDCE (Hold_fdce_C_D)         0.136    -0.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.292    
                         clock arrival                         -0.212    
  -------------------------------------------------------------------
                         relative delay                         3.504    



