int\r\nF_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_3 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_8 -> V_2 ;\r\nT_1 V_9 ;\r\nint V_10 ;\r\nif ( ! F_2 ( & V_4 -> V_11 -> V_12 ) )\r\nreturn - V_13 ;\r\nF_3 ( & V_7 -> V_14 ) ;\r\nV_9 = V_7 -> V_15 ;\r\nV_7 -> V_15 += 2 ;\r\nF_4 ( & V_7 -> V_14 ) ;\r\nV_10 = F_5 ( V_4 , 5 ) ;\r\nif ( ! V_10 ) {\r\nF_6 ( V_4 , 0 , V_16 , 4 ) ;\r\nF_7 ( V_4 , V_17 ) ;\r\nF_7 ( V_4 , 0 ) ;\r\nF_7 ( V_4 , V_9 + 0 ) ;\r\nF_7 ( V_4 , V_9 + 1 ) ;\r\nF_8 ( V_4 ) ;\r\n}\r\nif ( ! V_10 && ! ( V_10 = F_5 ( V_5 , 5 ) ) ) {\r\nF_6 ( V_5 , 0 , V_16 , 4 ) ;\r\nF_7 ( V_5 , V_17 ) ;\r\nF_7 ( V_5 , 0 ) ;\r\nF_7 ( V_5 , V_9 + 1 ) ;\r\nF_7 ( V_5 , V_9 + 2 ) ;\r\nF_8 ( V_5 ) ;\r\n}\r\nF_9 ( & V_4 -> V_11 -> V_12 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_10 ( struct V_3 * V_5 )\r\n{\r\nstruct V_6 * V_7 = V_5 -> V_8 -> V_2 ;\r\nstruct V_18 * V_19 ;\r\nstruct V_20 * V_21 = & V_7 -> V_22 -> V_22 . V_21 ;\r\nstruct V_23 * V_24 ;\r\nT_1 V_25 = V_21 -> V_25 * V_26 ;\r\nT_1 V_27 = V_25 + V_21 -> V_28 - 1 ;\r\nint V_10 = 0 ;\r\nV_19 = V_5 -> V_2 = F_11 ( sizeof( * V_19 ) , V_29 ) ;\r\nif ( ! V_19 )\r\nreturn - V_30 ;\r\nF_12 ( & V_19 -> V_31 ) ;\r\nV_19 -> V_31 . V_32 = V_33 ;\r\nV_19 -> V_31 . V_34 = V_35 ;\r\nV_19 -> V_31 . V_36 = F_1 ;\r\nV_10 = F_13 (nv_object(chan->cli), chan->handle,\r\nNvSema, 0x0002 ,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_class),\r\n&object) ;\r\nif ( V_10 )\r\nF_14 ( V_5 ) ;\r\nreturn V_10 ;\r\n}\r\nvoid\r\nF_15 ( struct V_37 * V_8 )\r\n{\r\nstruct V_6 * V_7 = V_8 -> V_2 ;\r\nF_16 ( V_7 -> V_22 , 0 , V_7 -> V_15 ) ;\r\n}\r\nint\r\nF_17 ( struct V_37 * V_8 )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_10 = 0 ;\r\nV_7 = V_8 -> V_2 = F_11 ( sizeof( * V_7 ) , V_29 ) ;\r\nif ( ! V_7 )\r\nreturn - V_30 ;\r\nV_7 -> V_31 . V_38 = V_39 ;\r\nV_7 -> V_31 . V_40 = F_15 ;\r\nV_7 -> V_31 . V_41 = F_10 ;\r\nV_7 -> V_31 . V_42 = F_14 ;\r\nF_18 ( & V_7 -> V_14 ) ;\r\nV_10 = F_19 ( V_8 -> V_43 , 4096 , 0x1000 , V_44 ,\r\n0 , 0x0000 , NULL , & V_7 -> V_22 ) ;\r\nif ( ! V_10 ) {\r\nV_10 = F_20 ( V_7 -> V_22 , V_44 ) ;\r\nif ( ! V_10 ) {\r\nV_10 = F_21 ( V_7 -> V_22 ) ;\r\nif ( V_10 )\r\nF_22 ( V_7 -> V_22 ) ;\r\n}\r\nif ( V_10 )\r\nF_23 ( NULL , & V_7 -> V_22 ) ;\r\n}\r\nif ( V_10 ) {\r\nV_39 ( V_8 ) ;\r\nreturn V_10 ;\r\n}\r\nF_16 ( V_7 -> V_22 , 0x000 , 0x00000000 ) ;\r\nreturn V_10 ;\r\n}
