

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_44_15'
================================================================
* Date:           Sat Apr 12 12:19:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|    1424|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1424|     67|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_40_fu_1021_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln44_fu_1015_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  31|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_39    |   9|          2|    7|         14|
    |i_fu_286                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_286                 |   7|   0|    7|          0|
    |input_T_0_10_fu_502      |  22|   0|   22|          0|
    |input_T_0_11_fu_498      |  22|   0|   22|          0|
    |input_T_0_12_fu_494      |  22|   0|   22|          0|
    |input_T_0_13_fu_490      |  22|   0|   22|          0|
    |input_T_0_14_fu_486      |  22|   0|   22|          0|
    |input_T_0_15_fu_482      |  22|   0|   22|          0|
    |input_T_0_16_fu_478      |  22|   0|   22|          0|
    |input_T_0_17_fu_474      |  22|   0|   22|          0|
    |input_T_0_18_fu_470      |  22|   0|   22|          0|
    |input_T_0_19_fu_466      |  22|   0|   22|          0|
    |input_T_0_1_fu_538       |  22|   0|   22|          0|
    |input_T_0_20_fu_462      |  22|   0|   22|          0|
    |input_T_0_21_fu_458      |  22|   0|   22|          0|
    |input_T_0_22_fu_454      |  22|   0|   22|          0|
    |input_T_0_23_fu_450      |  22|   0|   22|          0|
    |input_T_0_24_fu_446      |  22|   0|   22|          0|
    |input_T_0_25_fu_442      |  22|   0|   22|          0|
    |input_T_0_26_fu_438      |  22|   0|   22|          0|
    |input_T_0_27_fu_434      |  22|   0|   22|          0|
    |input_T_0_28_fu_430      |  22|   0|   22|          0|
    |input_T_0_29_fu_426      |  22|   0|   22|          0|
    |input_T_0_2_fu_534       |  22|   0|   22|          0|
    |input_T_0_30_fu_422      |  22|   0|   22|          0|
    |input_T_0_31_fu_418      |  22|   0|   22|          0|
    |input_T_0_32_fu_414      |  22|   0|   22|          0|
    |input_T_0_33_fu_410      |  22|   0|   22|          0|
    |input_T_0_34_fu_406      |  22|   0|   22|          0|
    |input_T_0_35_fu_402      |  22|   0|   22|          0|
    |input_T_0_36_fu_398      |  22|   0|   22|          0|
    |input_T_0_37_fu_394      |  22|   0|   22|          0|
    |input_T_0_38_fu_390      |  22|   0|   22|          0|
    |input_T_0_39_fu_386      |  22|   0|   22|          0|
    |input_T_0_3_fu_530       |  22|   0|   22|          0|
    |input_T_0_40_fu_382      |  22|   0|   22|          0|
    |input_T_0_41_fu_378      |  22|   0|   22|          0|
    |input_T_0_42_fu_374      |  22|   0|   22|          0|
    |input_T_0_43_fu_370      |  22|   0|   22|          0|
    |input_T_0_44_fu_366      |  22|   0|   22|          0|
    |input_T_0_45_fu_362      |  22|   0|   22|          0|
    |input_T_0_46_fu_358      |  22|   0|   22|          0|
    |input_T_0_47_fu_354      |  22|   0|   22|          0|
    |input_T_0_48_fu_350      |  22|   0|   22|          0|
    |input_T_0_49_fu_346      |  22|   0|   22|          0|
    |input_T_0_4_fu_526       |  22|   0|   22|          0|
    |input_T_0_50_fu_342      |  22|   0|   22|          0|
    |input_T_0_51_fu_338      |  22|   0|   22|          0|
    |input_T_0_52_fu_334      |  22|   0|   22|          0|
    |input_T_0_53_fu_330      |  22|   0|   22|          0|
    |input_T_0_54_fu_326      |  22|   0|   22|          0|
    |input_T_0_55_fu_322      |  22|   0|   22|          0|
    |input_T_0_56_fu_318      |  22|   0|   22|          0|
    |input_T_0_57_fu_314      |  22|   0|   22|          0|
    |input_T_0_58_fu_310      |  22|   0|   22|          0|
    |input_T_0_59_fu_306      |  22|   0|   22|          0|
    |input_T_0_5_fu_522       |  22|   0|   22|          0|
    |input_T_0_60_fu_302      |  22|   0|   22|          0|
    |input_T_0_61_fu_298      |  22|   0|   22|          0|
    |input_T_0_62_fu_294      |  22|   0|   22|          0|
    |input_T_0_63_fu_290      |  22|   0|   22|          0|
    |input_T_0_6_fu_518       |  22|   0|   22|          0|
    |input_T_0_7_fu_514       |  22|   0|   22|          0|
    |input_T_0_8_fu_510       |  22|   0|   22|          0|
    |input_T_0_9_fu_506       |  22|   0|   22|          0|
    |input_T_0_fu_542         |  22|   0|   22|          0|
    |trunc_ln44_reg_2011      |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1424|   0| 1424|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_15|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_15|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_15|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_15|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_15|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_44_15|  return value|
|input_ref_0_address0          |  out|    6|   ap_memory|                                  input_ref_0|         array|
|input_ref_0_ce0               |  out|    1|   ap_memory|                                  input_ref_0|         array|
|input_ref_0_q0                |   in|   22|   ap_memory|                                  input_ref_0|         array|
|input_T_0_load_out            |  out|   22|      ap_vld|                           input_T_0_load_out|       pointer|
|input_T_0_load_out_ap_vld     |  out|    1|      ap_vld|                           input_T_0_load_out|       pointer|
|input_T_0_1_load_out          |  out|   22|      ap_vld|                         input_T_0_1_load_out|       pointer|
|input_T_0_1_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_1_load_out|       pointer|
|input_T_0_2_load_out          |  out|   22|      ap_vld|                         input_T_0_2_load_out|       pointer|
|input_T_0_2_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_2_load_out|       pointer|
|input_T_0_3_load_out          |  out|   22|      ap_vld|                         input_T_0_3_load_out|       pointer|
|input_T_0_3_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_3_load_out|       pointer|
|input_T_0_4_load_out          |  out|   22|      ap_vld|                         input_T_0_4_load_out|       pointer|
|input_T_0_4_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_4_load_out|       pointer|
|input_T_0_5_load_out          |  out|   22|      ap_vld|                         input_T_0_5_load_out|       pointer|
|input_T_0_5_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_5_load_out|       pointer|
|input_T_0_6_load_out          |  out|   22|      ap_vld|                         input_T_0_6_load_out|       pointer|
|input_T_0_6_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_6_load_out|       pointer|
|input_T_0_7_load_out          |  out|   22|      ap_vld|                         input_T_0_7_load_out|       pointer|
|input_T_0_7_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_7_load_out|       pointer|
|input_T_0_8_load_out          |  out|   22|      ap_vld|                         input_T_0_8_load_out|       pointer|
|input_T_0_8_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_8_load_out|       pointer|
|input_T_0_9_load_out          |  out|   22|      ap_vld|                         input_T_0_9_load_out|       pointer|
|input_T_0_9_load_out_ap_vld   |  out|    1|      ap_vld|                         input_T_0_9_load_out|       pointer|
|input_T_0_10_load_out         |  out|   22|      ap_vld|                        input_T_0_10_load_out|       pointer|
|input_T_0_10_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_10_load_out|       pointer|
|input_T_0_11_load_out         |  out|   22|      ap_vld|                        input_T_0_11_load_out|       pointer|
|input_T_0_11_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_11_load_out|       pointer|
|input_T_0_12_load_out         |  out|   22|      ap_vld|                        input_T_0_12_load_out|       pointer|
|input_T_0_12_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_12_load_out|       pointer|
|input_T_0_13_load_out         |  out|   22|      ap_vld|                        input_T_0_13_load_out|       pointer|
|input_T_0_13_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_13_load_out|       pointer|
|input_T_0_14_load_out         |  out|   22|      ap_vld|                        input_T_0_14_load_out|       pointer|
|input_T_0_14_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_14_load_out|       pointer|
|input_T_0_15_load_out         |  out|   22|      ap_vld|                        input_T_0_15_load_out|       pointer|
|input_T_0_15_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_15_load_out|       pointer|
|input_T_0_16_load_out         |  out|   22|      ap_vld|                        input_T_0_16_load_out|       pointer|
|input_T_0_16_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_16_load_out|       pointer|
|input_T_0_17_load_out         |  out|   22|      ap_vld|                        input_T_0_17_load_out|       pointer|
|input_T_0_17_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_17_load_out|       pointer|
|input_T_0_18_load_out         |  out|   22|      ap_vld|                        input_T_0_18_load_out|       pointer|
|input_T_0_18_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_18_load_out|       pointer|
|input_T_0_19_load_out         |  out|   22|      ap_vld|                        input_T_0_19_load_out|       pointer|
|input_T_0_19_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_19_load_out|       pointer|
|input_T_0_20_load_out         |  out|   22|      ap_vld|                        input_T_0_20_load_out|       pointer|
|input_T_0_20_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_20_load_out|       pointer|
|input_T_0_21_load_out         |  out|   22|      ap_vld|                        input_T_0_21_load_out|       pointer|
|input_T_0_21_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_21_load_out|       pointer|
|input_T_0_22_load_out         |  out|   22|      ap_vld|                        input_T_0_22_load_out|       pointer|
|input_T_0_22_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_22_load_out|       pointer|
|input_T_0_23_load_out         |  out|   22|      ap_vld|                        input_T_0_23_load_out|       pointer|
|input_T_0_23_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_23_load_out|       pointer|
|input_T_0_24_load_out         |  out|   22|      ap_vld|                        input_T_0_24_load_out|       pointer|
|input_T_0_24_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_24_load_out|       pointer|
|input_T_0_25_load_out         |  out|   22|      ap_vld|                        input_T_0_25_load_out|       pointer|
|input_T_0_25_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_25_load_out|       pointer|
|input_T_0_26_load_out         |  out|   22|      ap_vld|                        input_T_0_26_load_out|       pointer|
|input_T_0_26_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_26_load_out|       pointer|
|input_T_0_27_load_out         |  out|   22|      ap_vld|                        input_T_0_27_load_out|       pointer|
|input_T_0_27_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_27_load_out|       pointer|
|input_T_0_28_load_out         |  out|   22|      ap_vld|                        input_T_0_28_load_out|       pointer|
|input_T_0_28_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_28_load_out|       pointer|
|input_T_0_29_load_out         |  out|   22|      ap_vld|                        input_T_0_29_load_out|       pointer|
|input_T_0_29_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_29_load_out|       pointer|
|input_T_0_30_load_out         |  out|   22|      ap_vld|                        input_T_0_30_load_out|       pointer|
|input_T_0_30_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_30_load_out|       pointer|
|input_T_0_31_load_out         |  out|   22|      ap_vld|                        input_T_0_31_load_out|       pointer|
|input_T_0_31_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_31_load_out|       pointer|
|input_T_0_32_load_out         |  out|   22|      ap_vld|                        input_T_0_32_load_out|       pointer|
|input_T_0_32_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_32_load_out|       pointer|
|input_T_0_33_load_out         |  out|   22|      ap_vld|                        input_T_0_33_load_out|       pointer|
|input_T_0_33_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_33_load_out|       pointer|
|input_T_0_34_load_out         |  out|   22|      ap_vld|                        input_T_0_34_load_out|       pointer|
|input_T_0_34_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_34_load_out|       pointer|
|input_T_0_35_load_out         |  out|   22|      ap_vld|                        input_T_0_35_load_out|       pointer|
|input_T_0_35_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_35_load_out|       pointer|
|input_T_0_36_load_out         |  out|   22|      ap_vld|                        input_T_0_36_load_out|       pointer|
|input_T_0_36_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_36_load_out|       pointer|
|input_T_0_37_load_out         |  out|   22|      ap_vld|                        input_T_0_37_load_out|       pointer|
|input_T_0_37_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_37_load_out|       pointer|
|input_T_0_38_load_out         |  out|   22|      ap_vld|                        input_T_0_38_load_out|       pointer|
|input_T_0_38_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_38_load_out|       pointer|
|input_T_0_39_load_out         |  out|   22|      ap_vld|                        input_T_0_39_load_out|       pointer|
|input_T_0_39_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_39_load_out|       pointer|
|input_T_0_40_load_out         |  out|   22|      ap_vld|                        input_T_0_40_load_out|       pointer|
|input_T_0_40_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_40_load_out|       pointer|
|input_T_0_41_load_out         |  out|   22|      ap_vld|                        input_T_0_41_load_out|       pointer|
|input_T_0_41_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_41_load_out|       pointer|
|input_T_0_42_load_out         |  out|   22|      ap_vld|                        input_T_0_42_load_out|       pointer|
|input_T_0_42_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_42_load_out|       pointer|
|input_T_0_43_load_out         |  out|   22|      ap_vld|                        input_T_0_43_load_out|       pointer|
|input_T_0_43_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_43_load_out|       pointer|
|input_T_0_44_load_out         |  out|   22|      ap_vld|                        input_T_0_44_load_out|       pointer|
|input_T_0_44_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_44_load_out|       pointer|
|input_T_0_45_load_out         |  out|   22|      ap_vld|                        input_T_0_45_load_out|       pointer|
|input_T_0_45_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_45_load_out|       pointer|
|input_T_0_46_load_out         |  out|   22|      ap_vld|                        input_T_0_46_load_out|       pointer|
|input_T_0_46_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_46_load_out|       pointer|
|input_T_0_47_load_out         |  out|   22|      ap_vld|                        input_T_0_47_load_out|       pointer|
|input_T_0_47_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_47_load_out|       pointer|
|input_T_0_48_load_out         |  out|   22|      ap_vld|                        input_T_0_48_load_out|       pointer|
|input_T_0_48_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_48_load_out|       pointer|
|input_T_0_49_load_out         |  out|   22|      ap_vld|                        input_T_0_49_load_out|       pointer|
|input_T_0_49_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_49_load_out|       pointer|
|input_T_0_50_load_out         |  out|   22|      ap_vld|                        input_T_0_50_load_out|       pointer|
|input_T_0_50_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_50_load_out|       pointer|
|input_T_0_51_load_out         |  out|   22|      ap_vld|                        input_T_0_51_load_out|       pointer|
|input_T_0_51_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_51_load_out|       pointer|
|input_T_0_52_load_out         |  out|   22|      ap_vld|                        input_T_0_52_load_out|       pointer|
|input_T_0_52_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_52_load_out|       pointer|
|input_T_0_53_load_out         |  out|   22|      ap_vld|                        input_T_0_53_load_out|       pointer|
|input_T_0_53_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_53_load_out|       pointer|
|input_T_0_54_load_out         |  out|   22|      ap_vld|                        input_T_0_54_load_out|       pointer|
|input_T_0_54_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_54_load_out|       pointer|
|input_T_0_55_load_out         |  out|   22|      ap_vld|                        input_T_0_55_load_out|       pointer|
|input_T_0_55_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_55_load_out|       pointer|
|input_T_0_56_load_out         |  out|   22|      ap_vld|                        input_T_0_56_load_out|       pointer|
|input_T_0_56_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_56_load_out|       pointer|
|input_T_0_57_load_out         |  out|   22|      ap_vld|                        input_T_0_57_load_out|       pointer|
|input_T_0_57_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_57_load_out|       pointer|
|input_T_0_58_load_out         |  out|   22|      ap_vld|                        input_T_0_58_load_out|       pointer|
|input_T_0_58_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_58_load_out|       pointer|
|input_T_0_59_load_out         |  out|   22|      ap_vld|                        input_T_0_59_load_out|       pointer|
|input_T_0_59_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_59_load_out|       pointer|
|input_T_0_60_load_out         |  out|   22|      ap_vld|                        input_T_0_60_load_out|       pointer|
|input_T_0_60_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_60_load_out|       pointer|
|input_T_0_61_load_out         |  out|   22|      ap_vld|                        input_T_0_61_load_out|       pointer|
|input_T_0_61_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_61_load_out|       pointer|
|input_T_0_62_load_out         |  out|   22|      ap_vld|                        input_T_0_62_load_out|       pointer|
|input_T_0_62_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_62_load_out|       pointer|
|input_T_0_63_load_out         |  out|   22|      ap_vld|                        input_T_0_63_load_out|       pointer|
|input_T_0_63_load_out_ap_vld  |  out|    1|      ap_vld|                        input_T_0_63_load_out|       pointer|
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+

