// Seed: 1026820583
module module_0;
  assign id_1 = id_1;
  logic [7:0] id_2, id_3, id_4, id_5 = (id_2[1'h0-1-1'b0+:1]);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5 :
  assert property (@* id_5)
  else id_5 <= 1 | id_4;
  assign id_3 = id_5;
  module_0();
  wire id_6;
  assign id_5 = id_1;
endmodule
