
260110_softrobot_tempfan_v3.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e7b8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e88  0801ea88  0801ea88  0001fa88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801f910  0801f910  00020910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801f918  0801f918  00020918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801f91c  0801f91c  0002091c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0801f920  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       0000000c  240001dc  0801fafc  000211dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0001404c  240001e8  0801fb08  000211e8  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  24014234  0801fb08  00021234  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000211e8  2**0
                  CONTENTS, READONLY
 11 .debug_info   00040242  00000000  00000000  00021216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000078d3  00000000  00000000  00061458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002c10  00000000  00000000  00068d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000224b  00000000  00000000  0006b940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e962  00000000  00000000  0006db8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003b61c  00000000  00000000  000ac4ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00183b4d  00000000  00000000  000e7b09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0026b656  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d4a0  00000000  00000000  0026b69c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000059  00000000  00000000  00278b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801ea70 	.word	0x0801ea70

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	0801ea70 	.word	0x0801ea70

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9c0 	b.w	8000af0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	468e      	mov	lr, r1
 8000800:	4604      	mov	r4, r0
 8000802:	4688      	mov	r8, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4617      	mov	r7, r2
 800080c:	d962      	bls.n	80008d4 <__udivmoddi4+0xdc>
 800080e:	fab2 f682 	clz	r6, r2
 8000812:	b14e      	cbz	r6, 8000828 <__udivmoddi4+0x30>
 8000814:	f1c6 0320 	rsb	r3, r6, #32
 8000818:	fa01 f806 	lsl.w	r8, r1, r6
 800081c:	fa20 f303 	lsr.w	r3, r0, r3
 8000820:	40b7      	lsls	r7, r6
 8000822:	ea43 0808 	orr.w	r8, r3, r8
 8000826:	40b4      	lsls	r4, r6
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	fa1f fc87 	uxth.w	ip, r7
 8000830:	fbb8 f1fe 	udiv	r1, r8, lr
 8000834:	0c23      	lsrs	r3, r4, #16
 8000836:	fb0e 8811 	mls	r8, lr, r1, r8
 800083a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800083e:	fb01 f20c 	mul.w	r2, r1, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d909      	bls.n	800085a <__udivmoddi4+0x62>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f101 30ff 	add.w	r0, r1, #4294967295
 800084c:	f080 80ea 	bcs.w	8000a24 <__udivmoddi4+0x22c>
 8000850:	429a      	cmp	r2, r3
 8000852:	f240 80e7 	bls.w	8000a24 <__udivmoddi4+0x22c>
 8000856:	3902      	subs	r1, #2
 8000858:	443b      	add	r3, r7
 800085a:	1a9a      	subs	r2, r3, r2
 800085c:	b2a3      	uxth	r3, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800086a:	fb00 fc0c 	mul.w	ip, r0, ip
 800086e:	459c      	cmp	ip, r3
 8000870:	d909      	bls.n	8000886 <__udivmoddi4+0x8e>
 8000872:	18fb      	adds	r3, r7, r3
 8000874:	f100 32ff 	add.w	r2, r0, #4294967295
 8000878:	f080 80d6 	bcs.w	8000a28 <__udivmoddi4+0x230>
 800087c:	459c      	cmp	ip, r3
 800087e:	f240 80d3 	bls.w	8000a28 <__udivmoddi4+0x230>
 8000882:	443b      	add	r3, r7
 8000884:	3802      	subs	r0, #2
 8000886:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088a:	eba3 030c 	sub.w	r3, r3, ip
 800088e:	2100      	movs	r1, #0
 8000890:	b11d      	cbz	r5, 800089a <__udivmoddi4+0xa2>
 8000892:	40f3      	lsrs	r3, r6
 8000894:	2200      	movs	r2, #0
 8000896:	e9c5 3200 	strd	r3, r2, [r5]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d905      	bls.n	80008ae <__udivmoddi4+0xb6>
 80008a2:	b10d      	cbz	r5, 80008a8 <__udivmoddi4+0xb0>
 80008a4:	e9c5 0100 	strd	r0, r1, [r5]
 80008a8:	2100      	movs	r1, #0
 80008aa:	4608      	mov	r0, r1
 80008ac:	e7f5      	b.n	800089a <__udivmoddi4+0xa2>
 80008ae:	fab3 f183 	clz	r1, r3
 80008b2:	2900      	cmp	r1, #0
 80008b4:	d146      	bne.n	8000944 <__udivmoddi4+0x14c>
 80008b6:	4573      	cmp	r3, lr
 80008b8:	d302      	bcc.n	80008c0 <__udivmoddi4+0xc8>
 80008ba:	4282      	cmp	r2, r0
 80008bc:	f200 8105 	bhi.w	8000aca <__udivmoddi4+0x2d2>
 80008c0:	1a84      	subs	r4, r0, r2
 80008c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008c6:	2001      	movs	r0, #1
 80008c8:	4690      	mov	r8, r2
 80008ca:	2d00      	cmp	r5, #0
 80008cc:	d0e5      	beq.n	800089a <__udivmoddi4+0xa2>
 80008ce:	e9c5 4800 	strd	r4, r8, [r5]
 80008d2:	e7e2      	b.n	800089a <__udivmoddi4+0xa2>
 80008d4:	2a00      	cmp	r2, #0
 80008d6:	f000 8090 	beq.w	80009fa <__udivmoddi4+0x202>
 80008da:	fab2 f682 	clz	r6, r2
 80008de:	2e00      	cmp	r6, #0
 80008e0:	f040 80a4 	bne.w	8000a2c <__udivmoddi4+0x234>
 80008e4:	1a8a      	subs	r2, r1, r2
 80008e6:	0c03      	lsrs	r3, r0, #16
 80008e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008ec:	b280      	uxth	r0, r0
 80008ee:	b2bc      	uxth	r4, r7
 80008f0:	2101      	movs	r1, #1
 80008f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000902:	429a      	cmp	r2, r3
 8000904:	d907      	bls.n	8000916 <__udivmoddi4+0x11e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f10c 38ff 	add.w	r8, ip, #4294967295
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x11c>
 800090e:	429a      	cmp	r2, r3
 8000910:	f200 80e0 	bhi.w	8000ad4 <__udivmoddi4+0x2dc>
 8000914:	46c4      	mov	ip, r8
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	fbb3 f2fe 	udiv	r2, r3, lr
 800091c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000920:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000924:	fb02 f404 	mul.w	r4, r2, r4
 8000928:	429c      	cmp	r4, r3
 800092a:	d907      	bls.n	800093c <__udivmoddi4+0x144>
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000932:	d202      	bcs.n	800093a <__udivmoddi4+0x142>
 8000934:	429c      	cmp	r4, r3
 8000936:	f200 80ca 	bhi.w	8000ace <__udivmoddi4+0x2d6>
 800093a:	4602      	mov	r2, r0
 800093c:	1b1b      	subs	r3, r3, r4
 800093e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000942:	e7a5      	b.n	8000890 <__udivmoddi4+0x98>
 8000944:	f1c1 0620 	rsb	r6, r1, #32
 8000948:	408b      	lsls	r3, r1
 800094a:	fa22 f706 	lsr.w	r7, r2, r6
 800094e:	431f      	orrs	r7, r3
 8000950:	fa0e f401 	lsl.w	r4, lr, r1
 8000954:	fa20 f306 	lsr.w	r3, r0, r6
 8000958:	fa2e fe06 	lsr.w	lr, lr, r6
 800095c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000960:	4323      	orrs	r3, r4
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	fa1f fc87 	uxth.w	ip, r7
 800096a:	fbbe f0f9 	udiv	r0, lr, r9
 800096e:	0c1c      	lsrs	r4, r3, #16
 8000970:	fb09 ee10 	mls	lr, r9, r0, lr
 8000974:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000978:	fb00 fe0c 	mul.w	lr, r0, ip
 800097c:	45a6      	cmp	lr, r4
 800097e:	fa02 f201 	lsl.w	r2, r2, r1
 8000982:	d909      	bls.n	8000998 <__udivmoddi4+0x1a0>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f100 3aff 	add.w	sl, r0, #4294967295
 800098a:	f080 809c 	bcs.w	8000ac6 <__udivmoddi4+0x2ce>
 800098e:	45a6      	cmp	lr, r4
 8000990:	f240 8099 	bls.w	8000ac6 <__udivmoddi4+0x2ce>
 8000994:	3802      	subs	r0, #2
 8000996:	443c      	add	r4, r7
 8000998:	eba4 040e 	sub.w	r4, r4, lr
 800099c:	fa1f fe83 	uxth.w	lr, r3
 80009a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80009a4:	fb09 4413 	mls	r4, r9, r3, r4
 80009a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b0:	45a4      	cmp	ip, r4
 80009b2:	d908      	bls.n	80009c6 <__udivmoddi4+0x1ce>
 80009b4:	193c      	adds	r4, r7, r4
 80009b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80009ba:	f080 8082 	bcs.w	8000ac2 <__udivmoddi4+0x2ca>
 80009be:	45a4      	cmp	ip, r4
 80009c0:	d97f      	bls.n	8000ac2 <__udivmoddi4+0x2ca>
 80009c2:	3b02      	subs	r3, #2
 80009c4:	443c      	add	r4, r7
 80009c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009ca:	eba4 040c 	sub.w	r4, r4, ip
 80009ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80009d2:	4564      	cmp	r4, ip
 80009d4:	4673      	mov	r3, lr
 80009d6:	46e1      	mov	r9, ip
 80009d8:	d362      	bcc.n	8000aa0 <__udivmoddi4+0x2a8>
 80009da:	d05f      	beq.n	8000a9c <__udivmoddi4+0x2a4>
 80009dc:	b15d      	cbz	r5, 80009f6 <__udivmoddi4+0x1fe>
 80009de:	ebb8 0203 	subs.w	r2, r8, r3
 80009e2:	eb64 0409 	sbc.w	r4, r4, r9
 80009e6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ea:	fa22 f301 	lsr.w	r3, r2, r1
 80009ee:	431e      	orrs	r6, r3
 80009f0:	40cc      	lsrs	r4, r1
 80009f2:	e9c5 6400 	strd	r6, r4, [r5]
 80009f6:	2100      	movs	r1, #0
 80009f8:	e74f      	b.n	800089a <__udivmoddi4+0xa2>
 80009fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009fe:	0c01      	lsrs	r1, r0, #16
 8000a00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a04:	b280      	uxth	r0, r0
 8000a06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	4638      	mov	r0, r7
 8000a0e:	463c      	mov	r4, r7
 8000a10:	46b8      	mov	r8, r7
 8000a12:	46be      	mov	lr, r7
 8000a14:	2620      	movs	r6, #32
 8000a16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a1a:	eba2 0208 	sub.w	r2, r2, r8
 8000a1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a22:	e766      	b.n	80008f2 <__udivmoddi4+0xfa>
 8000a24:	4601      	mov	r1, r0
 8000a26:	e718      	b.n	800085a <__udivmoddi4+0x62>
 8000a28:	4610      	mov	r0, r2
 8000a2a:	e72c      	b.n	8000886 <__udivmoddi4+0x8e>
 8000a2c:	f1c6 0220 	rsb	r2, r6, #32
 8000a30:	fa2e f302 	lsr.w	r3, lr, r2
 8000a34:	40b7      	lsls	r7, r6
 8000a36:	40b1      	lsls	r1, r6
 8000a38:	fa20 f202 	lsr.w	r2, r0, r2
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	430a      	orrs	r2, r1
 8000a42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a46:	b2bc      	uxth	r4, r7
 8000a48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a4c:	0c11      	lsrs	r1, r2, #16
 8000a4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a52:	fb08 f904 	mul.w	r9, r8, r4
 8000a56:	40b0      	lsls	r0, r6
 8000a58:	4589      	cmp	r9, r1
 8000a5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a5e:	b280      	uxth	r0, r0
 8000a60:	d93e      	bls.n	8000ae0 <__udivmoddi4+0x2e8>
 8000a62:	1879      	adds	r1, r7, r1
 8000a64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a68:	d201      	bcs.n	8000a6e <__udivmoddi4+0x276>
 8000a6a:	4589      	cmp	r9, r1
 8000a6c:	d81f      	bhi.n	8000aae <__udivmoddi4+0x2b6>
 8000a6e:	eba1 0109 	sub.w	r1, r1, r9
 8000a72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a76:	fb09 f804 	mul.w	r8, r9, r4
 8000a7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a84:	4542      	cmp	r2, r8
 8000a86:	d229      	bcs.n	8000adc <__udivmoddi4+0x2e4>
 8000a88:	18ba      	adds	r2, r7, r2
 8000a8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a8e:	d2c4      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a90:	4542      	cmp	r2, r8
 8000a92:	d2c2      	bcs.n	8000a1a <__udivmoddi4+0x222>
 8000a94:	f1a9 0102 	sub.w	r1, r9, #2
 8000a98:	443a      	add	r2, r7
 8000a9a:	e7be      	b.n	8000a1a <__udivmoddi4+0x222>
 8000a9c:	45f0      	cmp	r8, lr
 8000a9e:	d29d      	bcs.n	80009dc <__udivmoddi4+0x1e4>
 8000aa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000aa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000aa8:	3801      	subs	r0, #1
 8000aaa:	46e1      	mov	r9, ip
 8000aac:	e796      	b.n	80009dc <__udivmoddi4+0x1e4>
 8000aae:	eba7 0909 	sub.w	r9, r7, r9
 8000ab2:	4449      	add	r1, r9
 8000ab4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ab8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000abc:	fb09 f804 	mul.w	r8, r9, r4
 8000ac0:	e7db      	b.n	8000a7a <__udivmoddi4+0x282>
 8000ac2:	4673      	mov	r3, lr
 8000ac4:	e77f      	b.n	80009c6 <__udivmoddi4+0x1ce>
 8000ac6:	4650      	mov	r0, sl
 8000ac8:	e766      	b.n	8000998 <__udivmoddi4+0x1a0>
 8000aca:	4608      	mov	r0, r1
 8000acc:	e6fd      	b.n	80008ca <__udivmoddi4+0xd2>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3a02      	subs	r2, #2
 8000ad2:	e733      	b.n	800093c <__udivmoddi4+0x144>
 8000ad4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ad8:	443b      	add	r3, r7
 8000ada:	e71c      	b.n	8000916 <__udivmoddi4+0x11e>
 8000adc:	4649      	mov	r1, r9
 8000ade:	e79c      	b.n	8000a1a <__udivmoddi4+0x222>
 8000ae0:	eba1 0109 	sub.w	r1, r1, r9
 8000ae4:	46c4      	mov	ip, r8
 8000ae6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aea:	fb09 f804 	mul.w	r8, r9, r4
 8000aee:	e7c4      	b.n	8000a7a <__udivmoddi4+0x282>

08000af0 <__aeabi_idiv0>:
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000afa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b06:	463b      	mov	r3, r7
 8000b08:	2224      	movs	r2, #36	@ 0x24
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f01a f937 	bl	801ad80 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b12:	4b5c      	ldr	r3, [pc, #368]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b14:	4a5c      	ldr	r2, [pc, #368]	@ (8000c88 <MX_ADC1_Init+0x194>)
 8000b16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000b18:	4b5a      	ldr	r3, [pc, #360]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b1a:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000b1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000b20:	4b58      	ldr	r3, [pc, #352]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b26:	4b57      	ldr	r3, [pc, #348]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b2c:	4b55      	ldr	r3, [pc, #340]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b32:	4b54      	ldr	r3, [pc, #336]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b38:	4b52      	ldr	r3, [pc, #328]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000b3e:	4b51      	ldr	r3, [pc, #324]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b40:	2206      	movs	r2, #6
 8000b42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b44:	4b4f      	ldr	r3, [pc, #316]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8000b4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b4e:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b54:	4b4b      	ldr	r3, [pc, #300]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b5e:	2203      	movs	r2, #3
 8000b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b62:	4b48      	ldr	r3, [pc, #288]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = ENABLE;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b70:	2201      	movs	r2, #1
 8000b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 16;
 8000b76:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000b7c:	4b41      	ldr	r3, [pc, #260]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000b82:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000b88:	4b3e      	ldr	r3, [pc, #248]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	483d      	ldr	r0, [pc, #244]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000b90:	f005 fb36 	bl	8006200 <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b9a:	f002 fa25 	bl	8002fe8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4836      	ldr	r0, [pc, #216]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000baa:	f006 ff81 	bl	8007ab0 <HAL_ADCEx_MultiModeConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000bb4:	f002 fa18 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bb8:	4b34      	ldr	r3, [pc, #208]	@ (8000c8c <MX_ADC1_Init+0x198>)
 8000bba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000bc0:	2305      	movs	r3, #5
 8000bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bc4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000bc8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd8:	463b      	mov	r3, r7
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4829      	ldr	r0, [pc, #164]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bde:	f005 fe07 	bl	80067f0 <HAL_ADC_ConfigChannel>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000be8:	f002 f9fe 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000bec:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <MX_ADC1_Init+0x19c>)
 8000bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bf4:	463b      	mov	r3, r7
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4822      	ldr	r0, [pc, #136]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000bfa:	f005 fdf9 	bl	80067f0 <HAL_ADC_ConfigChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000c04:	f002 f9f0 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000c08:	4b22      	ldr	r3, [pc, #136]	@ (8000c94 <MX_ADC1_Init+0x1a0>)
 8000c0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c0c:	2312      	movs	r3, #18
 8000c0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	4619      	mov	r1, r3
 8000c14:	481b      	ldr	r0, [pc, #108]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c16:	f005 fdeb 	bl	80067f0 <HAL_ADC_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 8000c20:	f002 f9e2 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000c24:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <MX_ADC1_Init+0x1a4>)
 8000c26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c28:	2318      	movs	r3, #24
 8000c2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c32:	f005 fddd 	bl	80067f0 <HAL_ADC_ConfigChannel>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000c3c:	f002 f9d4 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000c40:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_ADC1_Init+0x1a8>)
 8000c42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c50:	f005 fdce 	bl	80067f0 <HAL_ADC_ConfigChannel>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 8000c5a:	f002 f9c5 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <MX_ADC1_Init+0x1ac>)
 8000c60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c62:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000c66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c68:	463b      	mov	r3, r7
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4805      	ldr	r0, [pc, #20]	@ (8000c84 <MX_ADC1_Init+0x190>)
 8000c6e:	f005 fdbf 	bl	80067f0 <HAL_ADC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 8000c78:	f002 f9b6 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c7c:	bf00      	nop
 8000c7e:	3730      	adds	r7, #48	@ 0x30
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000204 	.word	0x24000204
 8000c88:	40022000 	.word	0x40022000
 8000c8c:	2a000400 	.word	0x2a000400
 8000c90:	2e300800 	.word	0x2e300800
 8000c94:	47520000 	.word	0x47520000
 8000c98:	3ac04000 	.word	0x3ac04000
 8000c9c:	3ef08000 	.word	0x3ef08000
 8000ca0:	4b840000 	.word	0x4b840000

08000ca4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	22b8      	movs	r2, #184	@ 0xb8
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f01a f85b 	bl	801ad80 <memset>
  if(adcHandle->Instance==ADC1)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a53      	ldr	r2, [pc, #332]	@ (8000e1c <HAL_ADC_MspInit+0x178>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	f040 809e 	bne.w	8000e12 <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cd6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000cf6:	23c0      	movs	r3, #192	@ 0xc0
 8000cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d02:	2300      	movs	r3, #0
 8000d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d08:	f107 0318 	add.w	r3, r7, #24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00e fc43 	bl	800f598 <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000d18:	f002 f966 	bl	8002fe8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d1c:	4b40      	ldr	r3, [pc, #256]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d1e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d22:	4a3f      	ldr	r2, [pc, #252]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d24:	f043 0320 	orr.w	r3, r3, #32
 8000d28:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	4b39      	ldr	r3, [pc, #228]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	4a37      	ldr	r2, [pc, #220]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d42:	f043 0304 	orr.w	r3, r3, #4
 8000d46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4a:	4b35      	ldr	r3, [pc, #212]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b31      	ldr	r3, [pc, #196]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d5e:	4a30      	ldr	r2, [pc, #192]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <HAL_ADC_MspInit+0x17c>)
 8000d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_INP17
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d76:	2303      	movs	r3, #3
 8000d78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4825      	ldr	r0, [pc, #148]	@ (8000e24 <HAL_ADC_MspInit+0x180>)
 8000d90:	f00b f822 	bl	800bdd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000d94:	231e      	movs	r3, #30
 8000d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000daa:	4619      	mov	r1, r3
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <HAL_ADC_MspInit+0x184>)
 8000dae:	f00b f813 	bl	800bdd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000db2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000db4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e30 <HAL_ADC_MspInit+0x18c>)
 8000db6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dba:	2209      	movs	r2, #9
 8000dbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000dca:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dcc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000ddc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000de0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000de8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000df8:	f007 f894 	bl	8007f24 <HAL_DMA_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 8000e02:	f002 f8f1 	bl	8002fe8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e0c:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <HAL_ADC_MspInit+0x188>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e12:	bf00      	nop
 8000e14:	37e8      	adds	r7, #232	@ 0xe8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40022000 	.word	0x40022000
 8000e20:	58024400 	.word	0x58024400
 8000e24:	58020800 	.word	0x58020800
 8000e28:	58020000 	.word	0x58020000
 8000e2c:	24000274 	.word	0x24000274
 8000e30:	40020010 	.word	0x40020010

08000e34 <Comm_Init>:
static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length);

/* ========== Public Functions ========== */

void Comm_Init(UART_HandleTypeDef *huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	6078      	str	r0, [r7, #4]
    if (huart == NULL) {
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d108      	bne.n	8000e54 <Comm_Init+0x20>
        REPORT_ERROR_MSG("NULL UART handle");
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <Comm_Init+0x3c>)
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2300      	movs	r3, #0
 8000e48:	222b      	movs	r2, #43	@ 0x2b
 8000e4a:	490a      	ldr	r1, [pc, #40]	@ (8000e74 <Comm_Init+0x40>)
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <Comm_Init+0x44>)
 8000e4e:	f000 fe03 	bl	8001a58 <ReportError>
        return;
 8000e52:	e00a      	b.n	8000e6a <Comm_Init+0x36>
    }

    comm_huart = huart;
 8000e54:	4a09      	ldr	r2, [pc, #36]	@ (8000e7c <Comm_Init+0x48>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]

    memset(&telem_frame, 0, sizeof(TelemetryFrame_t));
 8000e5a:	2282      	movs	r2, #130	@ 0x82
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4808      	ldr	r0, [pc, #32]	@ (8000e80 <Comm_Init+0x4c>)
 8000e60:	f019 ff8e 	bl	801ad80 <memset>

    REPORT_INFO_MSG("Comm Protocol Initialized (RTOS)");
 8000e64:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <Comm_Init+0x50>)
 8000e66:	f000 fe4f 	bl	8001b08 <LogFifo_Push>
}
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	0801eaa4 	.word	0x0801eaa4
 8000e74:	0801ea88 	.word	0x0801ea88
 8000e78:	0801f228 	.word	0x0801f228
 8000e7c:	240002ec 	.word	0x240002ec
 8000e80:	240002f0 	.word	0x240002f0
 8000e84:	0801eab8 	.word	0x0801eab8

08000e88 <Comm_SendTelemetry>:
/**
 * @brief     
 * @note TelemetryTask ,  uartTxMutex    
 */
int32_t Comm_SendTelemetry(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <Comm_SendTelemetry+0x40>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d102      	bne.n	8000e9c <Comm_SendTelemetry+0x14>
        return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e011      	b.n	8000ec0 <Comm_SendTelemetry+0x38>
    }

    //   
    Comm_BuildTelemetryFrame(&telem_frame);
 8000e9c:	480b      	ldr	r0, [pc, #44]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000e9e:	f000 fbb9 	bl	8001614 <Comm_BuildTelemetryFrame>

    // CRC  (CRC  )
    uint16_t crc = Comm_CalculateCRC16((uint8_t*)&telem_frame,
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	4809      	ldr	r0, [pc, #36]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000ea6:	f000 fccf 	bl	8001848 <Comm_CalculateCRC16>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
                                        sizeof(TelemetryFrame_t) - 2);
    telem_frame.crc16 = crc;
 8000eae:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80

    // UART 
    return Comm_TransmitFrame((uint8_t*)&telem_frame, sizeof(TelemetryFrame_t));
 8000eb6:	2182      	movs	r1, #130	@ 0x82
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <Comm_SendTelemetry+0x44>)
 8000eba:	f000 fc9f 	bl	80017fc <Comm_TransmitFrame>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	240002ec 	.word	0x240002ec
 8000ecc:	240002f0 	.word	0x240002f0

08000ed0 <Comm_SendTelemetry_Safe>:
/**
 * @brief   (mutex  )
 * @note    
 */
int32_t Comm_SendTelemetry_Safe(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
    if (comm_huart == NULL) {
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <Comm_SendTelemetry_Safe+0x48>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d102      	bne.n	8000ee4 <Comm_SendTelemetry_Safe+0x14>
        return -1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e014      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2132      	movs	r1, #50	@ 0x32
 8000eea:	4618      	mov	r0, r3
 8000eec:	f015 fa36 	bl	801635c <osMutexAcquire>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d109      	bne.n	8000f0a <Comm_SendTelemetry_Safe+0x3a>
        int32_t result = Comm_SendTelemetry();
 8000ef6:	f7ff ffc7 	bl	8000e88 <Comm_SendTelemetry>
 8000efa:	6078      	str	r0, [r7, #4]
        osMutexRelease(uartTxMutexHandle);
 8000efc:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <Comm_SendTelemetry_Safe+0x4c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f015 fa76 	bl	80163f2 <osMutexRelease>
        return result;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	e001      	b.n	8000f0e <Comm_SendTelemetry_Safe+0x3e>
    }

    return -1;  // Mutex timeout
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	240002ec 	.word	0x240002ec
 8000f1c:	24002578 	.word	0x24002578

08000f20 <Comm_ParseCommand>:
/**
 * @brief   
 * @note CommandTask 
 */
int32_t Comm_ParseCommand(const char *cmd_str, ParsedCommand_t *result)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b092      	sub	sp, #72	@ 0x48
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
    if (cmd_str == NULL || result == NULL) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <Comm_ParseCommand+0x16>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d102      	bne.n	8000f3c <Comm_ParseCommand+0x1c>
        return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	e1b7      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    memset(result, 0, sizeof(ParsedCommand_t));
 8000f3c:	2214      	movs	r2, #20
 8000f3e:	2100      	movs	r1, #0
 8000f40:	6838      	ldr	r0, [r7, #0]
 8000f42:	f019 ff1d 	bl	801ad80 <memset>
    result->valid = false;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	741a      	strb	r2, [r3, #16]
    result->channel = 0xFF;
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	22ff      	movs	r2, #255	@ 0xff
 8000f50:	705a      	strb	r2, [r3, #1]

    char cmd_name[16] = {0};
 8000f52:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
    char ch_str[8] = {0};
 8000f60:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]

    if (sscanf(cmd_str, "%15s", cmd_name) != 1) {
 8000f6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f6e:	461a      	mov	r2, r3
 8000f70:	49b5      	ldr	r1, [pc, #724]	@ (8001248 <Comm_ParseCommand+0x328>)
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f019 fdc2 	bl	801aafc <siscanf>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d002      	beq.n	8000f84 <Comm_ParseCommand+0x64>
        return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	e193      	b.n	80012ac <Comm_ParseCommand+0x38c>
    }

    if (strcmp(cmd_name, "MODE") == 0) {
 8000f84:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f88:	49b0      	ldr	r1, [pc, #704]	@ (800124c <Comm_ParseCommand+0x32c>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff f9c0 	bl	8000310 <strcmp>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d179      	bne.n	800108a <Comm_ParseCommand+0x16a>
        char mode_str[16];
        int ch;

        if (sscanf(cmd_str, "MODE %d %15s %f", &ch, mode_str, &result->param1) == 3) {
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	f107 0118 	add.w	r1, r7, #24
 8000f9e:	f107 0214 	add.w	r2, r7, #20
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	49aa      	ldr	r1, [pc, #680]	@ (8001250 <Comm_ParseCommand+0x330>)
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f019 fda7 	bl	801aafc <siscanf>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	f040 8179 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_MODE;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	705a      	strb	r2, [r3, #1]

            if (strcmp(mode_str, "DISABLED") == 0 || strcmp(mode_str, "0") == 0) {
 8000fc4:	f107 0318 	add.w	r3, r7, #24
 8000fc8:	49a2      	ldr	r1, [pc, #648]	@ (8001254 <Comm_ParseCommand+0x334>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff f9a0 	bl	8000310 <strcmp>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d008      	beq.n	8000fe8 <Comm_ParseCommand+0xc8>
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	499f      	ldr	r1, [pc, #636]	@ (8001258 <Comm_ParseCommand+0x338>)
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff f997 	bl	8000310 <strcmp>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d104      	bne.n	8000ff2 <Comm_ParseCommand+0xd2>
                result->param2 = CTRL_MODE_DISABLED;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	e046      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "OPEN") == 0 || strcmp(mode_str, "1") == 0) {
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4999      	ldr	r1, [pc, #612]	@ (800125c <Comm_ParseCommand+0x33c>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f989 	bl	8000310 <strcmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d008      	beq.n	8001016 <Comm_ParseCommand+0xf6>
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	4995      	ldr	r1, [pc, #596]	@ (8001260 <Comm_ParseCommand+0x340>)
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f980 	bl	8000310 <strcmp>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d104      	bne.n	8001020 <Comm_ParseCommand+0x100>
                result->param2 = CTRL_MODE_OPEN_LOOP;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	e02f      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "TEMP") == 0 || strcmp(mode_str, "2") == 0) {
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	498f      	ldr	r1, [pc, #572]	@ (8001264 <Comm_ParseCommand+0x344>)
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f972 	bl	8000310 <strcmp>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d008      	beq.n	8001044 <Comm_ParseCommand+0x124>
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	498c      	ldr	r1, [pc, #560]	@ (8001268 <Comm_ParseCommand+0x348>)
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f969 	bl	8000310 <strcmp>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d104      	bne.n	800104e <Comm_ParseCommand+0x12e>
                result->param2 = CTRL_MODE_TEMP_CONTROL;
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	e018      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else if (strcmp(mode_str, "FORCE") == 0 || strcmp(mode_str, "3") == 0) {
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4986      	ldr	r1, [pc, #536]	@ (800126c <Comm_ParseCommand+0x34c>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f95b 	bl	8000310 <strcmp>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <Comm_ParseCommand+0x152>
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	4982      	ldr	r1, [pc, #520]	@ (8001270 <Comm_ParseCommand+0x350>)
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff f952 	bl	8000310 <strcmp>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d103      	bne.n	800107a <Comm_ParseCommand+0x15a>
                result->param2 = CTRL_MODE_FORCE_CONTROL;
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	4a7f      	ldr	r2, [pc, #508]	@ (8001274 <Comm_ParseCommand+0x354>)
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	e002      	b.n	8001080 <Comm_ParseCommand+0x160>
            } else {
                return -1;
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	e115      	b.n	80012ac <Comm_ParseCommand+0x38c>
            }
            result->valid = true;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2201      	movs	r2, #1
 8001084:	741a      	strb	r2, [r3, #16]
            return 0;
 8001086:	2300      	movs	r3, #0
 8001088:	e110      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PWM") == 0) {
 800108a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800108e:	497a      	ldr	r1, [pc, #488]	@ (8001278 <Comm_ParseCommand+0x358>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f93d 	bl	8000310 <strcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d117      	bne.n	80010cc <Comm_ParseCommand+0x1ac>
        int ch;
        if (sscanf(cmd_str, "PWM %d %f", &ch, &result->param1) == 2) {
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	3304      	adds	r3, #4
 80010a0:	f107 0210 	add.w	r2, r7, #16
 80010a4:	4975      	ldr	r1, [pc, #468]	@ (800127c <Comm_ParseCommand+0x35c>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f019 fd28 	bl	801aafc <siscanf>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	f040 80fa 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_PWM;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2201      	movs	r2, #1
 80010b8:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	741a      	strb	r2, [r3, #16]
            return 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	e0ef      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "PID") == 0) {
 80010cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010d0:	496b      	ldr	r1, [pc, #428]	@ (8001280 <Comm_ParseCommand+0x360>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f91c 	bl	8000310 <strcmp>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d11f      	bne.n	800111e <Comm_ParseCommand+0x1fe>
        int ch;
        if (sscanf(cmd_str, "PID %d %f %f %f", &ch,
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	1d18      	adds	r0, r3, #4
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	3308      	adds	r3, #8
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	320c      	adds	r2, #12
 80010ea:	f107 010c 	add.w	r1, r7, #12
 80010ee:	9201      	str	r2, [sp, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	4963      	ldr	r1, [pc, #396]	@ (8001284 <Comm_ParseCommand+0x364>)
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f019 fcff 	bl	801aafc <siscanf>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b04      	cmp	r3, #4
 8001102:	f040 80d1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
                   &result->param1, &result->param2, &result->param3) == 4) {
            result->cmd_id = CMD_PID;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2202      	movs	r2, #2
 800110a:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	b2da      	uxtb	r2, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	2201      	movs	r2, #1
 8001118:	741a      	strb	r2, [r3, #16]
            return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e0c6      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STOP") == 0) {
 800111e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001122:	4959      	ldr	r1, [pc, #356]	@ (8001288 <Comm_ParseCommand+0x368>)
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f8f3 	bl	8000310 <strcmp>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d128      	bne.n	8001182 <Comm_ParseCommand+0x262>
        if (sscanf(cmd_str, "STOP %7s", ch_str) == 1) {
 8001130:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001134:	461a      	mov	r2, r3
 8001136:	4955      	ldr	r1, [pc, #340]	@ (800128c <Comm_ParseCommand+0x36c>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f019 fcdf 	bl	801aafc <siscanf>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	f040 80b1 	bne.w	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_STOP;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2203      	movs	r2, #3
 800114a:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 800114c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001150:	494f      	ldr	r1, [pc, #316]	@ (8001290 <Comm_ParseCommand+0x370>)
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f8dc 	bl	8000310 <strcmp>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d103      	bne.n	8001166 <Comm_ParseCommand+0x246>
                result->channel = 0xFF;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	22ff      	movs	r2, #255	@ 0xff
 8001162:	705a      	strb	r2, [r3, #1]
 8001164:	e008      	b.n	8001178 <Comm_ParseCommand+0x258>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116a:	4618      	mov	r0, r3
 800116c:	f018 fbbc 	bl	80198e8 <atoi>
 8001170:	4603      	mov	r3, r0
 8001172:	b2da      	uxtb	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	741a      	strb	r2, [r3, #16]
            return 0;
 800117e:	2300      	movs	r3, #0
 8001180:	e094      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "FAN") == 0) {
 8001182:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001186:	4943      	ldr	r1, [pc, #268]	@ (8001294 <Comm_ParseCommand+0x374>)
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff f8c1 	bl	8000310 <strcmp>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d116      	bne.n	80011c2 <Comm_ParseCommand+0x2a2>
        int ch;
        if (sscanf(cmd_str, "FAN %d %f", &ch, &result->param1) == 2) {
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	3304      	adds	r3, #4
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	493e      	ldr	r1, [pc, #248]	@ (8001298 <Comm_ParseCommand+0x378>)
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f019 fcac 	bl	801aafc <siscanf>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d17e      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_FAN;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2204      	movs	r2, #4
 80011ae:	701a      	strb	r2, [r3, #0]
            result->channel = (uint8_t)ch;
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	705a      	strb	r2, [r3, #1]
            result->valid = true;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2201      	movs	r2, #1
 80011bc:	741a      	strb	r2, [r3, #16]
            return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e074      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "RESET") == 0) {
 80011c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011c6:	4935      	ldr	r1, [pc, #212]	@ (800129c <Comm_ParseCommand+0x37c>)
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f8a1 	bl	8000310 <strcmp>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d127      	bne.n	8001224 <Comm_ParseCommand+0x304>
        if (sscanf(cmd_str, "RESET %7s", ch_str) == 1) {
 80011d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d8:	461a      	mov	r2, r3
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Comm_ParseCommand+0x380>)
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f019 fc8d 	bl	801aafc <siscanf>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d15f      	bne.n	80012a8 <Comm_ParseCommand+0x388>
            result->cmd_id = CMD_RESET;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	2205      	movs	r2, #5
 80011ec:	701a      	strb	r2, [r3, #0]
            if (strcmp(ch_str, "ALL") == 0) {
 80011ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011f2:	4927      	ldr	r1, [pc, #156]	@ (8001290 <Comm_ParseCommand+0x370>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f88b 	bl	8000310 <strcmp>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d103      	bne.n	8001208 <Comm_ParseCommand+0x2e8>
                result->channel = 0xFF;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	22ff      	movs	r2, #255	@ 0xff
 8001204:	705a      	strb	r2, [r3, #1]
 8001206:	e008      	b.n	800121a <Comm_ParseCommand+0x2fa>
            } else {
                result->channel = (uint8_t)atoi(ch_str);
 8001208:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120c:	4618      	mov	r0, r3
 800120e:	f018 fb6b 	bl	80198e8 <atoi>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	705a      	strb	r2, [r3, #1]
            }
            result->valid = true;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2201      	movs	r2, #1
 800121e:	741a      	strb	r2, [r3, #16]
            return 0;
 8001220:	2300      	movs	r3, #0
 8001222:	e043      	b.n	80012ac <Comm_ParseCommand+0x38c>
        }
    }
    else if (strcmp(cmd_name, "STATUS") == 0) {
 8001224:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001228:	491e      	ldr	r1, [pc, #120]	@ (80012a4 <Comm_ParseCommand+0x384>)
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff f870 	bl	8000310 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d138      	bne.n	80012a8 <Comm_ParseCommand+0x388>
        result->cmd_id = CMD_STATUS;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2206      	movs	r2, #6
 800123a:	701a      	strb	r2, [r3, #0]
        result->valid = true;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	2201      	movs	r2, #1
 8001240:	741a      	strb	r2, [r3, #16]
        return 0;
 8001242:	2300      	movs	r3, #0
 8001244:	e032      	b.n	80012ac <Comm_ParseCommand+0x38c>
 8001246:	bf00      	nop
 8001248:	0801eadc 	.word	0x0801eadc
 800124c:	0801eae4 	.word	0x0801eae4
 8001250:	0801eaec 	.word	0x0801eaec
 8001254:	0801eafc 	.word	0x0801eafc
 8001258:	0801eb08 	.word	0x0801eb08
 800125c:	0801eb0c 	.word	0x0801eb0c
 8001260:	0801eb14 	.word	0x0801eb14
 8001264:	0801eb18 	.word	0x0801eb18
 8001268:	0801eb20 	.word	0x0801eb20
 800126c:	0801eb24 	.word	0x0801eb24
 8001270:	0801eb2c 	.word	0x0801eb2c
 8001274:	40400000 	.word	0x40400000
 8001278:	0801eb30 	.word	0x0801eb30
 800127c:	0801eb34 	.word	0x0801eb34
 8001280:	0801eb40 	.word	0x0801eb40
 8001284:	0801eb44 	.word	0x0801eb44
 8001288:	0801eb54 	.word	0x0801eb54
 800128c:	0801eb5c 	.word	0x0801eb5c
 8001290:	0801eb68 	.word	0x0801eb68
 8001294:	0801eb6c 	.word	0x0801eb6c
 8001298:	0801eb70 	.word	0x0801eb70
 800129c:	0801eb7c 	.word	0x0801eb7c
 80012a0:	0801eb84 	.word	0x0801eb84
 80012a4:	0801eb90 	.word	0x0801eb90
    }

    return -1;
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3740      	adds	r7, #64	@ 0x40
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <Comm_ExecuteCommand>:
/**
 * @brief   (RTOS )
 * @note CommandTask ,  mutex  
 */
int32_t Comm_ExecuteCommand(const ParsedCommand_t *cmd)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || !cmd->valid) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d006      	beq.n	80012d0 <Comm_ExecuteCommand+0x1c>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7c1b      	ldrb	r3, [r3, #16]
 80012c6:	f083 0301 	eor.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d002      	beq.n	80012d6 <Comm_ExecuteCommand+0x22>
        return -1;
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295
 80012d4:	e156      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
    }

    int32_t result = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]

    switch (cmd->cmd_id) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b06      	cmp	r3, #6
 80012e0:	f200 8148 	bhi.w	8001574 <Comm_ExecuteCommand+0x2c0>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <Comm_ExecuteCommand+0x38>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	080013bb 	.word	0x080013bb
 80012f4:	08001405 	.word	0x08001405
 80012f8:	08001463 	.word	0x08001463
 80012fc:	080014ab 	.word	0x080014ab
 8001300:	080014f3 	.word	0x080014f3
 8001304:	0800156f 	.word	0x0800156f
        case CMD_MODE:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	2b05      	cmp	r3, #5
 800130e:	d902      	bls.n	8001316 <Comm_ExecuteCommand+0x62>
                return -1;
 8001310:	f04f 33ff 	mov.w	r3, #4294967295
 8001314:	e136      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // SMA  mutex 
            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001316:	4b9d      	ldr	r3, [pc, #628]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2164      	movs	r1, #100	@ 0x64
 800131c:	4618      	mov	r0, r3
 800131e:	f015 f81d 	bl	801635c <osMutexAcquire>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d144      	bne.n	80013b2 <Comm_ExecuteCommand+0xfe>
                if (SMA_SetMode(cmd->channel, (SMA_ControlMode_t)cmd->param2) != 0) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	785a      	ldrb	r2, [r3, #1]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001336:	edc7 7a00 	vstr	s15, [r7]
 800133a:	783b      	ldrb	r3, [r7, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f002 fde3 	bl	8003f0c <SMA_SetMode>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <Comm_ExecuteCommand+0xa0>
                    result = -1;
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	60fb      	str	r3, [r7, #12]
 8001352:	e028      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                } else {
                    if (cmd->param2 == CTRL_MODE_TEMP_CONTROL) {
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800135e:	eef4 7a47 	vcmp.f32	s15, s14
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d10a      	bne.n	800137e <Comm_ExecuteCommand+0xca>
                        SMA_SetTargetTemp(cmd->channel, cmd->param1);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	785a      	ldrb	r2, [r3, #1]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001372:	eeb0 0a67 	vmov.f32	s0, s15
 8001376:	4610      	mov	r0, r2
 8001378:	f002 fe74 	bl	8004064 <SMA_SetTargetTemp>
 800137c:	e013      	b.n	80013a6 <Comm_ExecuteCommand+0xf2>
                    } else if (cmd->param2 == CTRL_MODE_FORCE_CONTROL) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	edd3 7a02 	vldr	s15, [r3, #8]
 8001384:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001388:	eef4 7a47 	vcmp.f32	s15, s14
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	d109      	bne.n	80013a6 <Comm_ExecuteCommand+0xf2>
                        SMA_SetTargetForce(cmd->channel, cmd->param1);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	785a      	ldrb	r2, [r3, #1]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a01 	vldr	s15, [r3, #4]
 800139c:	eeb0 0a67 	vmov.f32	s0, s15
 80013a0:	4610      	mov	r0, r2
 80013a2:	f002 feb5 	bl	8004110 <SMA_SetTargetForce>
                    }
                }
                osMutexRelease(smaChannelMutexHandle);
 80013a6:	4b79      	ldr	r3, [pc, #484]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f015 f821 	bl	80163f2 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013b0:	e0e7      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	60fb      	str	r3, [r7, #12]
            break;
 80013b8:	e0e3      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PWM:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d902      	bls.n	80013c8 <Comm_ExecuteCommand+0x114>
                return -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e0dd      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80013c8:	4b70      	ldr	r3, [pc, #448]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2164      	movs	r1, #100	@ 0x64
 80013ce:	4618      	mov	r0, r3
 80013d0:	f014 ffc4 	bl	801635c <osMutexAcquire>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d110      	bne.n	80013fc <Comm_ExecuteCommand+0x148>
                result = SMA_SetPWM(cmd->channel, cmd->param1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	785a      	ldrb	r2, [r3, #1]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fdd7 	bl	8003f9c <SMA_SetPWM>
 80013ee:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 80013f0:	4b66      	ldr	r3, [pc, #408]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f014 fffc 	bl	80163f2 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80013fa:	e0c2      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80013fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001400:	60fb      	str	r3, [r7, #12]
            break;
 8001402:	e0be      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_PID:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b05      	cmp	r3, #5
 800140a:	d902      	bls.n	8001412 <Comm_ExecuteCommand+0x15e>
                return -1;
 800140c:	f04f 33ff 	mov.w	r3, #4294967295
 8001410:	e0b8      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001412:	4b5e      	ldr	r3, [pc, #376]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2164      	movs	r1, #100	@ 0x64
 8001418:	4618      	mov	r0, r3
 800141a:	f014 ff9f 	bl	801635c <osMutexAcquire>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d11a      	bne.n	800145a <Comm_ExecuteCommand+0x1a6>
                result = SMA_SetPIDGains(cmd->channel, cmd->param1, cmd->param2, cmd->param3);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	785a      	ldrb	r2, [r3, #1]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	edd3 7a01 	vldr	s15, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	ed93 7a02 	vldr	s14, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 6a03 	vldr	s13, [r3, #12]
 800143a:	eeb0 1a66 	vmov.f32	s2, s13
 800143e:	eef0 0a47 	vmov.f32	s1, s14
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	4610      	mov	r0, r2
 8001448:	f002 feac 	bl	80041a4 <SMA_SetPIDGains>
 800144c:	60f8      	str	r0, [r7, #12]
                osMutexRelease(smaChannelMutexHandle);
 800144e:	4b4f      	ldr	r3, [pc, #316]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f014 ffcd 	bl	80163f2 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 8001458:	e093      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	60fb      	str	r3, [r7, #12]
            break;
 8001460:	e08f      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_STOP:
            //   mutex 
            if (cmd->channel == 0xFF) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	785b      	ldrb	r3, [r3, #1]
 8001466:	2bff      	cmp	r3, #255	@ 0xff
 8001468:	d102      	bne.n	8001470 <Comm_ExecuteCommand+0x1bc>
                SMA_EmergencyStop();
 800146a:	f002 ffa5 	bl	80043b8 <SMA_EmergencyStop>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 800146e:	e085      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	785b      	ldrb	r3, [r3, #1]
 8001474:	2b05      	cmp	r3, #5
 8001476:	d814      	bhi.n	80014a2 <Comm_ExecuteCommand+0x1ee>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 8001478:	4b44      	ldr	r3, [pc, #272]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2164      	movs	r1, #100	@ 0x64
 800147e:	4618      	mov	r0, r3
 8001480:	f014 ff6c 	bl	801635c <osMutexAcquire>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d178      	bne.n	800157c <Comm_ExecuteCommand+0x2c8>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	785b      	ldrb	r3, [r3, #1]
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f002 fd3b 	bl	8003f0c <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 8001496:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f014 ffa9 	bl	80163f2 <osMutexRelease>
            break;
 80014a0:	e06c      	b.n	800157c <Comm_ExecuteCommand+0x2c8>
                result = -1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	60fb      	str	r3, [r7, #12]
            break;
 80014a8:	e068      	b.n	800157c <Comm_ExecuteCommand+0x2c8>

        case CMD_FAN:
            if (cmd->channel >= COMM_MAX_CHANNELS) {
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d902      	bls.n	80014b8 <Comm_ExecuteCommand+0x204>
                return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	e065      	b.n	8001584 <Comm_ExecuteCommand+0x2d0>
            }

            // I2C mutex  ( )
            if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 80014b8:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2164      	movs	r1, #100	@ 0x64
 80014be:	4618      	mov	r0, r3
 80014c0:	f014 ff4c 	bl	801635c <osMutexAcquire>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <Comm_ExecuteCommand+0x236>
                Fan6_SetDuty(cmd->channel, cmd->param1);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	785a      	ldrb	r2, [r3, #1]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 fdc1 	bl	8002060 <Fan6_SetDuty>
                osMutexRelease(i2cMutexHandle);
 80014de:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <Comm_ExecuteCommand+0x2dc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f014 ff85 	bl	80163f2 <osMutexRelease>
            } else {
                result = -1;
            }
            break;
 80014e8:	e04b      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
                result = -1;
 80014ea:	f04f 33ff 	mov.w	r3, #4294967295
 80014ee:	60fb      	str	r3, [r7, #12]
            break;
 80014f0:	e047      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        case CMD_RESET:
            if (cmd->channel == 0xFF) {
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	785b      	ldrb	r3, [r3, #1]
 80014f6:	2bff      	cmp	r3, #255	@ 0xff
 80014f8:	d11c      	bne.n	8001534 <Comm_ExecuteCommand+0x280>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 80014fa:	4b24      	ldr	r3, [pc, #144]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2164      	movs	r1, #100	@ 0x64
 8001500:	4618      	mov	r0, r3
 8001502:	f014 ff2b 	bl	801635c <osMutexAcquire>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d139      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
 8001510:	e007      	b.n	8001522 <Comm_ExecuteCommand+0x26e>
                        SMA_SetMode(i, SMA_MODE_DISABLED);
 8001512:	7afb      	ldrb	r3, [r7, #11]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f002 fcf8 	bl	8003f0c <SMA_SetMode>
                    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800151c:	7afb      	ldrb	r3, [r7, #11]
 800151e:	3301      	adds	r3, #1
 8001520:	72fb      	strb	r3, [r7, #11]
 8001522:	7afb      	ldrb	r3, [r7, #11]
 8001524:	2b05      	cmp	r3, #5
 8001526:	d9f4      	bls.n	8001512 <Comm_ExecuteCommand+0x25e>
                    }
                    osMutexRelease(smaChannelMutexHandle);
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f014 ff60 	bl	80163f2 <osMutexRelease>
                    osMutexRelease(smaChannelMutexHandle);
                }
            } else {
                result = -1;
            }
            break;
 8001532:	e025      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
            } else if (cmd->channel < COMM_MAX_CHANNELS) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	785b      	ldrb	r3, [r3, #1]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d814      	bhi.n	8001566 <Comm_ExecuteCommand+0x2b2>
                if (osMutexAcquire(smaChannelMutexHandle, 100) == osOK) {
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2164      	movs	r1, #100	@ 0x64
 8001542:	4618      	mov	r0, r3
 8001544:	f014 ff0a 	bl	801635c <osMutexAcquire>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d118      	bne.n	8001580 <Comm_ExecuteCommand+0x2cc>
                    SMA_SetMode(cmd->channel, SMA_MODE_DISABLED);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	785b      	ldrb	r3, [r3, #1]
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f002 fcd9 	bl	8003f0c <SMA_SetMode>
                    osMutexRelease(smaChannelMutexHandle);
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <Comm_ExecuteCommand+0x2d8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f014 ff47 	bl	80163f2 <osMutexRelease>
            break;
 8001564:	e00c      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>
                result = -1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]
            break;
 800156c:	e008      	b.n	8001580 <Comm_ExecuteCommand+0x2cc>

        case CMD_STATUS:
            //   
            Comm_SendTelemetry_Safe();
 800156e:	f7ff fcaf 	bl	8000ed0 <Comm_SendTelemetry_Safe>
            break;
 8001572:	e006      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>

        default:
            result = -1;
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	60fb      	str	r3, [r7, #12]
            break;
 800157a:	e002      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 800157c:	bf00      	nop
 800157e:	e000      	b.n	8001582 <Comm_ExecuteCommand+0x2ce>
            break;
 8001580:	bf00      	nop
    }

    return result;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	24002574 	.word	0x24002574
 8001590:	2400257c 	.word	0x2400257c

08001594 <Comm_SendResponse>:
/**
 * @brief   
 * @note mutex  
 */
void Comm_SendResponse(const char *format, ...)
{
 8001594:	b40f      	push	{r0, r1, r2, r3}
 8001596:	b590      	push	{r4, r7, lr}
 8001598:	b0a3      	sub	sp, #140	@ 0x8c
 800159a:	af00      	add	r7, sp, #0
    if (comm_huart == NULL || format == NULL) {
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <Comm_SendResponse+0x78>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d02c      	beq.n	80015fe <Comm_SendResponse+0x6a>
 80015a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d028      	beq.n	80015fe <Comm_SendResponse+0x6a>
        return;
    }

    char buffer[128];
    va_list args;
    va_start(args, format);
 80015ac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b0:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80015b2:	f107 0008 	add.w	r0, r7, #8
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80015bc:	2180      	movs	r1, #128	@ 0x80
 80015be:	f019 fb3d 	bl	801ac3c <vsniprintf>
    va_end(args);

    if (osMutexAcquire(uartTxMutexHandle, 50) == osOK) {
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2132      	movs	r1, #50	@ 0x32
 80015c8:	4618      	mov	r0, r3
 80015ca:	f014 fec7 	bl	801635c <osMutexAcquire>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d115      	bne.n	8001600 <Comm_SendResponse+0x6c>
        HAL_UART_Transmit(comm_huart, (uint8_t*)buffer, strlen(buffer), 100);
 80015d4:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <Comm_SendResponse+0x78>)
 80015d6:	681c      	ldr	r4, [r3, #0]
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fef7 	bl	80003d0 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	f107 0108 	add.w	r1, r7, #8
 80015ea:	2364      	movs	r3, #100	@ 0x64
 80015ec:	4620      	mov	r0, r4
 80015ee:	f011 ff2d 	bl	801344c <HAL_UART_Transmit>
        osMutexRelease(uartTxMutexHandle);
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <Comm_SendResponse+0x7c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f014 fefb 	bl	80163f2 <osMutexRelease>
 80015fc:	e000      	b.n	8001600 <Comm_SendResponse+0x6c>
        return;
 80015fe:	bf00      	nop
    }
}
 8001600:	378c      	adds	r7, #140	@ 0x8c
 8001602:	46bd      	mov	sp, r7
 8001604:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001608:	b004      	add	sp, #16
 800160a:	4770      	bx	lr
 800160c:	240002ec 	.word	0x240002ec
 8001610:	24002578 	.word	0x24002578

08001614 <Comm_BuildTelemetryFrame>:
}

/* ========== Private Functions ========== */

static void Comm_BuildTelemetryFrame(TelemetryFrame_t *frame)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 80e7 	beq.w	80017f2 <Comm_BuildTelemetryFrame+0x1de>
        return;
    }

    frame->header[0] = TELEM_HEADER_BYTE1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	22aa      	movs	r2, #170	@ 0xaa
 8001628:	701a      	strb	r2, [r3, #0]
    frame->header[1] = TELEM_HEADER_BYTE2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2255      	movs	r2, #85	@ 0x55
 800162e:	705a      	strb	r2, [r3, #1]
    frame->timestamp_ms = HAL_GetTick();
 8001630:	f004 fa8a 	bl	8005b48 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f8c3 2002 	str.w	r2, [r3, #2]

    // 6  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800163c:	2300      	movs	r3, #0
 800163e:	77fb      	strb	r3, [r7, #31]
 8001640:	e052      	b.n	80016e8 <Comm_BuildTelemetryFrame+0xd4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001642:	7ffb      	ldrb	r3, [r7, #31]
 8001644:	2b04      	cmp	r3, #4
 8001646:	d002      	beq.n	800164e <Comm_BuildTelemetryFrame+0x3a>
 8001648:	7ffb      	ldrb	r3, [r7, #31]
 800164a:	2b05      	cmp	r3, #5
 800164c:	d13d      	bne.n	80016ca <Comm_BuildTelemetryFrame+0xb6>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 800164e:	7ffb      	ldrb	r3, [r7, #31]
 8001650:	4618      	mov	r0, r3
 8001652:	f002 ff19 	bl	8004488 <SMA_GetChannelState>
 8001656:	60b8      	str	r0, [r7, #8]
            if (ch != NULL) {
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d040      	beq.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
                frame->actuator[i].current_temp = ch->current_temp;
 800165e:	7ffb      	ldrb	r3, [r7, #31]
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	6891      	ldr	r1, [r2, #8]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	4413      	add	r3, r2
 800166a:	3306      	adds	r3, #6
 800166c:	460a      	mov	r2, r1
 800166e:	601a      	str	r2, [r3, #0]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	781b      	ldrb	r3, [r3, #0]
                                                   ch->target_temp : ch->target_force;
 8001674:	2b02      	cmp	r3, #2
 8001676:	d102      	bne.n	800167e <Comm_BuildTelemetryFrame+0x6a>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	e001      	b.n	8001682 <Comm_BuildTelemetryFrame+0x6e>
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	691b      	ldr	r3, [r3, #16]
                frame->actuator[i].target_value = (ch->mode == SMA_MODE_TEMP_CONTROL) ?
 8001682:	7ffa      	ldrb	r2, [r7, #31]
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	440a      	add	r2, r1
 800168a:	320a      	adds	r2, #10
 800168c:	6013      	str	r3, [r2, #0]
                frame->actuator[i].pwm_duty = ch->pwm_duty;
 800168e:	7ffb      	ldrb	r3, [r7, #31]
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	68d1      	ldr	r1, [r2, #12]
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	4413      	add	r3, r2
 800169a:	3308      	adds	r3, #8
 800169c:	3306      	adds	r3, #6
 800169e:	460a      	mov	r2, r1
 80016a0:	601a      	str	r2, [r3, #0]
                frame->actuator[i].control_mode = (uint8_t)ch->mode;
 80016a2:	7ffb      	ldrb	r3, [r7, #31]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	7811      	ldrb	r1, [r2, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	011b      	lsls	r3, r3, #4
 80016ac:	4413      	add	r3, r2
 80016ae:	3312      	adds	r3, #18
 80016b0:	460a      	mov	r2, r1
 80016b2:	701a      	strb	r2, [r3, #0]
                frame->actuator[i].fault_flag = ch->overtemp_flag;
 80016b4:	7ffb      	ldrb	r3, [r7, #31]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f892 1034 	ldrb.w	r1, [r2, #52]	@ 0x34
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	4413      	add	r3, r2
 80016c2:	3313      	adds	r3, #19
 80016c4:	460a      	mov	r2, r1
 80016c6:	701a      	strb	r2, [r3, #0]
        if (IS_CHANNEL_ENABLED(i)) {
 80016c8:	e00a      	b.n	80016e0 <Comm_BuildTelemetryFrame+0xcc>
            }
        } else {
            memset(&frame->actuator[i], 0, sizeof(ActuatorStatus_t));
 80016ca:	7ffb      	ldrb	r3, [r7, #31]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	3306      	adds	r3, #6
 80016d4:	2210      	movs	r2, #16
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f019 fb51 	bl	801ad80 <memset>
 80016de:	e000      	b.n	80016e2 <Comm_BuildTelemetryFrame+0xce>
        if (IS_CHANNEL_ENABLED(i)) {
 80016e0:	bf00      	nop
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80016e2:	7ffb      	ldrb	r3, [r7, #31]
 80016e4:	3301      	adds	r3, #1
 80016e6:	77fb      	strb	r3, [r7, #31]
 80016e8:	7ffb      	ldrb	r3, [r7, #31]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	d9a9      	bls.n	8001642 <Comm_BuildTelemetryFrame+0x2e>
        }
    }

    //  
#if CAN_SENSORS_ENABLE
    const SensorData_t *sensor = Sensor_GetData();
 80016ee:	f002 f9ed 	bl	8003acc <Sensor_GetData>
 80016f2:	61b8      	str	r0, [r7, #24]
    if (sensor != NULL) {
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d029      	beq.n	800174e <Comm_BuildTelemetryFrame+0x13a>
        //  (4)
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 80016fa:	2300      	movs	r3, #0
 80016fc:	77bb      	strb	r3, [r7, #30]
 80016fe:	e00d      	b.n	800171c <Comm_BuildTelemetryFrame+0x108>
            frame->force_sensor[i] = sensor->can.pwr[i];
 8001700:	7fb9      	ldrb	r1, [r7, #30]
 8001702:	7fbb      	ldrb	r3, [r7, #30]
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	3330      	adds	r3, #48	@ 0x30
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_FORCE_CH; i++) {
 8001716:	7fbb      	ldrb	r3, [r7, #30]
 8001718:	3301      	adds	r3, #1
 800171a:	77bb      	strb	r3, [r7, #30]
 800171c:	7fbb      	ldrb	r3, [r7, #30]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9ee      	bls.n	8001700 <Comm_BuildTelemetryFrame+0xec>
        }
        //  (5, ID 0x101~0x105 =  1~5)
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001722:	2300      	movs	r3, #0
 8001724:	777b      	strb	r3, [r7, #29]
 8001726:	e00f      	b.n	8001748 <Comm_BuildTelemetryFrame+0x134>
            frame->displacement[i] = sensor->can.displacement[i + 1];
 8001728:	7f7b      	ldrb	r3, [r7, #29]
 800172a:	1c59      	adds	r1, r3, #1
 800172c:	7f7b      	ldrb	r3, [r7, #29]
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	310c      	adds	r1, #12
 8001732:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	3334      	adds	r3, #52	@ 0x34
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	460a      	mov	r2, r1
 8001740:	80da      	strh	r2, [r3, #6]
        for (uint8_t i = 0; i < SENSOR_DISP_CH; i++) {
 8001742:	7f7b      	ldrb	r3, [r7, #29]
 8001744:	3301      	adds	r3, #1
 8001746:	777b      	strb	r3, [r7, #29]
 8001748:	7f7b      	ldrb	r3, [r7, #29]
 800174a:	2b04      	cmp	r3, #4
 800174c:	d9ec      	bls.n	8001728 <Comm_BuildTelemetryFrame+0x114>
    memset(frame->force_sensor, 0, sizeof(frame->force_sensor));
    memset(frame->displacement, 0, sizeof(frame->displacement));
#endif

    //  
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 800174e:	2300      	movs	r3, #0
 8001750:	773b      	strb	r3, [r7, #28]
 8001752:	e031      	b.n	80017b8 <Comm_BuildTelemetryFrame+0x1a4>
        if (IS_CHANNEL_ENABLED(i)) {
 8001754:	7f3b      	ldrb	r3, [r7, #28]
 8001756:	2b04      	cmp	r3, #4
 8001758:	d002      	beq.n	8001760 <Comm_BuildTelemetryFrame+0x14c>
 800175a:	7f3b      	ldrb	r3, [r7, #28]
 800175c:	2b05      	cmp	r3, #5
 800175e:	d122      	bne.n	80017a6 <Comm_BuildTelemetryFrame+0x192>
            const SMA_Channel_t *ch = SMA_GetChannelState(i);
 8001760:	7f3b      	ldrb	r3, [r7, #28]
 8001762:	4618      	mov	r0, r3
 8001764:	f002 fe90 	bl	8004488 <SMA_GetChannelState>
 8001768:	60f8      	str	r0, [r7, #12]
            if (ch != NULL) {
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d013      	beq.n	8001798 <Comm_BuildTelemetryFrame+0x184>
                frame->fan_duty[i] = (uint8_t)(ch->fan_duty + 0.5f);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001776:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800177a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800177e:	7f3b      	ldrb	r3, [r7, #28]
 8001780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001784:	edc7 7a00 	vstr	s15, [r7]
 8001788:	783a      	ldrb	r2, [r7, #0]
 800178a:	b2d1      	uxtb	r1, r2
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	4413      	add	r3, r2
 8001790:	460a      	mov	r2, r1
 8001792:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 8001796:	e00c      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            } else {
                frame->fan_duty[i] = 0;
 8001798:	7f3b      	ldrb	r3, [r7, #28]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
        if (IS_CHANNEL_ENABLED(i)) {
 80017a4:	e005      	b.n	80017b2 <Comm_BuildTelemetryFrame+0x19e>
            }
        } else {
            frame->fan_duty[i] = 0;
 80017a6:	7f3b      	ldrb	r3, [r7, #28]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    for (uint8_t i = 0; i < COMM_MAX_CHANNELS; i++) {
 80017b2:	7f3b      	ldrb	r3, [r7, #28]
 80017b4:	3301      	adds	r3, #1
 80017b6:	773b      	strb	r3, [r7, #28]
 80017b8:	7f3b      	ldrb	r3, [r7, #28]
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d9ca      	bls.n	8001754 <Comm_BuildTelemetryFrame+0x140>
    }

    // DEBUG: CAN   system_state 
    // Bit 0: CAN1   (1= )
    // Bit 1: CAN2   (1= )
    uint32_t can1_count = Sensor_GetCAN1RxCount();
 80017be:	f002 fb6b 	bl	8003e98 <Sensor_GetCAN1RxCount>
 80017c2:	6178      	str	r0, [r7, #20]
    uint32_t can2_count = Sensor_GetCAN2RxCount();
 80017c4:	f002 fb74 	bl	8003eb0 <Sensor_GetCAN2RxCount>
 80017c8:	6138      	str	r0, [r7, #16]
    frame->system_state = ((can1_count > 0) ? 0x01 : 0x00) |
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	bf14      	ite	ne
 80017d0:	2301      	movne	r3, #1
 80017d2:	2300      	moveq	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	2a00      	cmp	r2, #0
 80017dc:	d001      	beq.n	80017e2 <Comm_BuildTelemetryFrame+0x1ce>
 80017de:	2202      	movs	r2, #2
 80017e0:	e000      	b.n	80017e4 <Comm_BuildTelemetryFrame+0x1d0>
 80017e2:	2200      	movs	r2, #0
 80017e4:	4313      	orrs	r3, r2
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80017f0:	e000      	b.n	80017f4 <Comm_BuildTelemetryFrame+0x1e0>
        return;
 80017f2:	bf00      	nop
                          ((can2_count > 0) ? 0x02 : 0x00);
}
 80017f4:	3720      	adds	r7, #32
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <Comm_TransmitFrame>:

static int32_t Comm_TransmitFrame(const uint8_t *data, uint16_t length)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	807b      	strh	r3, [r7, #2]
    if (comm_huart == NULL || data == NULL) {
 8001808:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <Comm_TransmitFrame+0x48>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d002      	beq.n	8001816 <Comm_TransmitFrame+0x1a>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <Comm_TransmitFrame+0x20>
        return -1;
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
 800181a:	e00f      	b.n	800183c <Comm_TransmitFrame+0x40>
    }

    HAL_StatusTypeDef status = HAL_UART_Transmit(comm_huart, (uint8_t*)data,
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <Comm_TransmitFrame+0x48>)
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	887a      	ldrh	r2, [r7, #2]
 8001822:	2364      	movs	r3, #100	@ 0x64
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	f011 fe11 	bl	801344c <HAL_UART_Transmit>
 800182a:	4603      	mov	r3, r0
 800182c:	73fb      	strb	r3, [r7, #15]
                                                   length, 100);

    return (status == HAL_OK) ? 0 : -1;
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <Comm_TransmitFrame+0x3c>
 8001834:	2300      	movs	r3, #0
 8001836:	e001      	b.n	800183c <Comm_TransmitFrame+0x40>
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
}
 800183c:	4618      	mov	r0, r3
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	240002ec 	.word	0x240002ec

08001848 <Comm_CalculateCRC16>:

uint16_t Comm_CalculateCRC16(const uint8_t *data, uint16_t length)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001854:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001858:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++) {
 800185a:	2300      	movs	r3, #0
 800185c:	81bb      	strh	r3, [r7, #12]
 800185e:	e028      	b.n	80018b2 <Comm_CalculateCRC16+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8001860:	89bb      	ldrh	r3, [r7, #12]
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	b21b      	sxth	r3, r3
 800186a:	021b      	lsls	r3, r3, #8
 800186c:	b21a      	sxth	r2, r3
 800186e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001872:	4053      	eors	r3, r2
 8001874:	b21b      	sxth	r3, r3
 8001876:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++) {
 8001878:	2300      	movs	r3, #0
 800187a:	72fb      	strb	r3, [r7, #11]
 800187c:	e013      	b.n	80018a6 <Comm_CalculateCRC16+0x5e>
            if (crc & 0x8000) {
 800187e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001882:	2b00      	cmp	r3, #0
 8001884:	da09      	bge.n	800189a <Comm_CalculateCRC16+0x52>
                crc = (crc << 1) ^ 0x1021;
 8001886:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	b21a      	sxth	r2, r3
 800188e:	f241 0321 	movw	r3, #4129	@ 0x1021
 8001892:	4053      	eors	r3, r2
 8001894:	b21b      	sxth	r3, r3
 8001896:	81fb      	strh	r3, [r7, #14]
 8001898:	e002      	b.n	80018a0 <Comm_CalculateCRC16+0x58>
            } else {
                crc = crc << 1;
 800189a:	89fb      	ldrh	r3, [r7, #14]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80018a0:	7afb      	ldrb	r3, [r7, #11]
 80018a2:	3301      	adds	r3, #1
 80018a4:	72fb      	strb	r3, [r7, #11]
 80018a6:	7afb      	ldrb	r3, [r7, #11]
 80018a8:	2b07      	cmp	r3, #7
 80018aa:	d9e8      	bls.n	800187e <Comm_CalculateCRC16+0x36>
    for (uint16_t i = 0; i < length; i++) {
 80018ac:	89bb      	ldrh	r3, [r7, #12]
 80018ae:	3301      	adds	r3, #1
 80018b0:	81bb      	strh	r3, [r7, #12]
 80018b2:	89ba      	ldrh	r2, [r7, #12]
 80018b4:	887b      	ldrh	r3, [r7, #2]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d3d2      	bcc.n	8001860 <Comm_CalculateCRC16+0x18>
            }
        }
    }

    return crc;
 80018ba:	89fb      	ldrh	r3, [r7, #14]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3714      	adds	r7, #20
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <__io_putchar>:
//    }
//    return DataIdx;
//}

int __io_putchar(int ch)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	if(HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)&ch, 1, 10) != HAL_OK)
 80018d0:	1d39      	adds	r1, r7, #4
 80018d2:	230a      	movs	r3, #10
 80018d4:	2201      	movs	r2, #1
 80018d6:	4807      	ldr	r0, [pc, #28]	@ (80018f4 <__io_putchar+0x2c>)
 80018d8:	f011 fdb8 	bl	801344c <HAL_UART_Transmit>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d002      	beq.n	80018e8 <__io_putchar+0x20>
		return -1;
 80018e2:	f04f 33ff 	mov.w	r3, #4294967295
 80018e6:	e000      	b.n	80018ea <__io_putchar+0x22>
	return ch;
 80018e8:	687b      	ldr	r3, [r7, #4]
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	24002c60 	.word	0x24002c60

080018f8 <__io_getchar>:

int __io_getchar(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
	char data[4];
	uint8_t ch, len = 1;
 80018fe:	2301      	movs	r3, #1
 8001900:	73fb      	strb	r3, [r7, #15]

	while(HAL_UART_Receive(UART_DEBUG_ADD, &ch, 1, 10) != HAL_OK);
 8001902:	bf00      	nop
 8001904:	1df9      	adds	r1, r7, #7
 8001906:	230a      	movs	r3, #10
 8001908:	2201      	movs	r2, #1
 800190a:	481e      	ldr	r0, [pc, #120]	@ (8001984 <__io_getchar+0x8c>)
 800190c:	f011 fe2c 	bl	8013568 <HAL_UART_Receive>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f6      	bne.n	8001904 <__io_getchar+0xc>

	memset(data, 0x00, 4);
 8001916:	f107 0308 	add.w	r3, r7, #8
 800191a:	2204      	movs	r2, #4
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f019 fa2e 	bl	801ad80 <memset>
	switch(ch)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	2b7f      	cmp	r3, #127	@ 0x7f
 8001928:	d012      	beq.n	8001950 <__io_getchar+0x58>
 800192a:	2b7f      	cmp	r3, #127	@ 0x7f
 800192c:	dc19      	bgt.n	8001962 <__io_getchar+0x6a>
 800192e:	2b0d      	cmp	r3, #13
 8001930:	d005      	beq.n	800193e <__io_getchar+0x46>
 8001932:	2b0d      	cmp	r3, #13
 8001934:	dc15      	bgt.n	8001962 <__io_getchar+0x6a>
 8001936:	2b08      	cmp	r3, #8
 8001938:	d00a      	beq.n	8001950 <__io_getchar+0x58>
 800193a:	2b0a      	cmp	r3, #10
 800193c:	d111      	bne.n	8001962 <__io_getchar+0x6a>
	{
		case '\r':
		case '\n':
			len = 2;
 800193e:	2302      	movs	r3, #2
 8001940:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\r\n");
 8001942:	f107 0308 	add.w	r3, r7, #8
 8001946:	4910      	ldr	r1, [pc, #64]	@ (8001988 <__io_getchar+0x90>)
 8001948:	4618      	mov	r0, r3
 800194a:	f019 f8b5 	bl	801aab8 <siprintf>
			break;
 800194e:	e00b      	b.n	8001968 <__io_getchar+0x70>

		case '\b':
		case 0x7F:
			len = 3;
 8001950:	2303      	movs	r3, #3
 8001952:	73fb      	strb	r3, [r7, #15]
			sprintf(data, "\b \b");
 8001954:	f107 0308 	add.w	r3, r7, #8
 8001958:	490c      	ldr	r1, [pc, #48]	@ (800198c <__io_getchar+0x94>)
 800195a:	4618      	mov	r0, r3
 800195c:	f019 f8ac 	bl	801aab8 <siprintf>
			break;
 8001960:	e002      	b.n	8001968 <__io_getchar+0x70>

		default:
			data[0] = ch;
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	723b      	strb	r3, [r7, #8]
			break;
 8001966:	bf00      	nop
	}
	HAL_UART_Transmit(UART_DEBUG_ADD, (uint8_t *)data, len, 10);
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	b29a      	uxth	r2, r3
 800196c:	f107 0108 	add.w	r1, r7, #8
 8001970:	230a      	movs	r3, #10
 8001972:	4804      	ldr	r0, [pc, #16]	@ (8001984 <__io_getchar+0x8c>)
 8001974:	f011 fd6a 	bl	801344c <HAL_UART_Transmit>
	return ch;
 8001978:	79fb      	ldrb	r3, [r7, #7]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	24002c60 	.word	0x24002c60
 8001988:	0801eb98 	.word	0x0801eb98
 800198c:	0801eb9c 	.word	0x0801eb9c

08001990 <DWT_Init>:

//---------------------------------------------------------------------------------------------------------------------------------------------
void DWT_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001994:	4b1f      	ldr	r3, [pc, #124]	@ (8001a14 <DWT_Init+0x84>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	4a1e      	ldr	r2, [pc, #120]	@ (8001a14 <DWT_Init+0x84>)
 800199a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800199e:	60d3      	str	r3, [r2, #12]

	DWT->LAR = 0xC5ACCE55;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <DWT_Init+0x88>)
 80019a2:	4a1e      	ldr	r2, [pc, #120]	@ (8001a1c <DWT_Init+0x8c>)
 80019a4:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
	
    DWT->CYCCNT = 0;
 80019a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <DWT_Init+0x88>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80019ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <DWT_Init+0x88>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a19      	ldr	r2, [pc, #100]	@ (8001a18 <DWT_Init+0x88>)
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019ba:	f3bf 8f4f 	dsb	sy
}
 80019be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019c0:	f3bf 8f6f 	isb	sy
}
 80019c4:	bf00      	nop
//	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */

	__DSB(); __ISB();
//	sysclk = HAL_RCC_GetSysClockFreq();
	sysclk         = SystemCoreClock;
 80019c6:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <DWT_Init+0x90>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a16      	ldr	r2, [pc, #88]	@ (8001a24 <DWT_Init+0x94>)
 80019cc:	6013      	str	r3, [r2, #0]
	cycles_per_us = sysclk/1000000.0f;
 80019ce:	4b15      	ldr	r3, [pc, #84]	@ (8001a24 <DWT_Init+0x94>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	ee07 3a90 	vmov	s15, r3
 80019d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019da:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001a28 <DWT_Init+0x98>
 80019de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <DWT_Init+0x9c>)
 80019e4:	edc3 7a00 	vstr	s15, [r3]
	us_per_cycles = 1000000.0f/sysclk;
 80019e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <DWT_Init+0x94>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	ee07 3a90 	vmov	s15, r3
 80019f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019f4:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001a28 <DWT_Init+0x98>
 80019f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <DWT_Init+0xa0>)
 80019fe:	edc3 7a00 	vstr	s15, [r3]

	printf("SYSCLK = %lu Hz\r\n", sysclk);
 8001a02:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <DWT_Init+0x94>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4619      	mov	r1, r3
 8001a08:	480a      	ldr	r0, [pc, #40]	@ (8001a34 <DWT_Init+0xa4>)
 8001a0a:	f018 fef3 	bl	801a7f4 <iprintf>
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	e000edf0 	.word	0xe000edf0
 8001a18:	e0001000 	.word	0xe0001000
 8001a1c:	c5acce55 	.word	0xc5acce55
 8001a20:	24000000 	.word	0x24000000
 8001a24:	24000374 	.word	0x24000374
 8001a28:	49742400 	.word	0x49742400
 8001a2c:	24000378 	.word	0x24000378
 8001a30:	2400037c 	.word	0x2400037c
 8001a34:	0801eba0 	.word	0x0801eba0

08001a38 <RegisterErrorCallback>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
//   
void RegisterErrorCallback(ErrorCallback callback)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    error_callback = callback;
 8001a40:	4a04      	ldr	r2, [pc, #16]	@ (8001a54 <RegisterErrorCallback+0x1c>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6013      	str	r3, [r2, #0]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	24000380 	.word	0x24000380

08001a58 <ReportError>:

//   
void ReportError(const char *func, const char *file, uint32_t line, uint32_t error_code, const char *message)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08a      	sub	sp, #40	@ 0x28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
    if (error_callback != NULL) {
 8001a66:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <ReportError+0x40>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d00f      	beq.n	8001a8e <ReportError+0x36>
        ErrorInfo error_info = {
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	61bb      	str	r3, [r7, #24]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	623b      	str	r3, [r7, #32]
 8001a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
            .file_name = file,
            .line_number = line,
            .error_code = error_code,
            .error_message = message
        };
        error_callback(&error_info);
 8001a82:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <ReportError+0x40>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f107 0214 	add.w	r2, r7, #20
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4798      	blx	r3
    }
}
 8001a8e:	bf00      	nop
 8001a90:	3728      	adds	r7, #40	@ 0x28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	24000380 	.word	0x24000380

08001a9c <MyErrorCallback>:

void MyErrorCallback(ErrorInfo *error_info)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
    printf("Error!!\r\nFunction: %s\r\n", error_info->function_name);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4807      	ldr	r0, [pc, #28]	@ (8001ac8 <MyErrorCallback+0x2c>)
 8001aac:	f018 fea2 	bl	801a7f4 <iprintf>
    printf("File: %s, Line: %lu\r\n", error_info->file_name, error_info->line_number);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6859      	ldr	r1, [r3, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4804      	ldr	r0, [pc, #16]	@ (8001acc <MyErrorCallback+0x30>)
 8001abc:	f018 fe9a 	bl	801a7f4 <iprintf>
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	0801ebd8 	.word	0x0801ebd8
 8001acc:	0801ebf0 	.word	0x0801ebf0

08001ad0 <LogFifo_Init>:
}

//---------------------------------------------------------------------------------------------------------------------------------------------
// FIFO  
void LogFifo_Init(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
    log_fifo.head = 0;
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b04 <LogFifo_Init+0x34>)
 8001ad6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ada:	461a      	mov	r2, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	6013      	str	r3, [r2, #0]
    log_fifo.tail = 0;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	@ (8001b04 <LogFifo_Init+0x34>)
 8001ae2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	2300      	movs	r3, #0
 8001aea:	6053      	str	r3, [r2, #4]
    log_fifo.count = 0;
 8001aec:	4b05      	ldr	r3, [pc, #20]	@ (8001b04 <LogFifo_Init+0x34>)
 8001aee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001af2:	461a      	mov	r2, r3
 8001af4:	2300      	movs	r3, #0
 8001af6:	6093      	str	r3, [r2, #8]
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	24000384 	.word	0x24000384

08001b08 <LogFifo_Push>:

// FIFO   (ISR )
int LogFifo_Push(const char *msg)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
    if (log_fifo.count >= LOG_BUFFER_SIZE)
 8001b10:	4b1e      	ldr	r3, [pc, #120]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b12:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b1a:	d902      	bls.n	8001b22 <LogFifo_Push+0x1a>
	{
        return -1; //    ( )
 8001b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b20:	e030      	b.n	8001b84 <LogFifo_Push+0x7c>
//    strncpy(log_fifo.buffer[log_fifo.head], msg, MAX_LOG_MSG_LEN - 1);
//    log_fifo.buffer[log_fifo.head][MAX_LOG_MSG_LEN - 1] = '\0'; // Null  

    //     ,   
    size_t copy_len;
    copy_len = strnlen(msg, (size_t)(MAX_LOG_MSG_LEN - 1));
 8001b22:	217f      	movs	r1, #127	@ 0x7f
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f019 f933 	bl	801ad90 <strnlen>
 8001b2a:	60f8      	str	r0, [r7, #12]
    memcpy(log_fifo.buffer[log_fifo.head], msg, copy_len);
 8001b2c:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b2e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	01db      	lsls	r3, r3, #7
 8001b36:	4a15      	ldr	r2, [pc, #84]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b38:	4413      	add	r3, r2
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f019 fa07 	bl	801af52 <memcpy>
    log_fifo.buffer[log_fifo.head][copy_len] = '\0';
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b46:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b4e:	01db      	lsls	r3, r3, #7
 8001b50:	441a      	add	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	4413      	add	r3, r2
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]
    
    log_fifo.head = (log_fifo.head + 1U) % LOG_BUFFER_SIZE;
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b5c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	3301      	adds	r3, #1
 8001b64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b68:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b6a:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b6e:	6013      	str	r3, [r2, #0]
    log_fifo.count++;
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b72:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	4a04      	ldr	r2, [pc, #16]	@ (8001b8c <LogFifo_Push+0x84>)
 8001b7c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001b80:	6093      	str	r3, [r2, #8]
	
    return 0;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	24000384 	.word	0x24000384

08001b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b96:	4b0d      	ldr	r3, [pc, #52]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001b98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001ba6:	4b09      	ldr	r3, [pc, #36]	@ (8001bcc <MX_DMA_Init+0x3c>)
 8001ba8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2106      	movs	r1, #6
 8001bb8:	200b      	movs	r0, #11
 8001bba:	f006 f913 	bl	8007de4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001bbe:	200b      	movs	r0, #11
 8001bc0:	f006 f92a 	bl	8007e18 <HAL_NVIC_EnableIRQ>

}
 8001bc4:	bf00      	nop
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	58024400 	.word	0x58024400

08001bd0 <emc_pwm_base_hz>:
    {EMC2303_ADDR_IC2, 1u},
    {EMC2303_ADDR_IC2, 2u}
};

static inline uint32_t emc_pwm_base_hz(emc_pwm_base_t b)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	71fb      	strb	r3, [r7, #7]
    switch (b)
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d00c      	beq.n	8001bfa <emc_pwm_base_hz+0x2a>
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	dc0d      	bgt.n	8001c00 <emc_pwm_base_hz+0x30>
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <emc_pwm_base_hz+0x1e>
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d003      	beq.n	8001bf4 <emc_pwm_base_hz+0x24>
 8001bec:	e008      	b.n	8001c00 <emc_pwm_base_hz+0x30>
    {
        case EMC_PWM_BASE_26k:
            return 26000u;
 8001bee:	f246 5390 	movw	r3, #26000	@ 0x6590
 8001bf2:	e007      	b.n	8001c04 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_19k5:
            return 19531u;
 8001bf4:	f644 434b 	movw	r3, #19531	@ 0x4c4b
 8001bf8:	e004      	b.n	8001c04 <emc_pwm_base_hz+0x34>
        case EMC_PWM_BASE_4k882:
            return 4882u;
 8001bfa:	f241 3312 	movw	r3, #4882	@ 0x1312
 8001bfe:	e001      	b.n	8001c04 <emc_pwm_base_hz+0x34>
        default:
            return 2441u;
 8001c00:	f640 1389 	movw	r3, #2441	@ 0x989
    }
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <emc2303_ch_base>:

static inline uint8_t emc2303_ch_base(uint8_t ch0_2)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)(0x30u + 0x10u * ch0_2);
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	3303      	adds	r3, #3
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	b2db      	uxtb	r3, r3
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <emc_w8>:

/* ===== Lowlevel I2C helpers (use extern hi2c4) ===== */
static void emc_w8(uint8_t addr7, uint8_t reg, uint8_t val)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af04      	add	r7, sp, #16
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	71bb      	strb	r3, [r7, #6]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	717b      	strb	r3, [r7, #5]
    if (HAL_I2C_Mem_Write(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	b299      	uxth	r1, r3
 8001c4a:	79bb      	ldrb	r3, [r7, #6]
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	230a      	movs	r3, #10
 8001c50:	9302      	str	r3, [sp, #8]
 8001c52:	2301      	movs	r3, #1
 8001c54:	9301      	str	r3, [sp, #4]
 8001c56:	1d7b      	adds	r3, r7, #5
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	4808      	ldr	r0, [pc, #32]	@ (8001c80 <emc_w8+0x50>)
 8001c5e:	f00a fb57 	bl	800c310 <HAL_I2C_Mem_Write>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d007      	beq.n	8001c78 <emc_w8+0x48>
        {REPORT_ERROR();}
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <emc_w8+0x54>)
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	2250      	movs	r2, #80	@ 0x50
 8001c70:	4905      	ldr	r1, [pc, #20]	@ (8001c88 <emc_w8+0x58>)
 8001c72:	4806      	ldr	r0, [pc, #24]	@ (8001c8c <emc_w8+0x5c>)
 8001c74:	f7ff fef0 	bl	8001a58 <ReportError>
}
 8001c78:	bf00      	nop
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	24002584 	.word	0x24002584
 8001c84:	0801ec50 	.word	0x0801ec50
 8001c88:	0801ec38 	.word	0x0801ec38
 8001c8c:	0801f240 	.word	0x0801f240

08001c90 <emc_r8>:

static void emc_r8(uint8_t addr7, uint8_t reg, uint8_t *val)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af04      	add	r7, sp, #16
 8001c96:	4603      	mov	r3, r0
 8001c98:	603a      	str	r2, [r7, #0]
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Mem_Read(&hi2c4, (uint16_t)(addr7 << 1), reg, I2C_MEMADD_SIZE_8BIT, val, 1, HAL_I2C_TIMEOUT_MS) != HAL_OK)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	b299      	uxth	r1, r3
 8001ca8:	79bb      	ldrb	r3, [r7, #6]
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	230a      	movs	r3, #10
 8001cae:	9302      	str	r3, [sp, #8]
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	2301      	movs	r3, #1
 8001cba:	4809      	ldr	r0, [pc, #36]	@ (8001ce0 <emc_r8+0x50>)
 8001cbc:	f00a fc3c 	bl	800c538 <HAL_I2C_Mem_Read>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d007      	beq.n	8001cd6 <emc_r8+0x46>
        {REPORT_ERROR();}
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <emc_r8+0x54>)
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2256      	movs	r2, #86	@ 0x56
 8001cce:	4906      	ldr	r1, [pc, #24]	@ (8001ce8 <emc_r8+0x58>)
 8001cd0:	4806      	ldr	r0, [pc, #24]	@ (8001cec <emc_r8+0x5c>)
 8001cd2:	f7ff fec1 	bl	8001a58 <ReportError>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	24002584 	.word	0x24002584
 8001ce4:	0801ec50 	.word	0x0801ec50
 8001ce8:	0801ec38 	.word	0x0801ec38
 8001cec:	0801f248 	.word	0x0801f248

08001cf0 <emc_mask_lsb_shift>:

/* ===== Bitfield helpers ===== */
static uint8_t emc_mask_lsb_shift(uint8_t m)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af02      	add	r7, sp, #8
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	71fb      	strb	r3, [r7, #7]
	uint8_t s;
	uint8_t t;

	if (m == 0u)
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d109      	bne.n	8001d14 <emc_mask_lsb_shift+0x24>
	{
		REPORT_ERROR();
 8001d00:	4b0f      	ldr	r3, [pc, #60]	@ (8001d40 <emc_mask_lsb_shift+0x50>)
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2300      	movs	r3, #0
 8001d06:	2261      	movs	r2, #97	@ 0x61
 8001d08:	490e      	ldr	r1, [pc, #56]	@ (8001d44 <emc_mask_lsb_shift+0x54>)
 8001d0a:	480f      	ldr	r0, [pc, #60]	@ (8001d48 <emc_mask_lsb_shift+0x58>)
 8001d0c:	f7ff fea4 	bl	8001a58 <ReportError>
		return 0u;
 8001d10:	2300      	movs	r3, #0
 8001d12:	e010      	b.n	8001d36 <emc_mask_lsb_shift+0x46>
	}

	s = 0u;
 8001d14:	2300      	movs	r3, #0
 8001d16:	73fb      	strb	r3, [r7, #15]
	t = m;
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	73bb      	strb	r3, [r7, #14]

	while ((t & 1u) == 0u)
 8001d1c:	e005      	b.n	8001d2a <emc_mask_lsb_shift+0x3a>
	{
		t = (uint8_t)(t >> 1);
 8001d1e:	7bbb      	ldrb	r3, [r7, #14]
 8001d20:	085b      	lsrs	r3, r3, #1
 8001d22:	73bb      	strb	r3, [r7, #14]
		s = (uint8_t)(s + 1u);
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	3301      	adds	r3, #1
 8001d28:	73fb      	strb	r3, [r7, #15]
	while ((t & 1u) == 0u)
 8001d2a:	7bbb      	ldrb	r3, [r7, #14]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0f4      	beq.n	8001d1e <emc_mask_lsb_shift+0x2e>
	}
	return s;
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	0801ec50 	.word	0x0801ec50
 8001d44:	0801ec38 	.word	0x0801ec38
 8001d48:	0801f250 	.word	0x0801f250

08001d4c <emc_upd_bits>:

static void emc_upd_bits(uint8_t a, uint8_t r, uint8_t m, uint8_t v)
{
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b087      	sub	sp, #28
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	4604      	mov	r4, r0
 8001d54:	4608      	mov	r0, r1
 8001d56:	4611      	mov	r1, r2
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4623      	mov	r3, r4
 8001d5c:	71fb      	strb	r3, [r7, #7]
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71bb      	strb	r3, [r7, #6]
 8001d62:	460b      	mov	r3, r1
 8001d64:	717b      	strb	r3, [r7, #5]
 8001d66:	4613      	mov	r3, r2
 8001d68:	713b      	strb	r3, [r7, #4]
	uint8_t x;
	uint8_t s;
	uint8_t vs;


	if (m == 0u)
 8001d6a:	797b      	ldrb	r3, [r7, #5]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d108      	bne.n	8001d82 <emc_upd_bits+0x36>
	{
		REPORT_ERROR();
 8001d70:	4b18      	ldr	r3, [pc, #96]	@ (8001dd4 <emc_upd_bits+0x88>)
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	2300      	movs	r3, #0
 8001d76:	2279      	movs	r2, #121	@ 0x79
 8001d78:	4917      	ldr	r1, [pc, #92]	@ (8001dd8 <emc_upd_bits+0x8c>)
 8001d7a:	4818      	ldr	r0, [pc, #96]	@ (8001ddc <emc_upd_bits+0x90>)
 8001d7c:	f7ff fe6c 	bl	8001a58 <ReportError>
 8001d80:	e024      	b.n	8001dcc <emc_upd_bits+0x80>
		return;
	}
	
	emc_r8(a, r, &x);
 8001d82:	f107 020d 	add.w	r2, r7, #13
 8001d86:	79b9      	ldrb	r1, [r7, #6]
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff80 	bl	8001c90 <emc_r8>
	s = emc_mask_lsb_shift(m);
 8001d90:	797b      	ldrb	r3, [r7, #5]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ffac 	bl	8001cf0 <emc_mask_lsb_shift>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	73fb      	strb	r3, [r7, #15]
	vs = (uint8_t)(((uint8_t)(v << s)) & m);
 8001d9c:	793a      	ldrb	r2, [r7, #4]
 8001d9e:	7bfb      	ldrb	r3, [r7, #15]
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	797b      	ldrb	r3, [r7, #5]
 8001da8:	4013      	ands	r3, r2
 8001daa:	73bb      	strb	r3, [r7, #14]
	x = (uint8_t)((x & (uint8_t)(~m)) | vs);
 8001dac:	797b      	ldrb	r3, [r7, #5]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	7b7b      	ldrb	r3, [r7, #13]
 8001db4:	4013      	ands	r3, r2
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	7bbb      	ldrb	r3, [r7, #14]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	737b      	strb	r3, [r7, #13]
	emc_w8(a, r, x);
 8001dc0:	7b7a      	ldrb	r2, [r7, #13]
 8001dc2:	79b9      	ldrb	r1, [r7, #6]
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ff32 	bl	8001c30 <emc_w8>
}
 8001dcc:	3714      	adds	r7, #20
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	0801ec50 	.word	0x0801ec50
 8001dd8:	0801ec38 	.word	0x0801ec38
 8001ddc:	0801f264 	.word	0x0801f264

08001de0 <emc_set_base>:

/* ===== Set PWM base frequency per channel (affects only base, divider set separately) ===== */
static void emc_set_base(uint8_t a, uint8_t ch0_2, emc_pwm_base_t base)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af02      	add	r7, sp, #8
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
 8001dea:	460b      	mov	r3, r1
 8001dec:	71bb      	strb	r3, [r7, #6]
 8001dee:	4613      	mov	r3, r2
 8001df0:	717b      	strb	r3, [r7, #5]
    if (ch0_2 > 2u)
 8001df2:	79bb      	ldrb	r3, [r7, #6]
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d908      	bls.n	8001e0a <emc_set_base+0x2a>
    {
        REPORT_ERROR();
 8001df8:	4b0d      	ldr	r3, [pc, #52]	@ (8001e30 <emc_set_base+0x50>)
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	2289      	movs	r2, #137	@ 0x89
 8001e00:	490c      	ldr	r1, [pc, #48]	@ (8001e34 <emc_set_base+0x54>)
 8001e02:	480d      	ldr	r0, [pc, #52]	@ (8001e38 <emc_set_base+0x58>)
 8001e04:	f7ff fe28 	bl	8001a58 <ReportError>
        return;
 8001e08:	e00e      	b.n	8001e28 <emc_set_base+0x48>
    }

    uint8_t reg;
    uint8_t mask;

	reg = REG_PWM_BASEF_123;
 8001e0a:	232d      	movs	r3, #45	@ 0x2d
 8001e0c:	73fb      	strb	r3, [r7, #15]
	mask = (uint8_t)(0x3u << (uint8_t)(ch0_2 * 2u));
 8001e0e:	79bb      	ldrb	r3, [r7, #6]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	461a      	mov	r2, r3
 8001e16:	2303      	movs	r3, #3
 8001e18:	4093      	lsls	r3, r2
 8001e1a:	73bb      	strb	r3, [r7, #14]

	/* note: emc_upd_bits will shift 'base' into position using mask */
	emc_upd_bits(a, reg, mask, (uint8_t)base);
 8001e1c:	797b      	ldrb	r3, [r7, #5]
 8001e1e:	7bba      	ldrb	r2, [r7, #14]
 8001e20:	7bf9      	ldrb	r1, [r7, #15]
 8001e22:	79f8      	ldrb	r0, [r7, #7]
 8001e24:	f7ff ff92 	bl	8001d4c <emc_upd_bits>
}
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	0801ec50 	.word	0x0801ec50
 8001e34:	0801ec38 	.word	0x0801ec38
 8001e38:	0801f274 	.word	0x0801f274

08001e3c <EMC2303_Init>:

/* ===== Initialize one EMC2303 with a profile ===== */
void EMC2303_Init(uint8_t addr7, emc_profile_t profile, uint32_t target_pwm_hz)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	603a      	str	r2, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	71bb      	strb	r3, [r7, #6]
    uint8_t ch;

    /* Disable RPM algorithm (Direct Setting), keep defaults for now. */
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	75fb      	strb	r3, [r7, #23]
 8001e50:	e016      	b.n	8001e80 <EMC2303_Init+0x44>
	{
		uint8_t base = emc2303_ch_base(ch);		
 8001e52:	7dfb      	ldrb	r3, [r7, #23]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fedb 	bl	8001c10 <emc2303_ch_base>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	723b      	strb	r3, [r7, #8]
		/* Clear ENAGx bit in Fan Config1 (bit7) */
		emc_upd_bits(addr7, (uint8_t)(base + OFF_FAN_CFG1), 0x80u, 0u);		
 8001e5e:	7a3b      	ldrb	r3, [r7, #8]
 8001e60:	3302      	adds	r3, #2
 8001e62:	b2d9      	uxtb	r1, r3
 8001e64:	79f8      	ldrb	r0, [r7, #7]
 8001e66:	2300      	movs	r3, #0
 8001e68:	2280      	movs	r2, #128	@ 0x80
 8001e6a:	f7ff ff6f 	bl	8001d4c <emc_upd_bits>
		/* Write an initial setting to defeat the powerup watchdog */
		emc_w8(addr7, (uint8_t)(base + OFF_FAN_SETTING), 0x00u);
 8001e6e:	7a39      	ldrb	r1, [r7, #8]
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	2200      	movs	r2, #0
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fedb 	bl	8001c30 <emc_w8>
	for (ch = 0u; ch <= 2u; ch++) /* [MOD] 0..2 */
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	75fb      	strb	r3, [r7, #23]
 8001e80:	7dfb      	ldrb	r3, [r7, #23]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d9e5      	bls.n	8001e52 <EMC2303_Init+0x16>
	}

    if (profile == EMC_PROFILE_4WIRE_FAN)
 8001e86:	79bb      	ldrb	r3, [r7, #6]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d129      	bne.n	8001ee0 <EMC2303_Init+0xa4>
    {
        /* Opendrain PWM, normal polarity, base 26 kHz, divider = 1 */
//        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x00u); /* PMOT1..3 = 0 (opendrain) */
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001e8c:	79f8      	ldrb	r0, [r7, #7]
 8001e8e:	2307      	movs	r3, #7
 8001e90:	2207      	movs	r2, #7
 8001e92:	212b      	movs	r1, #43	@ 0x2b
 8001e94:	f7ff ff5a 	bl	8001d4c <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 (00h0%) */
 8001e98:	79f8      	ldrb	r0, [r7, #7]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	2207      	movs	r2, #7
 8001e9e:	212a      	movs	r1, #42	@ 0x2a
 8001ea0:	f7ff ff54 	bl	8001d4c <emc_upd_bits>

        for (ch = 0u; ch <= 2u; ++ch)
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	75fb      	strb	r3, [r7, #23]
 8001ea8:	e016      	b.n	8001ed8 <EMC2303_Init+0x9c>
        {
            emc_set_base(addr7, ch, EMC_PWM_BASE_26k);
 8001eaa:	7df9      	ldrb	r1, [r7, #23]
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ff95 	bl	8001de0 <emc_set_base>

            uint8_t base = emc2303_ch_base(ch);
 8001eb6:	7dfb      	ldrb	r3, [r7, #23]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fea9 	bl	8001c10 <emc2303_ch_base>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	727b      	strb	r3, [r7, #9]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), 1u); /* 1 */
 8001ec2:	7a7b      	ldrb	r3, [r7, #9]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	b2d9      	uxtb	r1, r3
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff feaf 	bl	8001c30 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001ed2:	7dfb      	ldrb	r3, [r7, #23]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	75fb      	strb	r3, [r7, #23]
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d9e5      	bls.n	8001eaa <EMC2303_Init+0x6e>

            uint8_t base = emc2303_ch_base(ch);
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
        }
    }
}
 8001ede:	e046      	b.n	8001f6e <EMC2303_Init+0x132>
        emc_upd_bits(addr7, REG_PWM_OUTPUT_CFG, 0x07u, 0x07u); /* PMOT1..3 = 1 (pushpull) */
 8001ee0:	79f8      	ldrb	r0, [r7, #7]
 8001ee2:	2307      	movs	r3, #7
 8001ee4:	2207      	movs	r2, #7
 8001ee6:	212b      	movs	r1, #43	@ 0x2b
 8001ee8:	f7ff ff30 	bl	8001d4c <emc_upd_bits>
        emc_upd_bits(addr7, REG_PWM_POLARITY,   0x07u, 0x00u); /* PLRITY1..3 = 0 */
 8001eec:	79f8      	ldrb	r0, [r7, #7]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	2207      	movs	r2, #7
 8001ef2:	212a      	movs	r1, #42	@ 0x2a
 8001ef4:	f7ff ff2a 	bl	8001d4c <emc_upd_bits>
        if (target_pwm_hz == 0u)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d102      	bne.n	8001f04 <EMC2303_Init+0xc8>
            target_pwm_hz = 500u;
 8001efe:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001f02:	603b      	str	r3, [r7, #0]
        base_hz = emc_pwm_base_hz(EMC_PWM_BASE_4k882);
 8001f04:	2002      	movs	r0, #2
 8001f06:	f7ff fe63 	bl	8001bd0 <emc_pwm_base_hz>
 8001f0a:	60f8      	str	r0, [r7, #12]
        for (ch = 0u; ch <= 2u; ++ch)
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	75fb      	strb	r3, [r7, #23]
 8001f10:	e02a      	b.n	8001f68 <EMC2303_Init+0x12c>
            emc_set_base(addr7, ch, EMC_PWM_BASE_4k882);
 8001f12:	7df9      	ldrb	r1, [r7, #23]
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	2202      	movs	r2, #2
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff ff61 	bl	8001de0 <emc_set_base>
            div32 = (uint32_t)((base_hz + (target_pwm_hz / 2u)) / target_pwm_hz);
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	085a      	lsrs	r2, r3, #1
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	441a      	add	r2, r3
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2c:	613b      	str	r3, [r7, #16]
            if (div32 == 0u)
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <EMC2303_Init+0xfc>
                div32 = 1u;
 8001f34:	2301      	movs	r3, #1
 8001f36:	613b      	str	r3, [r7, #16]
            if (div32 > 255u)
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	2bff      	cmp	r3, #255	@ 0xff
 8001f3c:	d901      	bls.n	8001f42 <EMC2303_Init+0x106>
                div32 = 255u;
 8001f3e:	23ff      	movs	r3, #255	@ 0xff
 8001f40:	613b      	str	r3, [r7, #16]
            div8 = (uint8_t)div32;
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	72fb      	strb	r3, [r7, #11]
            uint8_t base = emc2303_ch_base(ch);
 8001f46:	7dfb      	ldrb	r3, [r7, #23]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff fe61 	bl	8001c10 <emc2303_ch_base>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	72bb      	strb	r3, [r7, #10]
            emc_w8(addr7, (uint8_t)(base + OFF_PWM_DIVIDE), div8);
 8001f52:	7abb      	ldrb	r3, [r7, #10]
 8001f54:	3301      	adds	r3, #1
 8001f56:	b2d9      	uxtb	r1, r3
 8001f58:	7afa      	ldrb	r2, [r7, #11]
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fe67 	bl	8001c30 <emc_w8>
        for (ch = 0u; ch <= 2u; ++ch)
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	3301      	adds	r3, #1
 8001f66:	75fb      	strb	r3, [r7, #23]
 8001f68:	7dfb      	ldrb	r3, [r7, #23]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d9d1      	bls.n	8001f12 <EMC2303_Init+0xd6>
}
 8001f6e:	bf00      	nop
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <EMC2303_SetDutyPct>:

/* ===== Duty set in percent (0.0..100.0) ===== */
void EMC2303_SetDutyPct(uint8_t addr7, uint8_t ch0_2, float pct)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b088      	sub	sp, #32
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	4603      	mov	r3, r0
 8001f80:	460a      	mov	r2, r1
 8001f82:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	73bb      	strb	r3, [r7, #14]
    uint8_t code;
    uint8_t reg;

    if (ch0_2 > 2u)
 8001f8c:	7bbb      	ldrb	r3, [r7, #14]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d908      	bls.n	8001fa4 <EMC2303_SetDutyPct+0x2c>
    {
        REPORT_ERROR();
 8001f92:	4b21      	ldr	r3, [pc, #132]	@ (8002018 <EMC2303_SetDutyPct+0xa0>)
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	2300      	movs	r3, #0
 8001f98:	22e1      	movs	r2, #225	@ 0xe1
 8001f9a:	4920      	ldr	r1, [pc, #128]	@ (800201c <EMC2303_SetDutyPct+0xa4>)
 8001f9c:	4820      	ldr	r0, [pc, #128]	@ (8002020 <EMC2303_SetDutyPct+0xa8>)
 8001f9e:	f7ff fd5b 	bl	8001a58 <ReportError>
        return;
 8001fa2:	e035      	b.n	8002010 <EMC2303_SetDutyPct+0x98>
    }

    if (pct < 0.0f)
 8001fa4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb0:	d503      	bpl.n	8001fba <EMC2303_SetDutyPct+0x42>
        pct = 0.0f;
 8001fb2:	f04f 0300 	mov.w	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	e00a      	b.n	8001fd0 <EMC2303_SetDutyPct+0x58>
    else if (pct > 100.0f)
 8001fba:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fbe:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002024 <EMC2303_SetDutyPct+0xac>
 8001fc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fca:	dd01      	ble.n	8001fd0 <EMC2303_SetDutyPct+0x58>
        pct = 100.0f;
 8001fcc:	4b16      	ldr	r3, [pc, #88]	@ (8002028 <EMC2303_SetDutyPct+0xb0>)
 8001fce:	60bb      	str	r3, [r7, #8]

    code = (uint8_t)((pct * 255.0f + 50.0f) / 100.0f);
 8001fd0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fd4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800202c <EMC2303_SetDutyPct+0xb4>
 8001fd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fdc:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002030 <EMC2303_SetDutyPct+0xb8>
 8001fe0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001fe4:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8002024 <EMC2303_SetDutyPct+0xac>
 8001fe8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ff0:	edc7 7a01 	vstr	s15, [r7, #4]
 8001ff4:	793b      	ldrb	r3, [r7, #4]
 8001ff6:	75fb      	strb	r3, [r7, #23]
    reg = (uint8_t)(emc2303_ch_base(ch0_2) + OFF_FAN_SETTING);
 8001ff8:	7bbb      	ldrb	r3, [r7, #14]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff fe08 	bl	8001c10 <emc2303_ch_base>
 8002000:	4603      	mov	r3, r0
 8002002:	75bb      	strb	r3, [r7, #22]
    emc_w8(addr7, reg, code);
 8002004:	7dfa      	ldrb	r2, [r7, #23]
 8002006:	7db9      	ldrb	r1, [r7, #22]
 8002008:	7bfb      	ldrb	r3, [r7, #15]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fe10 	bl	8001c30 <emc_w8>
}
 8002010:	3718      	adds	r7, #24
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	0801ec50 	.word	0x0801ec50
 800201c:	0801ec38 	.word	0x0801ec38
 8002020:	0801f284 	.word	0x0801f284
 8002024:	42c80000 	.word	0x42c80000
 8002028:	42c80000 	.word	0x42c80000
 800202c:	437f0000 	.word	0x437f0000
 8002030:	42480000 	.word	0x42480000

08002034 <Fans6_Init>:

    *out_rpm = (uint32_t)(3932160u / cnt);
}

void Fans6_Init(emc_profile_t profile, uint32_t target_pwm_hz)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	6039      	str	r1, [r7, #0]
 800203e:	71fb      	strb	r3, [r7, #7]
    EMC2303_Init(EMC2303_ADDR_IC1, profile, target_pwm_hz);
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	4619      	mov	r1, r3
 8002046:	202e      	movs	r0, #46	@ 0x2e
 8002048:	f7ff fef8 	bl	8001e3c <EMC2303_Init>
    EMC2303_Init(EMC2303_ADDR_IC2, profile, target_pwm_hz);
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	4619      	mov	r1, r3
 8002052:	202c      	movs	r0, #44	@ 0x2c
 8002054:	f7ff fef2 	bl	8001e3c <EMC2303_Init>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <Fan6_SetDuty>:

void Fan6_SetDuty(uint8_t ch0_5, float pct)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af02      	add	r7, sp, #8
 8002066:	4603      	mov	r3, r0
 8002068:	ed87 0a00 	vstr	s0, [r7]
 800206c:	71fb      	strb	r3, [r7, #7]
    /* [MOD] 0-based logical index: valid range 0..5 */
    if (ch0_5 > 5u)
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	2b05      	cmp	r3, #5
 8002072:	d909      	bls.n	8002088 <Fan6_SetDuty+0x28>
    {
        REPORT_ERROR();
 8002074:	4b0d      	ldr	r3, [pc, #52]	@ (80020ac <Fan6_SetDuty+0x4c>)
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2300      	movs	r3, #0
 800207a:	f240 1241 	movw	r2, #321	@ 0x141
 800207e:	490c      	ldr	r1, [pc, #48]	@ (80020b0 <Fan6_SetDuty+0x50>)
 8002080:	480c      	ldr	r0, [pc, #48]	@ (80020b4 <Fan6_SetDuty+0x54>)
 8002082:	f7ff fce9 	bl	8001a58 <ReportError>
        return;
 8002086:	e00e      	b.n	80020a6 <Fan6_SetDuty+0x46>
    }
    EMC2303_SetDutyPct(LCH_MAP[ch0_5].addr, LCH_MAP[ch0_5].ch, pct);
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	4a0b      	ldr	r2, [pc, #44]	@ (80020b8 <Fan6_SetDuty+0x58>)
 800208c:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8002090:	79fb      	ldrb	r3, [r7, #7]
 8002092:	4909      	ldr	r1, [pc, #36]	@ (80020b8 <Fan6_SetDuty+0x58>)
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	440b      	add	r3, r1
 8002098:	785b      	ldrb	r3, [r3, #1]
 800209a:	ed97 0a00 	vldr	s0, [r7]
 800209e:	4619      	mov	r1, r3
 80020a0:	4610      	mov	r0, r2
 80020a2:	f7ff ff69 	bl	8001f78 <EMC2303_SetDutyPct>
}
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	0801ec50 	.word	0x0801ec50
 80020b0:	0801ec38 	.word	0x0801ec38
 80020b4:	0801f298 	.word	0x0801f298
 80020b8:	0801f234 	.word	0x0801f234

080020bc <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80020c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020c2:	4a30      	ldr	r2, [pc, #192]	@ (8002184 <MX_FDCAN1_Init+0xc8>)
 80020c4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80020c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020cc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80020ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80020d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80020da:	4b29      	ldr	r3, [pc, #164]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80020e0:	4b27      	ldr	r3, [pc, #156]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80020e6:	4b26      	ldr	r3, [pc, #152]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020e8:	2205      	movs	r2, #5
 80020ea:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 80020ec:	4b24      	ldr	r3, [pc, #144]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020ee:	2203      	movs	r2, #3
 80020f0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 21;
 80020f2:	4b23      	ldr	r3, [pc, #140]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020f4:	2215      	movs	r2, #21
 80020f6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 80020f8:	4b21      	ldr	r3, [pc, #132]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 80020fa:	2203      	movs	r2, #3
 80020fc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 80020fe:	4b20      	ldr	r3, [pc, #128]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002100:	2205      	movs	r2, #5
 8002102:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8002104:	4b1e      	ldr	r3, [pc, #120]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002106:	2203      	movs	r2, #3
 8002108:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 21;
 800210a:	4b1d      	ldr	r3, [pc, #116]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800210c:	2215      	movs	r2, #21
 800210e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 8002110:	4b1b      	ldr	r3, [pc, #108]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002112:	2203      	movs	r2, #3
 8002114:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8002116:	4b1a      	ldr	r3, [pc, #104]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002118:	2200      	movs	r2, #0
 800211a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 800211c:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800211e:	2201      	movs	r2, #1
 8002120:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002122:	4b17      	ldr	r3, [pc, #92]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002124:	2200      	movs	r2, #0
 8002126:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 16;
 8002128:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800212a:	2210      	movs	r2, #16
 800212c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800212e:	4b14      	ldr	r3, [pc, #80]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002130:	2204      	movs	r2, #4
 8002132:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8002134:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002136:	2200      	movs	r2, #0
 8002138:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800213a:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800213c:	2204      	movs	r2, #4
 800213e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8002140:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002142:	2200      	movs	r2, #0
 8002144:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002148:	2204      	movs	r2, #4
 800214a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800214c:	4b0c      	ldr	r3, [pc, #48]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800214e:	2200      	movs	r2, #0
 8002150:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8002152:	4b0b      	ldr	r3, [pc, #44]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002154:	2200      	movs	r2, #0
 8002156:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8002158:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800215a:	2220      	movs	r2, #32
 800215c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002160:	2200      	movs	r2, #0
 8002162:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002164:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 8002166:	2204      	movs	r2, #4
 8002168:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800216a:	4805      	ldr	r0, [pc, #20]	@ (8002180 <MX_FDCAN1_Init+0xc4>)
 800216c:	f008 fd12 	bl	800ab94 <HAL_FDCAN_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8002176:	f000 ff37 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	24002390 	.word	0x24002390
 8002184:	4000a000 	.word	0x4000a000

08002188 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800218c:	4b2e      	ldr	r3, [pc, #184]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 800218e:	4a2f      	ldr	r2, [pc, #188]	@ (800224c <MX_FDCAN2_Init+0xc4>)
 8002190:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002192:	4b2d      	ldr	r3, [pc, #180]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002198:	4b2b      	ldr	r3, [pc, #172]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800219e:	4b2a      	ldr	r3, [pc, #168]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80021a4:	4b28      	ldr	r3, [pc, #160]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80021aa:	4b27      	ldr	r3, [pc, #156]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 5;
 80021b0:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021b2:	2205      	movs	r2, #5
 80021b4:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 3;
 80021b6:	4b24      	ldr	r3, [pc, #144]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021b8:	2203      	movs	r2, #3
 80021ba:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 21;
 80021bc:	4b22      	ldr	r3, [pc, #136]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021be:	2215      	movs	r2, #21
 80021c0:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021c4:	2203      	movs	r2, #3
 80021c6:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 5;
 80021c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021ca:	2205      	movs	r2, #5
 80021cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 3;
 80021ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021d0:	2203      	movs	r2, #3
 80021d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 21;
 80021d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021d6:	2215      	movs	r2, #21
 80021d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 80021da:	4b1b      	ldr	r3, [pc, #108]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021dc:	2203      	movs	r2, #3
 80021de:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80021ec:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 80021f2:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021f4:	2210      	movs	r2, #16
 80021f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 80021fa:	2204      	movs	r2, #4
 80021fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80021fe:	4b12      	ldr	r3, [pc, #72]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002200:	2200      	movs	r2, #0
 8002202:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002204:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002206:	2204      	movs	r2, #4
 8002208:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800220a:	4b0f      	ldr	r3, [pc, #60]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 800220c:	2200      	movs	r2, #0
 800220e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002210:	4b0d      	ldr	r3, [pc, #52]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002212:	2204      	movs	r2, #4
 8002214:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8002216:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002218:	2200      	movs	r2, #0
 800221a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 800221c:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 800221e:	2200      	movs	r2, #0
 8002220:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 8002222:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002224:	2220      	movs	r2, #32
 8002226:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002228:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 800222a:	2200      	movs	r2, #0
 800222c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800222e:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002230:	2204      	movs	r2, #4
 8002232:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002234:	4804      	ldr	r0, [pc, #16]	@ (8002248 <MX_FDCAN2_Init+0xc0>)
 8002236:	f008 fcad 	bl	800ab94 <HAL_FDCAN_Init>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8002240:	f000 fed2 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	24002430 	.word	0x24002430
 800224c:	4000a400 	.word	0x4000a400

08002250 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b0ba      	sub	sp, #232	@ 0xe8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002258:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	605a      	str	r2, [r3, #4]
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	60da      	str	r2, [r3, #12]
 8002266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002268:	f107 0318 	add.w	r3, r7, #24
 800226c:	22b8      	movs	r2, #184	@ 0xb8
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f018 fd85 	bl	801ad80 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a63      	ldr	r2, [pc, #396]	@ (8002408 <HAL_FDCAN_MspInit+0x1b8>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d161      	bne.n	8002344 <HAL_FDCAN_MspInit+0xf4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002280:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800228c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002294:	f107 0318 	add.w	r3, r7, #24
 8002298:	4618      	mov	r0, r3
 800229a:	f00d f97d 	bl	800f598 <HAL_RCCEx_PeriphCLKConfig>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80022a4:	f000 fea0 	bl	8002fe8 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80022a8:	4b58      	ldr	r3, [pc, #352]	@ (800240c <HAL_FDCAN_MspInit+0x1bc>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	3301      	adds	r3, #1
 80022ae:	4a57      	ldr	r2, [pc, #348]	@ (800240c <HAL_FDCAN_MspInit+0x1bc>)
 80022b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80022b2:	4b56      	ldr	r3, [pc, #344]	@ (800240c <HAL_FDCAN_MspInit+0x1bc>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d10e      	bne.n	80022d8 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80022ba:	4b55      	ldr	r3, [pc, #340]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80022bc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022c0:	4a53      	ldr	r2, [pc, #332]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80022c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80022ca:	4b51      	ldr	r3, [pc, #324]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80022cc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80022d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80022da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022de:	4a4c      	ldr	r2, [pc, #304]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022e8:	4b49      	ldr	r3, [pc, #292]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80022ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ee:	f003 0301 	and.w	r3, r3, #1
 80022f2:	613b      	str	r3, [r7, #16]
 80022f4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN1_RX_Pin|CAN1_TX_Pin;
 80022f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80022fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230a:	2300      	movs	r3, #0
 800230c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002310:	2309      	movs	r3, #9
 8002312:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002316:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800231a:	4619      	mov	r1, r3
 800231c:	483d      	ldr	r0, [pc, #244]	@ (8002414 <HAL_FDCAN_MspInit+0x1c4>)
 800231e:	f009 fd5b 	bl	800bdd8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	2106      	movs	r1, #6
 8002326:	2013      	movs	r0, #19
 8002328:	f005 fd5c 	bl	8007de4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800232c:	2013      	movs	r0, #19
 800232e:	f005 fd73 	bl	8007e18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */
    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 6, 0);
 8002332:	2200      	movs	r2, #0
 8002334:	2106      	movs	r1, #6
 8002336:	2013      	movs	r0, #19
 8002338:	f005 fd54 	bl	8007de4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800233c:	2013      	movs	r0, #19
 800233e:	f005 fd6b 	bl	8007e18 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8002342:	e05d      	b.n	8002400 <HAL_FDCAN_MspInit+0x1b0>
  else if(fdcanHandle->Instance==FDCAN2)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a33      	ldr	r2, [pc, #204]	@ (8002418 <HAL_FDCAN_MspInit+0x1c8>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d158      	bne.n	8002400 <HAL_FDCAN_MspInit+0x1b0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800234e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800235a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800235e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002362:	f107 0318 	add.w	r3, r7, #24
 8002366:	4618      	mov	r0, r3
 8002368:	f00d f916 	bl	800f598 <HAL_RCCEx_PeriphCLKConfig>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_FDCAN_MspInit+0x126>
      Error_Handler();
 8002372:	f000 fe39 	bl	8002fe8 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002376:	4b25      	ldr	r3, [pc, #148]	@ (800240c <HAL_FDCAN_MspInit+0x1bc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3301      	adds	r3, #1
 800237c:	4a23      	ldr	r2, [pc, #140]	@ (800240c <HAL_FDCAN_MspInit+0x1bc>)
 800237e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002380:	4b22      	ldr	r3, [pc, #136]	@ (800240c <HAL_FDCAN_MspInit+0x1bc>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d10e      	bne.n	80023a6 <HAL_FDCAN_MspInit+0x156>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002388:	4b21      	ldr	r3, [pc, #132]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 800238a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800238e:	4a20      	ldr	r2, [pc, #128]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 8002390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002394:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002398:	4b1d      	ldr	r3, [pc, #116]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 800239a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800239e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80023a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ac:	4a18      	ldr	r2, [pc, #96]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80023ae:	f043 0302 	orr.w	r3, r3, #2
 80023b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023b6:	4b16      	ldr	r3, [pc, #88]	@ (8002410 <HAL_FDCAN_MspInit+0x1c0>)
 80023b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 80023c4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80023c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023cc:	2302      	movs	r3, #2
 80023ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80023de:	2309      	movs	r3, #9
 80023e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023e8:	4619      	mov	r1, r3
 80023ea:	480c      	ldr	r0, [pc, #48]	@ (800241c <HAL_FDCAN_MspInit+0x1cc>)
 80023ec:	f009 fcf4 	bl	800bdd8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 6, 0);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2106      	movs	r1, #6
 80023f4:	2014      	movs	r0, #20
 80023f6:	f005 fcf5 	bl	8007de4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80023fa:	2014      	movs	r0, #20
 80023fc:	f005 fd0c 	bl	8007e18 <HAL_NVIC_EnableIRQ>
}
 8002400:	bf00      	nop
 8002402:	37e8      	adds	r7, #232	@ 0xe8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	4000a000 	.word	0x4000a000
 800240c:	240024d0 	.word	0x240024d0
 8002410:	58024400 	.word	0x58024400
 8002414:	58020000 	.word	0x58020000
 8002418:	4000a400 	.word	0x4000a400
 800241c:	58020400 	.word	0x58020400

08002420 <FDCAN_Init>:
// if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &tx_header, buf_can1_pid.u8) != HAL_OK) {
//     Error_Handler();
// }

void FDCAN_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
    // CAN1:  (0x100~0x10F)
    FDCAN_Config_RX_range(&hfdcan1, CAN1_RXID_DISP_START, CAN1_RXID_DISP_END);
 8002424:	f240 120f 	movw	r2, #271	@ 0x10f
 8002428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800242c:	480c      	ldr	r0, [pc, #48]	@ (8002460 <FDCAN_Init+0x40>)
 800242e:	f000 f81b 	bl	8002468 <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8002432:	480b      	ldr	r0, [pc, #44]	@ (8002460 <FDCAN_Init+0x40>)
 8002434:	f008 fe2f 	bl	800b096 <HAL_FDCAN_Start>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <FDCAN_Init+0x22>
    {
        Error_Handler();
 800243e:	f000 fdd3 	bl	8002fe8 <Error_Handler>
    }

    // CAN2:  (0x001~0x003)
    FDCAN_Config_RX_range(&hfdcan2, CAN2_RXID_PWR_START, CAN2_RXID_PWR_END);
 8002442:	2203      	movs	r2, #3
 8002444:	2101      	movs	r1, #1
 8002446:	4807      	ldr	r0, [pc, #28]	@ (8002464 <FDCAN_Init+0x44>)
 8002448:	f000 f80e 	bl	8002468 <FDCAN_Config_RX_range>
    if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 800244c:	4805      	ldr	r0, [pc, #20]	@ (8002464 <FDCAN_Init+0x44>)
 800244e:	f008 fe22 	bl	800b096 <HAL_FDCAN_Start>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <FDCAN_Init+0x3c>
    {
        Error_Handler();
 8002458:	f000 fdc6 	bl	8002fe8 <Error_Handler>
    }
}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}
 8002460:	24002390 	.word	0x24002390
 8002464:	24002430 	.word	0x24002430

08002468 <FDCAN_Config_RX_range>:
        Error_Handler();
    }
}

static void FDCAN_Config_RX_range(FDCAN_HandleTypeDef* hfdcan, uint32_t add_range1, uint32_t add_range2)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08e      	sub	sp, #56	@ 0x38
 800246c:	af02      	add	r7, sp, #8
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIndex = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 800247c:	2300      	movs	r3, #0
 800247e:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002480:	2301      	movs	r3, #1
 8002482:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterID1 = add_range1;
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterID2 = add_range2;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK)
 800248c:	f107 0310 	add.w	r3, r7, #16
 8002490:	4619      	mov	r1, r3
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f008 fd5c 	bl	800af50 <HAL_FDCAN_ConfigFilter>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <FDCAN_Config_RX_range+0x3a>
    {
        Error_Handler();
 800249e:	f000 fda3 	bl	8002fe8 <Error_Handler>
    }

    if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 80024a2:	2300      	movs	r3, #0
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	2300      	movs	r3, #0
 80024a8:	2202      	movs	r2, #2
 80024aa:	2102      	movs	r1, #2
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f008 fdc5 	bl	800b03c <HAL_FDCAN_ConfigGlobalFilter>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <FDCAN_Config_RX_range+0x54>
    {
        Error_Handler();
 80024b8:	f000 fd96 	bl	8002fe8 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80024bc:	2200      	movs	r2, #0
 80024be:	2101      	movs	r1, #1
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f008 ff7f 	bl	800b3c4 <HAL_FDCAN_ActivateNotification>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <FDCAN_Config_RX_range+0x68>
    {
        Error_Handler();
 80024cc:	f000 fd8c 	bl	8002fe8 <Error_Handler>
    }
}
 80024d0:	bf00      	nop
 80024d2:	3730      	adds	r7, #48	@ 0x30
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024e2:	b672      	cpsid	i
}
 80024e4:	bf00      	nop
    //     LED    
    // :      
    __disable_irq();
    while(1) {
        // LED    ()
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80024e6:	2104      	movs	r1, #4
 80024e8:	4806      	ldr	r0, [pc, #24]	@ (8002504 <vApplicationStackOverflowHook+0x2c>)
 80024ea:	f009 fe36 	bl	800c15a <HAL_GPIO_TogglePin>
        for(volatile uint32_t i = 0; i < 1000000; i++);
 80024ee:	2300      	movs	r3, #0
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	e002      	b.n	80024fa <vApplicationStackOverflowHook+0x22>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3301      	adds	r3, #1
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	4a02      	ldr	r2, [pc, #8]	@ (8002508 <vApplicationStackOverflowHook+0x30>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d9f8      	bls.n	80024f4 <vApplicationStackOverflowHook+0x1c>
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002502:	e7f0      	b.n	80024e6 <vApplicationStackOverflowHook+0xe>
 8002504:	58020c00 	.word	0x58020c00
 8002508:	000f423f 	.word	0x000f423f

0800250c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of sensorDataMutex */
  sensorDataMutexHandle = osMutexNew(&sensorDataMutex_attributes);
 8002510:	4825      	ldr	r0, [pc, #148]	@ (80025a8 <MX_FREERTOS_Init+0x9c>)
 8002512:	f013 fe9d 	bl	8016250 <osMutexNew>
 8002516:	4603      	mov	r3, r0
 8002518:	4a24      	ldr	r2, [pc, #144]	@ (80025ac <MX_FREERTOS_Init+0xa0>)
 800251a:	6013      	str	r3, [r2, #0]

  /* creation of smaChannelMutex */
  smaChannelMutexHandle = osMutexNew(&smaChannelMutex_attributes);
 800251c:	4824      	ldr	r0, [pc, #144]	@ (80025b0 <MX_FREERTOS_Init+0xa4>)
 800251e:	f013 fe97 	bl	8016250 <osMutexNew>
 8002522:	4603      	mov	r3, r0
 8002524:	4a23      	ldr	r2, [pc, #140]	@ (80025b4 <MX_FREERTOS_Init+0xa8>)
 8002526:	6013      	str	r3, [r2, #0]

  /* creation of uartTxMutex */
  uartTxMutexHandle = osMutexNew(&uartTxMutex_attributes);
 8002528:	4823      	ldr	r0, [pc, #140]	@ (80025b8 <MX_FREERTOS_Init+0xac>)
 800252a:	f013 fe91 	bl	8016250 <osMutexNew>
 800252e:	4603      	mov	r3, r0
 8002530:	4a22      	ldr	r2, [pc, #136]	@ (80025bc <MX_FREERTOS_Init+0xb0>)
 8002532:	6013      	str	r3, [r2, #0]

  /* creation of i2cMutex */
  i2cMutexHandle = osMutexNew(&i2cMutex_attributes);
 8002534:	4822      	ldr	r0, [pc, #136]	@ (80025c0 <MX_FREERTOS_Init+0xb4>)
 8002536:	f013 fe8b 	bl	8016250 <osMutexNew>
 800253a:	4603      	mov	r3, r0
 800253c:	4a21      	ldr	r2, [pc, #132]	@ (80025c4 <MX_FREERTOS_Init+0xb8>)
 800253e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of uartRxQueue */
  uartRxQueueHandle = osMessageQueueNew (512, 1, &uartRxQueue_attributes);
 8002540:	4a21      	ldr	r2, [pc, #132]	@ (80025c8 <MX_FREERTOS_Init+0xbc>)
 8002542:	2101      	movs	r1, #1
 8002544:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002548:	f013 ff90 	bl	801646c <osMessageQueueNew>
 800254c:	4603      	mov	r3, r0
 800254e:	4a1f      	ldr	r2, [pc, #124]	@ (80025cc <MX_FREERTOS_Init+0xc0>)
 8002550:	6013      	str	r3, [r2, #0]

  /* creation of cmdQueue */
  cmdQueueHandle = osMessageQueueNew (16, 128, &cmdQueue_attributes);
 8002552:	4a1f      	ldr	r2, [pc, #124]	@ (80025d0 <MX_FREERTOS_Init+0xc4>)
 8002554:	2180      	movs	r1, #128	@ 0x80
 8002556:	2010      	movs	r0, #16
 8002558:	f013 ff88 	bl	801646c <osMessageQueueNew>
 800255c:	4603      	mov	r3, r0
 800255e:	4a1d      	ldr	r2, [pc, #116]	@ (80025d4 <MX_FREERTOS_Init+0xc8>)
 8002560:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CommandTask */
  CommandTaskHandle = osThreadNew(StartCommandTask, NULL, &CommandTask_attributes);
 8002562:	4a1d      	ldr	r2, [pc, #116]	@ (80025d8 <MX_FREERTOS_Init+0xcc>)
 8002564:	2100      	movs	r1, #0
 8002566:	481d      	ldr	r0, [pc, #116]	@ (80025dc <MX_FREERTOS_Init+0xd0>)
 8002568:	f013 fdc4 	bl	80160f4 <osThreadNew>
 800256c:	4603      	mov	r3, r0
 800256e:	4a1c      	ldr	r2, [pc, #112]	@ (80025e0 <MX_FREERTOS_Init+0xd4>)
 8002570:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 8002572:	4a1c      	ldr	r2, [pc, #112]	@ (80025e4 <MX_FREERTOS_Init+0xd8>)
 8002574:	2100      	movs	r1, #0
 8002576:	481c      	ldr	r0, [pc, #112]	@ (80025e8 <MX_FREERTOS_Init+0xdc>)
 8002578:	f013 fdbc 	bl	80160f4 <osThreadNew>
 800257c:	4603      	mov	r3, r0
 800257e:	4a1b      	ldr	r2, [pc, #108]	@ (80025ec <MX_FREERTOS_Init+0xe0>)
 8002580:	6013      	str	r3, [r2, #0]

  /* creation of TelemetryTask */
  TelemetryTaskHandle = osThreadNew(StartTelemetryTask, NULL, &TelemetryTask_attributes);
 8002582:	4a1b      	ldr	r2, [pc, #108]	@ (80025f0 <MX_FREERTOS_Init+0xe4>)
 8002584:	2100      	movs	r1, #0
 8002586:	481b      	ldr	r0, [pc, #108]	@ (80025f4 <MX_FREERTOS_Init+0xe8>)
 8002588:	f013 fdb4 	bl	80160f4 <osThreadNew>
 800258c:	4603      	mov	r3, r0
 800258e:	4a1a      	ldr	r2, [pc, #104]	@ (80025f8 <MX_FREERTOS_Init+0xec>)
 8002590:	6013      	str	r3, [r2, #0]

  /* creation of NRF70_Task */
  NRF70_TaskHandle = osThreadNew(NRF70_TestTask, NULL, &NRF70_Task_attributes);
 8002592:	4a1a      	ldr	r2, [pc, #104]	@ (80025fc <MX_FREERTOS_Init+0xf0>)
 8002594:	2100      	movs	r1, #0
 8002596:	481a      	ldr	r0, [pc, #104]	@ (8002600 <MX_FREERTOS_Init+0xf4>)
 8002598:	f013 fdac 	bl	80160f4 <osThreadNew>
 800259c:	4603      	mov	r3, r0
 800259e:	4a19      	ldr	r2, [pc, #100]	@ (8002604 <MX_FREERTOS_Init+0xf8>)
 80025a0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	0801f368 	.word	0x0801f368
 80025ac:	24002570 	.word	0x24002570
 80025b0:	0801f378 	.word	0x0801f378
 80025b4:	24002574 	.word	0x24002574
 80025b8:	0801f388 	.word	0x0801f388
 80025bc:	24002578 	.word	0x24002578
 80025c0:	0801f398 	.word	0x0801f398
 80025c4:	2400257c 	.word	0x2400257c
 80025c8:	0801f338 	.word	0x0801f338
 80025cc:	24002568 	.word	0x24002568
 80025d0:	0801f350 	.word	0x0801f350
 80025d4:	2400256c 	.word	0x2400256c
 80025d8:	0801f2a8 	.word	0x0801f2a8
 80025dc:	08002609 	.word	0x08002609
 80025e0:	24002558 	.word	0x24002558
 80025e4:	0801f2cc 	.word	0x0801f2cc
 80025e8:	080026b9 	.word	0x080026b9
 80025ec:	2400255c 	.word	0x2400255c
 80025f0:	0801f2f0 	.word	0x0801f2f0
 80025f4:	08002781 	.word	0x08002781
 80025f8:	24002560 	.word	0x24002560
 80025fc:	0801f314 	.word	0x0801f314
 8002600:	080027a9 	.word	0x080027a9
 8002604:	24002564 	.word	0x24002564

08002608 <StartCommandTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCommandTask */
__weak void StartCommandTask(void *argument)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b0a8      	sub	sp, #160	@ 0xa0
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
    for(;;)
    {
        // uartRxQueue    ()
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 8002610:	4b23      	ldr	r3, [pc, #140]	@ (80026a0 <StartCommandTask+0x98>)
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	f107 019f 	add.w	r1, r7, #159	@ 0x9f
 8002618:	f04f 33ff 	mov.w	r3, #4294967295
 800261c:	2200      	movs	r2, #0
 800261e:	f013 fff9 	bl	8016614 <osMessageQueueGet>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d111      	bne.n	800264c <StartCommandTask+0x44>
        {
            // LED  ( -  )
            LED2_toggle;
 8002628:	4b1e      	ldr	r3, [pc, #120]	@ (80026a4 <StartCommandTask+0x9c>)
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	041b      	lsls	r3, r3, #16
 800262e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002632:	4b1c      	ldr	r3, [pc, #112]	@ (80026a4 <StartCommandTask+0x9c>)
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	43db      	mvns	r3, r3
 8002638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800263c:	4919      	ldr	r1, [pc, #100]	@ (80026a4 <StartCommandTask+0x9c>)
 800263e:	4313      	orrs	r3, r2
 8002640:	618b      	str	r3, [r1, #24]

            //   
            ProcessReceivedByte(rx_byte);
 8002642:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002646:	4618      	mov	r0, r3
 8002648:	f000 f8b6 	bl	80027b8 <ProcessReceivedByte>
        }

        // cmdQueue    ()
        if (osMessageQueueGet(cmdQueueHandle, cmd_string, NULL, 0) == osOK)
 800264c:	4b16      	ldr	r3, [pc, #88]	@ (80026a8 <StartCommandTask+0xa0>)
 800264e:	6818      	ldr	r0, [r3, #0]
 8002650:	f107 011c 	add.w	r1, r7, #28
 8002654:	2300      	movs	r3, #0
 8002656:	2200      	movs	r2, #0
 8002658:	f013 ffdc 	bl	8016614 <osMessageQueueGet>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1d6      	bne.n	8002610 <StartCommandTask+0x8>
        {
            //    
            ParsedCommand_t parsed_cmd;

            if (Comm_ParseCommand(cmd_string, &parsed_cmd) == 0)
 8002662:	f107 0208 	add.w	r2, r7, #8
 8002666:	f107 031c 	add.w	r3, r7, #28
 800266a:	4611      	mov	r1, r2
 800266c:	4618      	mov	r0, r3
 800266e:	f7fe fc57 	bl	8000f20 <Comm_ParseCommand>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10f      	bne.n	8002698 <StartCommandTask+0x90>
            {
                // [] Comm_ExecuteCommand  mutex 
                //  mutex  
                if (Comm_ExecuteCommand(&parsed_cmd) == 0) {
 8002678:	f107 0308 	add.w	r3, r7, #8
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe fe19 	bl	80012b4 <Comm_ExecuteCommand>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d103      	bne.n	8002690 <StartCommandTask+0x88>
                    Comm_SendResponse("OK\r\n");
 8002688:	4808      	ldr	r0, [pc, #32]	@ (80026ac <StartCommandTask+0xa4>)
 800268a:	f7fe ff83 	bl	8001594 <Comm_SendResponse>
 800268e:	e7bf      	b.n	8002610 <StartCommandTask+0x8>
                } else {
                    Comm_SendResponse("ERROR: Execution failed\r\n");
 8002690:	4807      	ldr	r0, [pc, #28]	@ (80026b0 <StartCommandTask+0xa8>)
 8002692:	f7fe ff7f 	bl	8001594 <Comm_SendResponse>
 8002696:	e7bb      	b.n	8002610 <StartCommandTask+0x8>
                }
            }
            else
            {
                Comm_SendResponse("ERROR: Invalid command\r\n");
 8002698:	4806      	ldr	r0, [pc, #24]	@ (80026b4 <StartCommandTask+0xac>)
 800269a:	f7fe ff7b 	bl	8001594 <Comm_SendResponse>
        if (osMessageQueueGet(uartRxQueueHandle, &rx_byte, NULL, osWaitForever) == osOK)
 800269e:	e7b7      	b.n	8002610 <StartCommandTask+0x8>
 80026a0:	24002568 	.word	0x24002568
 80026a4:	58020800 	.word	0x58020800
 80026a8:	2400256c 	.word	0x2400256c
 80026ac:	0801ecd8 	.word	0x0801ecd8
 80026b0:	0801ece0 	.word	0x0801ece0
 80026b4:	0801ecfc 	.word	0x0801ecfc

080026b8 <StartControlTask>:
* @param argument: Not used
* @note []      (PRD )
*/
/* USER CODE END Header_StartControlTask */
__weak void StartControlTask(void *argument)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControlTask */
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(CONTROL_TASK_PERIOD_MS);  // 10ms
 80026c0:	230a      	movs	r3, #10
 80026c2:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 80026c4:	f015 fc16 	bl	8017ef4 <xTaskGetTickCount>
 80026c8:	4603      	mov	r3, r0
 80026ca:	60bb      	str	r3, [r7, #8]

    /* Infinite loop */
    for(;;)
    {
        //  10ms   (vTaskDelayUntil )
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80026cc:	f107 0308 	add.w	r3, r7, #8
 80026d0:	68f9      	ldr	r1, [r7, #12]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f015 fa3c 	bl	8017b50 <vTaskDelayUntil>

        // LED1  (   )
        LED1_toggle;
 80026d8:	4b24      	ldr	r3, [pc, #144]	@ (800276c <StartControlTask+0xb4>)
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	041b      	lsls	r3, r3, #16
 80026de:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 80026e2:	4b22      	ldr	r3, [pc, #136]	@ (800276c <StartControlTask+0xb4>)
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	43db      	mvns	r3, r3
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	491f      	ldr	r1, [pc, #124]	@ (800276c <StartControlTask+0xb4>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	618b      	str	r3, [r1, #24]

        //   mutex    
        if (osMutexAcquire(sensorDataMutexHandle, 5) == osOK)
 80026f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <StartControlTask+0xb8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2105      	movs	r1, #5
 80026f8:	4618      	mov	r0, r3
 80026fa:	f013 fe2f 	bl	801635c <osMutexAcquire>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d104      	bne.n	800270e <StartControlTask+0x56>
        {
            //   ISR  
            //   
            osMutexRelease(sensorDataMutexHandle);
 8002704:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <StartControlTask+0xb8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f013 fe72 	bl	80163f2 <osMutexRelease>
        }

        // SMA  mutex    
        if (osMutexAcquire(smaChannelMutexHandle, 5) == osOK)
 800270e:	4b19      	ldr	r3, [pc, #100]	@ (8002774 <StartControlTask+0xbc>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2105      	movs	r1, #5
 8002714:	4618      	mov	r0, r3
 8002716:	f013 fe21 	bl	801635c <osMutexAcquire>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d106      	bne.n	800272e <StartControlTask+0x76>
        {
            // SMA    (PID + PWM)
            SMA_Update();
 8002720:	f001 fd7c 	bl	800421c <SMA_Update>

            osMutexRelease(smaChannelMutexHandle);
 8002724:	4b13      	ldr	r3, [pc, #76]	@ (8002774 <StartControlTask+0xbc>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f013 fe62 	bl	80163f2 <osMutexRelease>
        }

        static uint8_t fan_update_counter = 0;
        // I2C mutex     (100ms = 10  1)
        fan_update_counter++;
 800272e:	4b12      	ldr	r3, [pc, #72]	@ (8002778 <StartControlTask+0xc0>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	3301      	adds	r3, #1
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <StartControlTask+0xc0>)
 8002738:	701a      	strb	r2, [r3, #0]
        if (fan_update_counter >= 10)
 800273a:	4b0f      	ldr	r3, [pc, #60]	@ (8002778 <StartControlTask+0xc0>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b09      	cmp	r3, #9
 8002740:	d9c4      	bls.n	80026cc <StartControlTask+0x14>
        {
            fan_update_counter = 0;
 8002742:	4b0d      	ldr	r3, [pc, #52]	@ (8002778 <StartControlTask+0xc0>)
 8002744:	2200      	movs	r2, #0
 8002746:	701a      	strb	r2, [r3, #0]

			// I2C mutex    
			if (osMutexAcquire(i2cMutexHandle, 5) == osOK)
 8002748:	4b0c      	ldr	r3, [pc, #48]	@ (800277c <StartControlTask+0xc4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2105      	movs	r1, #5
 800274e:	4618      	mov	r0, r3
 8002750:	f013 fe04 	bl	801635c <osMutexAcquire>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1b8      	bne.n	80026cc <StartControlTask+0x14>
			{
				//    
				SMA_UpdateFans();
 800275a:	f001 fdcf 	bl	80042fc <SMA_UpdateFans>

				osMutexRelease(i2cMutexHandle);
 800275e:	4b07      	ldr	r3, [pc, #28]	@ (800277c <StartControlTask+0xc4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f013 fe45 	bl	80163f2 <osMutexRelease>
    {
 8002768:	e7b0      	b.n	80026cc <StartControlTask+0x14>
 800276a:	bf00      	nop
 800276c:	58020c00 	.word	0x58020c00
 8002770:	24002570 	.word	0x24002570
 8002774:	24002574 	.word	0x24002574
 8002778:	24002580 	.word	0x24002580
 800277c:	2400257c 	.word	0x2400257c

08002780 <StartTelemetryTask>:
* @param argument: Not used
* @note []    (PRD )
*/
/* USER CODE END Header_StartTelemetryTask */
__weak void StartTelemetryTask(void *argument)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetryTask */
    TickType_t xLastWakeTime;
    // []    
    const TickType_t xPeriod = pdMS_TO_TICKS(TELEMETRY_TASK_PERIOD_MS);  // 12ms (~80Hz)
 8002788:	230c      	movs	r3, #12
 800278a:	60fb      	str	r3, [r7, #12]

    //    (  )
    xLastWakeTime = xTaskGetTickCount();
 800278c:	f015 fbb2 	bl	8017ef4 <xTaskGetTickCount>
 8002790:	4603      	mov	r3, r0
 8002792:	60bb      	str	r3, [r7, #8]

    for(;;)
    {
        //  12ms  
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 8002794:	f107 0308 	add.w	r3, r7, #8
 8002798:	68f9      	ldr	r1, [r7, #12]
 800279a:	4618      	mov	r0, r3
 800279c:	f015 f9d8 	bl	8017b50 <vTaskDelayUntil>

        // []   
        // uartTxMutex Comm_SendTelemetry_Safe()  
        Comm_SendTelemetry_Safe();
 80027a0:	f7fe fb96 	bl	8000ed0 <Comm_SendTelemetry_Safe>
        vTaskDelayUntil(&xLastWakeTime, xPeriod);
 80027a4:	bf00      	nop
 80027a6:	e7f5      	b.n	8002794 <StartTelemetryTask+0x14>

080027a8 <NRF70_TestTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NRF70_TestTask */
void NRF70_TestTask(void *argument)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NRF70_TestTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80027b0:	2001      	movs	r0, #1
 80027b2:	f013 fd32 	bl	801621a <osDelay>
 80027b6:	e7fb      	b.n	80027b0 <NRF70_TestTask+0x8>

080027b8 <ProcessReceivedByte>:
/**
 * @brief UART    (  )
 * @param byte  
 */
static void ProcessReceivedByte(uint8_t byte)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	71fb      	strb	r3, [r7, #7]
    //     ('\r'  '\n')
    if (byte == '\r' || byte == '\n')
 80027c2:	79fb      	ldrb	r3, [r7, #7]
 80027c4:	2b0d      	cmp	r3, #13
 80027c6:	d002      	beq.n	80027ce <ProcessReceivedByte+0x16>
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	2b0a      	cmp	r3, #10
 80027cc:	d119      	bne.n	8002802 <ProcessReceivedByte+0x4a>
    {
        if (cmd_rx_index > 0)
 80027ce:	4b1b      	ldr	r3, [pc, #108]	@ (800283c <ProcessReceivedByte+0x84>)
 80027d0:	881b      	ldrh	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d02d      	beq.n	8002832 <ProcessReceivedByte+0x7a>
        {
            // Null terminator 
            cmd_rx_buffer[cmd_rx_index] = '\0';
 80027d6:	4b19      	ldr	r3, [pc, #100]	@ (800283c <ProcessReceivedByte+0x84>)
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	461a      	mov	r2, r3
 80027dc:	4b18      	ldr	r3, [pc, #96]	@ (8002840 <ProcessReceivedByte+0x88>)
 80027de:	2100      	movs	r1, #0
 80027e0:	5499      	strb	r1, [r3, r2]

            //   cmdQueue 
            osMessageQueuePut(cmdQueueHandle, cmd_rx_buffer, 0, 0);
 80027e2:	4b18      	ldr	r3, [pc, #96]	@ (8002844 <ProcessReceivedByte+0x8c>)
 80027e4:	6818      	ldr	r0, [r3, #0]
 80027e6:	2300      	movs	r3, #0
 80027e8:	2200      	movs	r2, #0
 80027ea:	4915      	ldr	r1, [pc, #84]	@ (8002840 <ProcessReceivedByte+0x88>)
 80027ec:	f013 feb2 	bl	8016554 <osMessageQueuePut>

            //  
            cmd_rx_index = 0;
 80027f0:	4b12      	ldr	r3, [pc, #72]	@ (800283c <ProcessReceivedByte+0x84>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	801a      	strh	r2, [r3, #0]
            memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 80027f6:	2280      	movs	r2, #128	@ 0x80
 80027f8:	2100      	movs	r1, #0
 80027fa:	4811      	ldr	r0, [pc, #68]	@ (8002840 <ProcessReceivedByte+0x88>)
 80027fc:	f018 fac0 	bl	801ad80 <memset>
        }
        return;
 8002800:	e017      	b.n	8002832 <ProcessReceivedByte+0x7a>
    }

    //   
    if (cmd_rx_index >= (CMD_BUFFER_SIZE - 1))
 8002802:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <ProcessReceivedByte+0x84>)
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	2b7e      	cmp	r3, #126	@ 0x7e
 8002808:	d908      	bls.n	800281c <ProcessReceivedByte+0x64>
    {
        cmd_rx_index = 0;
 800280a:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <ProcessReceivedByte+0x84>)
 800280c:	2200      	movs	r2, #0
 800280e:	801a      	strh	r2, [r3, #0]
        memset(cmd_rx_buffer, 0, sizeof(cmd_rx_buffer));
 8002810:	2280      	movs	r2, #128	@ 0x80
 8002812:	2100      	movs	r1, #0
 8002814:	480a      	ldr	r0, [pc, #40]	@ (8002840 <ProcessReceivedByte+0x88>)
 8002816:	f018 fab3 	bl	801ad80 <memset>
        return;
 800281a:	e00b      	b.n	8002834 <ProcessReceivedByte+0x7c>
    }

    //  
    cmd_rx_buffer[cmd_rx_index++] = (char)byte;
 800281c:	4b07      	ldr	r3, [pc, #28]	@ (800283c <ProcessReceivedByte+0x84>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	1c5a      	adds	r2, r3, #1
 8002822:	b291      	uxth	r1, r2
 8002824:	4a05      	ldr	r2, [pc, #20]	@ (800283c <ProcessReceivedByte+0x84>)
 8002826:	8011      	strh	r1, [r2, #0]
 8002828:	4619      	mov	r1, r3
 800282a:	4a05      	ldr	r2, [pc, #20]	@ (8002840 <ProcessReceivedByte+0x88>)
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	5453      	strb	r3, [r2, r1]
 8002830:	e000      	b.n	8002834 <ProcessReceivedByte+0x7c>
        return;
 8002832:	bf00      	nop
}
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	24002554 	.word	0x24002554
 8002840:	240024d4 	.word	0x240024d4
 8002844:	2400256c 	.word	0x2400256c

08002848 <RTOS_UART_RxCallback>:
/**
 * @brief UART     (ISR Context)
 * @param byte  
 */
void RTOS_UART_RxCallback(uint8_t byte)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	71fb      	strb	r3, [r7, #7]
    // ISR    (CMSIS-RTOS v2 API)
    //  0 = ISR  
    osMessageQueuePut(uartRxQueueHandle, &byte, 0, 0);
 8002852:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <RTOS_UART_RxCallback+0x20>)
 8002854:	6818      	ldr	r0, [r3, #0]
 8002856:	1df9      	adds	r1, r7, #7
 8002858:	2300      	movs	r3, #0
 800285a:	2200      	movs	r2, #0
 800285c:	f013 fe7a 	bl	8016554 <osMessageQueuePut>
}
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	24002568 	.word	0x24002568

0800286c <RTOS_ADC_ConvCpltCallback>:

/**
 * @brief ADC     (ISR Context)
 */
void RTOS_ADC_ConvCpltCallback(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
    //    (ISR   -  )
    extern volatile uint16_t buf_adc1[];
    Sensor_UpdateADC(buf_adc1);
 8002870:	4802      	ldr	r0, [pc, #8]	@ (800287c <RTOS_ADC_ConvCpltCallback+0x10>)
 8002872:	f001 f8a5 	bl	80039c0 <Sensor_UpdateADC>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_ADC_COMPLETE);
}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	240001dc 	.word	0x240001dc

08002880 <RTOS_FDCAN_RxCallback>:
 * @brief FDCAN    (ISR Context)
 * @param rx_header FDCAN 
 * @param rx_data  
 */
void RTOS_FDCAN_RxCallback(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
    //    (ISR  )
    Sensor_UpdateCAN(rx_header, rx_data);
 800288a:	6839      	ldr	r1, [r7, #0]
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 ff79 	bl	8003784 <Sensor_UpdateCAN>

    // ControlTask  ()
    // osThreadFlagsSet(ControlTaskHandle, NOTIFY_CAN_RX);
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
	...

0800289c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	@ 0x28
 80028a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a2:	f107 0314 	add.w	r3, r7, #20
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028b2:	4b6b      	ldr	r3, [pc, #428]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028b8:	4a69      	ldr	r2, [pc, #420]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028ba:	f043 0304 	orr.w	r3, r3, #4
 80028be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028c2:	4b67      	ldr	r3, [pc, #412]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028d0:	4b63      	ldr	r3, [pc, #396]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d6:	4a62      	ldr	r2, [pc, #392]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028e0:	4b5f      	ldr	r3, [pc, #380]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028f4:	4a5a      	ldr	r2, [pc, #360]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028fe:	4b58      	ldr	r3, [pc, #352]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 8002900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800290c:	4b54      	ldr	r3, [pc, #336]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 800290e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002912:	4a53      	ldr	r2, [pc, #332]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 8002914:	f043 0302 	orr.w	r3, r3, #2
 8002918:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800291c:	4b50      	ldr	r3, [pc, #320]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 800291e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	607b      	str	r3, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800292a:	4b4d      	ldr	r3, [pc, #308]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 800292c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002930:	4a4b      	ldr	r2, [pc, #300]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 8002932:	f043 0308 	orr.w	r3, r3, #8
 8002936:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800293a:	4b49      	ldr	r3, [pc, #292]	@ (8002a60 <MX_GPIO_Init+0x1c4>)
 800293c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002940:	f003 0308 	and.w	r3, r3, #8
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin|CAN1_DIR_Pin, GPIO_PIN_SET);
 8002948:	2201      	movs	r2, #1
 800294a:	f244 21c0 	movw	r1, #17088	@ 0x42c0
 800294e:	4845      	ldr	r0, [pc, #276]	@ (8002a64 <MX_GPIO_Init+0x1c8>)
 8002950:	f009 fbea 	bl	800c128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
 8002954:	2200      	movs	r2, #0
 8002956:	2120      	movs	r1, #32
 8002958:	4842      	ldr	r0, [pc, #264]	@ (8002a64 <MX_GPIO_Init+0x1c8>)
 800295a:	f009 fbe5 	bl	800c128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAN2_STB_Pin|CAN2_DIR_Pin, GPIO_PIN_SET);
 800295e:	2201      	movs	r2, #1
 8002960:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002964:	4840      	ldr	r0, [pc, #256]	@ (8002a68 <MX_GPIO_Init+0x1cc>)
 8002966:	f009 fbdf 	bl	800c128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin, GPIO_PIN_SET);
 800296a:	2201      	movs	r2, #1
 800296c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002970:	483e      	ldr	r0, [pc, #248]	@ (8002a6c <MX_GPIO_Init+0x1d0>)
 8002972:	f009 fbd9 	bl	800c128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002976:	2201      	movs	r2, #1
 8002978:	2104      	movs	r1, #4
 800297a:	483d      	ldr	r0, [pc, #244]	@ (8002a70 <MX_GPIO_Init+0x1d4>)
 800297c:	f009 fbd4 	bl	800c128 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin WM_BUCK_Pin CAN2_RESET_Pin CAN2_SYNC_Pin
                           CAN1_DIR_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WM_BUCK_Pin|CAN2_RESET_Pin|CAN2_SYNC_Pin
 8002980:	f244 23e0 	movw	r3, #17120	@ 0x42e0
 8002984:	617b      	str	r3, [r7, #20]
                          |CAN1_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002986:	2301      	movs	r3, #1
 8002988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298e:	2300      	movs	r3, #0
 8002990:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002992:	f107 0314 	add.w	r3, r7, #20
 8002996:	4619      	mov	r1, r3
 8002998:	4832      	ldr	r0, [pc, #200]	@ (8002a64 <MX_GPIO_Init+0x1c8>)
 800299a:	f009 fa1d 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_Pin */
  GPIO_InitStruct.Pin = ALERT_Pin;
 800299e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80029a4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80029a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	482b      	ldr	r0, [pc, #172]	@ (8002a64 <MX_GPIO_Init+0x1c8>)
 80029b6:	f009 fa0f 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 80029ba:	2320      	movs	r3, #32
 80029bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	4827      	ldr	r0, [pc, #156]	@ (8002a6c <MX_GPIO_Init+0x1d0>)
 80029d0:	f009 fa02 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WM_IRQ_Pin */
  GPIO_InitStruct.Pin = WM_IRQ_Pin;
 80029d4:	2310      	movs	r3, #16
 80029d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WM_IRQ_GPIO_Port, &GPIO_InitStruct);
 80029e2:	f107 0314 	add.w	r3, r7, #20
 80029e6:	4619      	mov	r1, r3
 80029e8:	481e      	ldr	r0, [pc, #120]	@ (8002a64 <MX_GPIO_Init+0x1c8>)
 80029ea:	f009 f9f5 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN2_STB_Pin CAN2_DIR_Pin */
  GPIO_InitStruct.Pin = CAN2_STB_Pin|CAN2_DIR_Pin;
 80029ee:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80029f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f4:	2301      	movs	r3, #1
 80029f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fc:	2300      	movs	r3, #0
 80029fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	4619      	mov	r1, r3
 8002a06:	4818      	ldr	r0, [pc, #96]	@ (8002a68 <MX_GPIO_Init+0x1cc>)
 8002a08:	f009 f9e6 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN1_SYNC_Pin CAN1_STB_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN1_SYNC_Pin|CAN1_STB_Pin;
 8002a0c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002a10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a12:	2301      	movs	r3, #1
 8002a14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a1e:	f107 0314 	add.w	r3, r7, #20
 8002a22:	4619      	mov	r1, r3
 8002a24:	4811      	ldr	r0, [pc, #68]	@ (8002a6c <MX_GPIO_Init+0x1d0>)
 8002a26:	f009 f9d7 	bl	800bdd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a36:	2300      	movs	r3, #0
 8002a38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002a3a:	f107 0314 	add.w	r3, r7, #20
 8002a3e:	4619      	mov	r1, r3
 8002a40:	480b      	ldr	r0, [pc, #44]	@ (8002a70 <MX_GPIO_Init+0x1d4>)
 8002a42:	f009 f9c9 	bl	800bdd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002a46:	2200      	movs	r2, #0
 8002a48:	2105      	movs	r1, #5
 8002a4a:	200a      	movs	r0, #10
 8002a4c:	f005 f9ca 	bl	8007de4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a50:	200a      	movs	r0, #10
 8002a52:	f005 f9e1 	bl	8007e18 <HAL_NVIC_EnableIRQ>

}
 8002a56:	bf00      	nop
 8002a58:	3728      	adds	r7, #40	@ 0x28
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	58024400 	.word	0x58024400
 8002a64:	58020800 	.word	0x58020800
 8002a68:	58020400 	.word	0x58020400
 8002a6c:	58020000 	.word	0x58020000
 8002a70:	58020c00 	.word	0x58020c00

08002a74 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002a78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8002aec <MX_I2C4_Init+0x78>)
 8002a7c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x80100780;
 8002a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a80:	4a1b      	ldr	r2, [pc, #108]	@ (8002af0 <MX_I2C4_Init+0x7c>)
 8002a82:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8002a84:	4b18      	ldr	r3, [pc, #96]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a8a:	4b17      	ldr	r3, [pc, #92]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a90:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8002a96:	4b14      	ldr	r3, [pc, #80]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002aa2:	4b11      	ldr	r3, [pc, #68]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002aae:	480e      	ldr	r0, [pc, #56]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002ab0:	f009 fb92 	bl	800c1d8 <HAL_I2C_Init>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8002aba:	f000 fa95 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002abe:	2100      	movs	r1, #0
 8002ac0:	4809      	ldr	r0, [pc, #36]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002ac2:	f00a f915 	bl	800ccf0 <HAL_I2CEx_ConfigAnalogFilter>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002acc:	f000 fa8c 	bl	8002fe8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	4805      	ldr	r0, [pc, #20]	@ (8002ae8 <MX_I2C4_Init+0x74>)
 8002ad4:	f00a f957 	bl	800cd86 <HAL_I2CEx_ConfigDigitalFilter>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002ade:	f000 fa83 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002ae2:	bf00      	nop
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	24002584 	.word	0x24002584
 8002aec:	58001c00 	.word	0x58001c00
 8002af0:	80100780 	.word	0x80100780

08002af4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b0b8      	sub	sp, #224	@ 0xe0
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002afc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	605a      	str	r2, [r3, #4]
 8002b06:	609a      	str	r2, [r3, #8]
 8002b08:	60da      	str	r2, [r3, #12]
 8002b0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b0c:	f107 0310 	add.w	r3, r7, #16
 8002b10:	22b8      	movs	r2, #184	@ 0xb8
 8002b12:	2100      	movs	r1, #0
 8002b14:	4618      	mov	r0, r3
 8002b16:	f018 f933 	bl	801ad80 <memset>
  if(i2cHandle->Instance==I2C4)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a27      	ldr	r2, [pc, #156]	@ (8002bbc <HAL_I2C_MspInit+0xc8>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d146      	bne.n	8002bb2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002b24:	f04f 0210 	mov.w	r2, #16
 8002b28:	f04f 0300 	mov.w	r3, #0
 8002b2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8002b30:	2300      	movs	r3, #0
 8002b32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b36:	f107 0310 	add.w	r3, r7, #16
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f00c fd2c 	bl	800f598 <HAL_RCCEx_PeriphCLKConfig>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002b46:	f000 fa4f 	bl	8002fe8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc0 <HAL_I2C_MspInit+0xcc>)
 8002b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b50:	4a1b      	ldr	r2, [pc, #108]	@ (8002bc0 <HAL_I2C_MspInit+0xcc>)
 8002b52:	f043 0302 	orr.w	r3, r3, #2
 8002b56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b5a:	4b19      	ldr	r3, [pc, #100]	@ (8002bc0 <HAL_I2C_MspInit+0xcc>)
 8002b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB8     ------> I2C4_SCL
    PB9     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b70:	2312      	movs	r3, #18
 8002b72:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C4;
 8002b82:	2306      	movs	r3, #6
 8002b84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b88:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	480d      	ldr	r0, [pc, #52]	@ (8002bc4 <HAL_I2C_MspInit+0xd0>)
 8002b90:	f009 f922 	bl	800bdd8 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002b94:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc0 <HAL_I2C_MspInit+0xcc>)
 8002b96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002b9a:	4a09      	ldr	r2, [pc, #36]	@ (8002bc0 <HAL_I2C_MspInit+0xcc>)
 8002b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ba0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002ba4:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <HAL_I2C_MspInit+0xcc>)
 8002ba6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8002bb2:	bf00      	nop
 8002bb4:	37e0      	adds	r7, #224	@ 0xe0
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	58001c00 	.word	0x58001c00
 8002bc0:	58024400 	.word	0x58024400
 8002bc4:	58020400 	.word	0x58020400

08002bc8 <HAL_FDCAN_RxFifo0Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08e      	sub	sp, #56	@ 0x38
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
	LED2_toggle;
 8002bd2:	4b16      	ldr	r3, [pc, #88]	@ (8002c2c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	041b      	lsls	r3, r3, #16
 8002bd8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002bdc:	4b13      	ldr	r3, [pc, #76]	@ (8002c2c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	43db      	mvns	r3, r3
 8002be2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002be6:	4911      	ldr	r1, [pc, #68]	@ (8002c2c <HAL_FDCAN_RxFifo0Callback+0x64>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	618b      	str	r3, [r1, #24]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) == RESET)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d016      	beq.n	8002c24 <HAL_FDCAN_RxFifo0Callback+0x5c>
    }

    /* Retrieve Rx messages from RX FIFO0 */
	FDCAN_RxHeaderTypeDef rx_header;
	uint8_t rx_data[8];
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_data) != HAL_OK)
 8002bf6:	f107 0308 	add.w	r3, r7, #8
 8002bfa:	f107 0210 	add.w	r2, r7, #16
 8002bfe:	2140      	movs	r1, #64	@ 0x40
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f008 fa73 	bl	800b0ec <HAL_FDCAN_GetRxMessage>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d002      	beq.n	8002c12 <HAL_FDCAN_RxFifo0Callback+0x4a>
    {
        Error_Handler();
 8002c0c:	f000 f9ec 	bl	8002fe8 <Error_Handler>
        return;
 8002c10:	e009      	b.n	8002c26 <HAL_FDCAN_RxFifo0Callback+0x5e>
    }
    //force sensor update
    //Sensor_UpdateCAN(&rx_header, rx_data);
    RTOS_FDCAN_RxCallback(&rx_header, rx_data);
 8002c12:	f107 0208 	add.w	r2, r7, #8
 8002c16:	f107 0310 	add.w	r3, r7, #16
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff fe2f 	bl	8002880 <RTOS_FDCAN_RxCallback>
 8002c22:	e000      	b.n	8002c26 <HAL_FDCAN_RxFifo0Callback+0x5e>
        return;
 8002c24:	bf00      	nop
}
 8002c26:	3738      	adds	r7, #56	@ 0x38
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	58020800 	.word	0x58020800

08002c30 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a04      	ldr	r2, [pc, #16]	@ (8002c50 <HAL_ADC_ConvCpltCallback+0x20>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_ConvCpltCallback+0x16>
	{
		//LED1_toggle;
		//Sensor_UpdateADC(buf_adc1);
		RTOS_ADC_ConvCpltCallback();
 8002c42:	f7ff fe13 	bl	800286c <RTOS_ADC_ConvCpltCallback>
    }
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40022000 	.word	0x40022000

08002c54 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0f      	ldr	r2, [pc, #60]	@ (8002ca0 <HAL_UART_RxCpltCallback+0x4c>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d117      	bne.n	8002c96 <HAL_UART_RxCpltCallback+0x42>

    	RTOS_UART_RxCallback(uart_rx_byte);
 8002c66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <HAL_UART_RxCpltCallback+0x50>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fdec 	bl	8002848 <RTOS_UART_RxCallback>

        //     
        //Comm_RxByteCallback(uart_rx_byte);

        //     - CRITICAL for continuous reception
        HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c70:	2201      	movs	r2, #1
 8002c72:	490c      	ldr	r1, [pc, #48]	@ (8002ca4 <HAL_UART_RxCpltCallback+0x50>)
 8002c74:	480c      	ldr	r0, [pc, #48]	@ (8002ca8 <HAL_UART_RxCpltCallback+0x54>)
 8002c76:	f010 fd3f 	bl	80136f8 <HAL_UART_Receive_IT>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK) {
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d008      	beq.n	8002c96 <HAL_UART_RxCpltCallback+0x42>
            // If re-arming fails, force UART state reset and retry
            huart3.RxState = HAL_UART_STATE_READY;
 8002c84:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <HAL_UART_RxCpltCallback+0x54>)
 8002c86:	2220      	movs	r2, #32
 8002c88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	4905      	ldr	r1, [pc, #20]	@ (8002ca4 <HAL_UART_RxCpltCallback+0x50>)
 8002c90:	4805      	ldr	r0, [pc, #20]	@ (8002ca8 <HAL_UART_RxCpltCallback+0x54>)
 8002c92:	f010 fd31 	bl	80136f8 <HAL_UART_Receive_IT>
        }
    }
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40004800 	.word	0x40004800
 8002ca4:	24002728 	.word	0x24002728
 8002ca8:	24002c60 	.word	0x24002c60

08002cac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b088      	sub	sp, #32
 8002cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002cb2:	f000 f95b 	bl	8002f6c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cb6:	f002 fef7 	bl	8005aa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cba:	f000 f8e9 	bl	8002e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cbe:	f7ff fded 	bl	800289c <MX_GPIO_Init>
  MX_DMA_Init();
 8002cc2:	f7fe ff65 	bl	8001b90 <MX_DMA_Init>
  MX_ADC1_Init();
 8002cc6:	f7fd ff15 	bl	8000af4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8002cca:	f7ff f9f7 	bl	80020bc <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8002cce:	f7ff fa5b 	bl	8002188 <MX_FDCAN2_Init>
  MX_I2C4_Init();
 8002cd2:	f7ff fecf 	bl	8002a74 <MX_I2C4_Init>
  MX_TIM2_Init();
 8002cd6:	f002 f9c5 	bl	8005064 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002cda:	f002 fa43 	bl	8005164 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002cde:	f002 fac3 	bl	8005268 <MX_TIM4_Init>
  MX_TIM15_Init();
 8002ce2:	f002 fbe7 	bl	80054b4 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002ce6:	f002 fdf5 	bl	80058d4 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8002cea:	f002 fb3f 	bl	800536c <MX_TIM5_Init>
  MX_TIM8_Init();
 8002cee:	f002 fb8d 	bl	800540c <MX_TIM8_Init>
  MX_OCTOSPI1_Init();
 8002cf2:	f000 fbd1 	bl	8003498 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  // nRF7002 (WM02C)  
  printf("\r\n\r\n*** Starting nRF7002 Communication Test ***\r\n");
 8002cf6:	4852      	ldr	r0, [pc, #328]	@ (8002e40 <main+0x194>)
 8002cf8:	f017 fde4 	bl	801a8c4 <puts>

  //   
  if (NRF70_Test_Init(&hospi1) != HAL_OK) {
 8002cfc:	4851      	ldr	r0, [pc, #324]	@ (8002e44 <main+0x198>)
 8002cfe:	f000 f979 	bl	8002ff4 <NRF70_Test_Init>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <main+0x64>
      printf("ERROR: NRF70_Test_Init failed!\r\n");
 8002d08:	484f      	ldr	r0, [pc, #316]	@ (8002e48 <main+0x19c>)
 8002d0a:	f017 fddb 	bl	801a8c4 <puts>
 8002d0e:	e013      	b.n	8002d38 <main+0x8c>
  } else {
      //   
      NRF70_TestResult_t test_result;
      bool all_passed = NRF70_RunFullTest(&test_result);
 8002d10:	1d3b      	adds	r3, r7, #4
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f9dc 	bl	80030d0 <NRF70_RunFullTest>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	77fb      	strb	r3, [r7, #31]

      //  
      NRF70_PrintTestResult(&test_result);
 8002d1c:	1d3b      	adds	r3, r7, #4
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fa64 	bl	80031ec <NRF70_PrintTestResult>

      if (all_passed) {
 8002d24:	7ffb      	ldrb	r3, [r7, #31]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <main+0x86>
          printf("\r\n*** nRF7002 Ready for Wi-Fi Driver Porting! ***\r\n");
 8002d2a:	4848      	ldr	r0, [pc, #288]	@ (8002e4c <main+0x1a0>)
 8002d2c:	f017 fdca 	bl	801a8c4 <puts>
 8002d30:	e002      	b.n	8002d38 <main+0x8c>
      } else {
          printf("\r\n*** Check hardware connections ***\r\n");
 8002d32:	4847      	ldr	r0, [pc, #284]	@ (8002e50 <main+0x1a4>)
 8002d34:	f017 fdc6 	bl	801a8c4 <puts>
      }
  }

  printf("\r\n");
 8002d38:	4846      	ldr	r0, [pc, #280]	@ (8002e54 <main+0x1a8>)
 8002d3a:	f017 fdc3 	bl	801a8c4 <puts>


  setbuf(stdin, NULL);
 8002d3e:	4b46      	ldr	r3, [pc, #280]	@ (8002e58 <main+0x1ac>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2100      	movs	r1, #0
 8002d46:	4618      	mov	r0, r3
 8002d48:	f017 fdc4 	bl	801a8d4 <setbuf>
  RegisterErrorCallback(MyErrorCallback);
 8002d4c:	4843      	ldr	r0, [pc, #268]	@ (8002e5c <main+0x1b0>)
 8002d4e:	f7fe fe73 	bl	8001a38 <RegisterErrorCallback>
//RegisterErrorCallback(MyErrorCallback_Msg);
//RegisterErrorCallback(MyErrorCallback_Code_Msg);
  LogFifo_Init();
 8002d52:	f7fe febd 	bl	8001ad0 <LogFifo_Init>
  DWT_Init();
 8002d56:	f7fe fe1b 	bl	8001990 <DWT_Init>

  Sensor_Init();
 8002d5a:	f000 fccb 	bl	80036f4 <Sensor_Init>

  GPIO_WRITE_0(CAN2_STB_GPIO_Port, CAN2_STB_Pin);
 8002d5e:	4b40      	ldr	r3, [pc, #256]	@ (8002e60 <main+0x1b4>)
 8002d60:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002d64:	619a      	str	r2, [r3, #24]
  FDCAN_Init();
 8002d66:	f7ff fb5b 	bl	8002420 <FDCAN_Init>
  HAL_Delay(200);
 8002d6a:	20c8      	movs	r0, #200	@ 0xc8
 8002d6c:	f002 fef8 	bl	8005b60 <HAL_Delay>

  HAL_ADCEx_LinearCalibration_FactorLoad(&hadc1);
 8002d70:	483c      	ldr	r0, [pc, #240]	@ (8002e64 <main+0x1b8>)
 8002d72:	f004 fe55 	bl	8007a20 <HAL_ADCEx_LinearCalibration_FactorLoad>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002d76:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	4839      	ldr	r0, [pc, #228]	@ (8002e64 <main+0x1b8>)
 8002d7e:	f004 fd2f 	bl	80077e0 <HAL_ADCEx_Calibration_Start>
  HAL_Delay(10);
 8002d82:	200a      	movs	r0, #10
 8002d84:	f002 feec 	bl	8005b60 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)buf_adc1, 6);
 8002d88:	2206      	movs	r2, #6
 8002d8a:	4937      	ldr	r1, [pc, #220]	@ (8002e68 <main+0x1bc>)
 8002d8c:	4835      	ldr	r0, [pc, #212]	@ (8002e64 <main+0x1b8>)
 8002d8e:	f003 fc3f 	bl	8006610 <HAL_ADC_Start_DMA>

  uint32_t target_hz = 100u;
 8002d92:	2364      	movs	r3, #100	@ 0x64
 8002d94:	61bb      	str	r3, [r7, #24]
  emc_profile_t profile = EMC_PROFILE_POWER_GATING;
 8002d96:	2301      	movs	r3, #1
 8002d98:	75fb      	strb	r3, [r7, #23]
//emc_profile_t profile = EMC_PROFILE_4WIRE_FAN;
  Fans6_Init(profile, target_hz);
 8002d9a:	7dfb      	ldrb	r3, [r7, #23]
 8002d9c:	69b9      	ldr	r1, [r7, #24]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff f948 	bl	8002034 <Fans6_Init>
//Fan6_SetDuty(1u, 10.0f);

//HAL_TIM_Base_Start(&htim8);
  HAL_TIM_Base_Start_IT(&htim8);
 8002da4:	4831      	ldr	r0, [pc, #196]	@ (8002e6c <main+0x1c0>)
 8002da6:	f00f f835 	bl	8011e14 <HAL_TIM_Base_Start_IT>

  // SMA    ( : 10ms)
  SMA_Init(10);
 8002daa:	200a      	movs	r0, #10
 8002dac:	f001 f88c 	bl	8003ec8 <SMA_Init>

  // USART   
  Comm_Init(&huart3);
 8002db0:	482f      	ldr	r0, [pc, #188]	@ (8002e70 <main+0x1c4>)
 8002db2:	f7fe f83f 	bl	8000e34 <Comm_Init>

  // UART    ( )
  HAL_UART_Receive_IT(&huart3, &uart_rx_byte, 1);
 8002db6:	2201      	movs	r2, #1
 8002db8:	492e      	ldr	r1, [pc, #184]	@ (8002e74 <main+0x1c8>)
 8002dba:	482d      	ldr	r0, [pc, #180]	@ (8002e70 <main+0x1c4>)
 8002dbc:	f010 fc9c 	bl	80136f8 <HAL_UART_Receive_IT>

  system.state_level = SYSTEM_GO;
 8002dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8002e78 <main+0x1cc>)
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	701a      	strb	r2, [r3, #0]
  LED1_on;
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e7c <main+0x1d0>)
 8002dc8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002dcc:	619a      	str	r2, [r3, #24]

  // Send startup message via UART (proves TX works)
  const char *startup_msg = "\r\n=== SYSTEM READY - Commands enabled ===\r\n";
 8002dce:	4b2c      	ldr	r3, [pc, #176]	@ (8002e80 <main+0x1d4>)
 8002dd0:	613b      	str	r3, [r7, #16]
  HAL_UART_Transmit(&huart3, (uint8_t*)startup_msg, strlen(startup_msg), 100);
 8002dd2:	6938      	ldr	r0, [r7, #16]
 8002dd4:	f7fd fafc 	bl	80003d0 <strlen>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	2364      	movs	r3, #100	@ 0x64
 8002dde:	6939      	ldr	r1, [r7, #16]
 8002de0:	4823      	ldr	r0, [pc, #140]	@ (8002e70 <main+0x1c4>)
 8002de2:	f010 fb33 	bl	801344c <HAL_UART_Transmit>
  SMA_SetPIDGains(CH_BICEPS_R, 2.5f, 0.3f, 0.05f);
#endif

  //     (CH4, CH5 -  L/R)
#if CH4_ENABLE
  SMA_SetMode(CH_WAIST_L, SMA_MODE_TEMP_CONTROL);
 8002de6:	2102      	movs	r1, #2
 8002de8:	2004      	movs	r0, #4
 8002dea:	f001 f88f 	bl	8003f0c <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_L, 20.0f);  //    20C
 8002dee:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002df2:	2004      	movs	r0, #4
 8002df4:	f001 f936 	bl	8004064 <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_L, 2.5f, 0.2f, 0.05f);
 8002df8:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 8002e84 <main+0x1d8>
 8002dfc:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8002e88 <main+0x1dc>
 8002e00:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002e04:	2004      	movs	r0, #4
 8002e06:	f001 f9cd 	bl	80041a4 <SMA_SetPIDGains>
#endif

#if CH5_ENABLE
  SMA_SetMode(CH_WAIST_R, SMA_MODE_TEMP_CONTROL);
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	2005      	movs	r0, #5
 8002e0e:	f001 f87d 	bl	8003f0c <SMA_SetMode>
  SMA_SetTargetTemp(CH_WAIST_R, 20.0f);  //    20C
 8002e12:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002e16:	2005      	movs	r0, #5
 8002e18:	f001 f924 	bl	8004064 <SMA_SetTargetTemp>
  SMA_SetPIDGains(CH_WAIST_R, 2.5f, 0.3f, 0.05f);
 8002e1c:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 8002e84 <main+0x1d8>
 8002e20:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8002e8c <main+0x1e0>
 8002e24:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 8002e28:	2005      	movs	r0, #5
 8002e2a:	f001 f9bb 	bl	80041a4 <SMA_SetPIDGains>
  // SMA_SetPIDGains(2, 3.0f, 0.05f, 0.3f);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002e2e:	f013 f917 	bl	8016060 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002e32:	f7ff fb6b 	bl	800250c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002e36:	f013 f937 	bl	80160a8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e3a:	bf00      	nop
 8002e3c:	e7fd      	b.n	8002e3a <main+0x18e>
 8002e3e:	bf00      	nop
 8002e40:	0801ed18 	.word	0x0801ed18
 8002e44:	24002730 	.word	0x24002730
 8002e48:	0801ed4c 	.word	0x0801ed4c
 8002e4c:	0801ed6c 	.word	0x0801ed6c
 8002e50:	0801eda0 	.word	0x0801eda0
 8002e54:	0801edc8 	.word	0x0801edc8
 8002e58:	24000020 	.word	0x24000020
 8002e5c:	08001a9d 	.word	0x08001a9d
 8002e60:	58020400 	.word	0x58020400
 8002e64:	24000204 	.word	0x24000204
 8002e68:	240001dc 	.word	0x240001dc
 8002e6c:	24002bc8 	.word	0x24002bc8
 8002e70:	24002c60 	.word	0x24002c60
 8002e74:	24002728 	.word	0x24002728
 8002e78:	240025d8 	.word	0x240025d8
 8002e7c:	58020c00 	.word	0x58020c00
 8002e80:	0801edcc 	.word	0x0801edcc
 8002e84:	3d4ccccd 	.word	0x3d4ccccd
 8002e88:	3e4ccccd 	.word	0x3e4ccccd
 8002e8c:	3e99999a 	.word	0x3e99999a

08002e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b09c      	sub	sp, #112	@ 0x70
 8002e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e9a:	224c      	movs	r2, #76	@ 0x4c
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f017 ff6e 	bl	801ad80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ea4:	1d3b      	adds	r3, r7, #4
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f017 ff68 	bl	801ad80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8002eb0:	2004      	movs	r0, #4
 8002eb2:	f00b fb6f 	bl	800e594 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	603b      	str	r3, [r7, #0]
 8002eba:	4b2b      	ldr	r3, [pc, #172]	@ (8002f68 <SystemClock_Config+0xd8>)
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	4a2a      	ldr	r2, [pc, #168]	@ (8002f68 <SystemClock_Config+0xd8>)
 8002ec0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ec4:	6193      	str	r3, [r2, #24]
 8002ec6:	4b28      	ldr	r3, [pc, #160]	@ (8002f68 <SystemClock_Config+0xd8>)
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002ed2:	bf00      	nop
 8002ed4:	4b24      	ldr	r3, [pc, #144]	@ (8002f68 <SystemClock_Config+0xd8>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002edc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ee0:	d1f8      	bne.n	8002ed4 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ee6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002eea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002eec:	2302      	movs	r3, #2
 8002eee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 8002ef8:	233e      	movs	r3, #62	@ 0x3e
 8002efa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002efc:	2301      	movs	r3, #1
 8002efe:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f00:	2304      	movs	r3, #4
 8002f02:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f04:	2302      	movs	r3, #2
 8002f06:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002f08:	230c      	movs	r3, #12
 8002f0a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8002f10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f14:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f00b fb94 	bl	800e648 <HAL_RCC_OscConfig>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002f26:	f000 f85f 	bl	8002fe8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f2a:	233f      	movs	r3, #63	@ 0x3f
 8002f2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002f36:	2308      	movs	r3, #8
 8002f38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002f3a:	2340      	movs	r3, #64	@ 0x40
 8002f3c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002f3e:	2340      	movs	r3, #64	@ 0x40
 8002f40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002f42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f46:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002f48:	2340      	movs	r3, #64	@ 0x40
 8002f4a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002f4c:	1d3b      	adds	r3, r7, #4
 8002f4e:	2103      	movs	r1, #3
 8002f50:	4618      	mov	r0, r3
 8002f52:	f00b ff53 	bl	800edfc <HAL_RCC_ClockConfig>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002f5c:	f000 f844 	bl	8002fe8 <Error_Handler>
  }
}
 8002f60:	bf00      	nop
 8002f62:	3770      	adds	r7, #112	@ 0x70
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	58024800 	.word	0x58024800

08002f6c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002f72:	463b      	mov	r3, r7
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002f7e:	f004 ff59 	bl	8007e34 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002f82:	2301      	movs	r3, #1
 8002f84:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002f8e:	231f      	movs	r3, #31
 8002f90:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002f92:	2387      	movs	r3, #135	@ 0x87
 8002f94:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002f96:	2300      	movs	r3, #0
 8002f98:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002fae:	463b      	mov	r3, r7
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f004 ff77 	bl	8007ea4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002fb6:	2004      	movs	r0, #4
 8002fb8:	f004 ff54 	bl	8007e64 <HAL_MPU_Enable>

}
 8002fbc:	bf00      	nop
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
//    if (telem_counter >= 5) {
//        telem_counter = 0;
//    }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a04      	ldr	r2, [pc, #16]	@ (8002fe4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d101      	bne.n	8002fda <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002fd6:	f002 fda3 	bl	8005b20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40001000 	.word	0x40001000

08002fe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fec:	b672      	cpsid	i
}
 8002fee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ff0:	bf00      	nop
 8002ff2:	e7fd      	b.n	8002ff0 <Error_Handler+0x8>

08002ff4 <NRF70_Test_Init>:
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len);

/* ========== Public Functions ========== */

HAL_StatusTypeDef NRF70_Test_Init(OSPI_HandleTypeDef *hospi)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
    if (hospi == NULL) {
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <NRF70_Test_Init+0x12>
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e003      	b.n	800300e <NRF70_Test_Init+0x1a>
    }

    nrf70_hospi = hospi;
 8003006:	4a05      	ldr	r2, [pc, #20]	@ (800301c <NRF70_Test_Init+0x28>)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6013      	str	r3, [r2, #0]

    // OCTOSPI  MX_OCTOSPI1_Init() 
    //     

    return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	2400272c 	.word	0x2400272c

08003020 <NRF70_PowerOn>:

void NRF70_PowerOn(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
    // PC5 = WM_BUCK -> HIGH   
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_SET);
 8003024:	2201      	movs	r2, #1
 8003026:	2120      	movs	r1, #32
 8003028:	4803      	ldr	r0, [pc, #12]	@ (8003038 <NRF70_PowerOn+0x18>)
 800302a:	f009 f87d 	bl	800c128 <HAL_GPIO_WritePin>

    //    ( 10ms,  50ms)
    HAL_Delay(50);
 800302e:	2032      	movs	r0, #50	@ 0x32
 8003030:	f002 fd96 	bl	8005b60 <HAL_Delay>
}
 8003034:	bf00      	nop
 8003036:	bd80      	pop	{r7, pc}
 8003038:	58020800 	.word	0x58020800

0800303c <NRF70_ReadSR0>:
{
	HAL_GPIO_WritePin(WM_BUCK_GPIO_Port, WM_BUCK_Pin, GPIO_PIN_RESET);
}

HAL_StatusTypeDef NRF70_ReadSR0(uint8_t *value)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <NRF70_ReadSR0+0x12>
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e005      	b.n	800305a <NRF70_ReadSR0+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR0, value, 1);
 800304e:	2201      	movs	r2, #1
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	2005      	movs	r0, #5
 8003054:	f000 f960 	bl	8003318 <NRF70_SendCommand>
 8003058:	4603      	mov	r3, r0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <NRF70_ReadSR1>:

HAL_StatusTypeDef NRF70_ReadSR1(uint8_t *value)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b082      	sub	sp, #8
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <NRF70_ReadSR1+0x12>
        return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e005      	b.n	8003080 <NRF70_ReadSR1+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR1, value, 1);
 8003074:	2201      	movs	r2, #1
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	201f      	movs	r0, #31
 800307a:	f000 f94d 	bl	8003318 <NRF70_SendCommand>
 800307e:	4603      	mov	r3, r0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3708      	adds	r7, #8
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <NRF70_ReadSR2>:

HAL_StatusTypeDef NRF70_ReadSR2(uint8_t *value)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
    if (value == NULL) {
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <NRF70_ReadSR2+0x12>
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e005      	b.n	80030a6 <NRF70_ReadSR2+0x1e>
    }
    return NRF70_SendCommand(NRF70_CMD_RDSR2, value, 1);
 800309a:	2201      	movs	r2, #1
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	202f      	movs	r0, #47	@ 0x2f
 80030a0:	f000 f93a 	bl	8003318 <NRF70_SendCommand>
 80030a4:	4603      	mov	r3, r0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <NRF70_WriteSR2>:

HAL_StatusTypeDef NRF70_WriteSR2(uint8_t value)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	4603      	mov	r3, r0
 80030b6:	71fb      	strb	r3, [r7, #7]
    return NRF70_WriteCommand(NRF70_CMD_WRSR2, &value, 1);
 80030b8:	1dfb      	adds	r3, r7, #7
 80030ba:	2201      	movs	r2, #1
 80030bc:	4619      	mov	r1, r3
 80030be:	203f      	movs	r0, #63	@ 0x3f
 80030c0:	f000 f98a 	bl	80033d8 <NRF70_WriteCommand>
 80030c4:	4603      	mov	r3, r0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <NRF70_RunFullTest>:

bool NRF70_RunFullTest(NRF70_TestResult_t *result)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <NRF70_RunFullTest+0x12>
        return false;
 80030de:	2300      	movs	r3, #0
 80030e0:	e07e      	b.n	80031e0 <NRF70_RunFullTest+0x110>
    }

    //  
    memset(result, 0, sizeof(NRF70_TestResult_t));
 80030e2:	220c      	movs	r2, #12
 80030e4:	2100      	movs	r1, #0
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f017 fe4a 	bl	801ad80 <memset>

    // QSPI  
    if (nrf70_hospi == NULL) {
 80030ec:	4b3e      	ldr	r3, [pc, #248]	@ (80031e8 <NRF70_RunFullTest+0x118>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d104      	bne.n	80030fe <NRF70_RunFullTest+0x2e>
        result->qspi_init_ok = false;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	701a      	strb	r2, [r3, #0]
        return false;
 80030fa:	2300      	movs	r3, #0
 80030fc:	e070      	b.n	80031e0 <NRF70_RunFullTest+0x110>
    }
    result->qspi_init_ok = true;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	701a      	strb	r2, [r3, #0]

    //  
    NRF70_PowerOn();
 8003104:	f7ff ff8c 	bl	8003020 <NRF70_PowerOn>

    // Test 1: RDSR0 
    HAL_StatusTypeDef status = NRF70_ReadSR0(&result->rdsr0_value);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3305      	adds	r3, #5
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff95 	bl	800303c <NRF70_ReadSR0>
 8003112:	4603      	mov	r3, r0
 8003114:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d106      	bne.n	800312a <NRF70_RunFullTest+0x5a>
        result->rdsr0_ok = true;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	705a      	strb	r2, [r3, #1]
        // 0xFF 0x00    
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	795b      	ldrb	r3, [r3, #5]
 8003126:	2bff      	cmp	r3, #255	@ 0xff
 8003128:	e002      	b.n	8003130 <NRF70_RunFullTest+0x60>
            //  !
        }
    } else {
        result->error_code = status;
 800312a:	7bfa      	ldrb	r2, [r7, #15]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	609a      	str	r2, [r3, #8]
    }

    // Test 2: RDSR1  (RPU Awake )
    status = NRF70_ReadSR1(&result->rdsr1_value);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3306      	adds	r3, #6
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff ff94 	bl	8003062 <NRF70_ReadSR1>
 800313a:	4603      	mov	r3, r0
 800313c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800313e:	7bfb      	ldrb	r3, [r7, #15]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10e      	bne.n	8003162 <NRF70_RunFullTest+0x92>
        result->rdsr1_ok = true;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	709a      	strb	r2, [r3, #2]
        result->rpu_awake = (result->rdsr1_value & NRF70_RPU_AWAKE_BIT) != 0;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	799b      	ldrb	r3, [r3, #6]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	bf14      	ite	ne
 8003156:	2301      	movne	r3, #1
 8003158:	2300      	moveq	r3, #0
 800315a:	b2da      	uxtb	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	711a      	strb	r2, [r3, #4]
 8003160:	e002      	b.n	8003168 <NRF70_RunFullTest+0x98>
    } else {
        result->error_code = status;
 8003162:	7bfa      	ldrb	r2, [r7, #15]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	609a      	str	r2, [r3, #8]
    }

    // Test 3: RDSR2 
    status = NRF70_ReadSR2(&result->rdsr2_value);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3307      	adds	r3, #7
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff ff8b 	bl	8003088 <NRF70_ReadSR2>
 8003172:	4603      	mov	r3, r0
 8003174:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 8003176:	7bfb      	ldrb	r3, [r7, #15]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d103      	bne.n	8003184 <NRF70_RunFullTest+0xb4>
        result->rdsr2_ok = true;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	70da      	strb	r2, [r3, #3]
 8003182:	e002      	b.n	800318a <NRF70_RunFullTest+0xba>
    } else {
        result->error_code = status;
 8003184:	7bfa      	ldrb	r2, [r7, #15]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	609a      	str	r2, [r3, #8]
    }

    // Test 4: WRSR2 /  (Echo Test)
    // 0xAA     
    uint8_t test_pattern = 0xAA;
 800318a:	23aa      	movs	r3, #170	@ 0xaa
 800318c:	73bb      	strb	r3, [r7, #14]
    uint8_t read_back = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	737b      	strb	r3, [r7, #13]

    status = NRF70_WriteSR2(test_pattern);
 8003192:	7bbb      	ldrb	r3, [r7, #14]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff8a 	bl	80030ae <NRF70_WriteSR2>
 800319a:	4603      	mov	r3, r0
 800319c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK) {
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10b      	bne.n	80031bc <NRF70_RunFullTest+0xec>
        HAL_Delay(1);  //   
 80031a4:	2001      	movs	r0, #1
 80031a6:	f002 fcdb 	bl	8005b60 <HAL_Delay>
        status = NRF70_ReadSR2(&read_back);
 80031aa:	f107 030d 	add.w	r3, r7, #13
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff ff6a 	bl	8003088 <NRF70_ReadSR2>
 80031b4:	4603      	mov	r3, r0
 80031b6:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK && read_back == test_pattern) {
 80031b8:	7bfb      	ldrb	r3, [r7, #15]
 80031ba:	2b00      	cmp	r3, #0
            // Echo  !
        }
    }

    //    
    return (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	785b      	ldrb	r3, [r3, #1]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d009      	beq.n	80031d8 <NRF70_RunFullTest+0x108>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	789b      	ldrb	r3, [r3, #2]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <NRF70_RunFullTest+0x108>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	78db      	ldrb	r3, [r3, #3]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <NRF70_RunFullTest+0x108>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <NRF70_RunFullTest+0x10a>
 80031d8:	2300      	movs	r3, #0
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	b2db      	uxtb	r3, r3
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	2400272c 	.word	0x2400272c

080031ec <NRF70_PrintTestResult>:

void NRF70_PrintTestResult(const NRF70_TestResult_t *result)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
    if (result == NULL) {
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d06c      	beq.n	80032d4 <NRF70_PrintTestResult+0xe8>
        return;
    }

    printf("\r\n========== nRF7002 (WM02C) Test Result ==========\r\n");
 80031fa:	4838      	ldr	r0, [pc, #224]	@ (80032dc <NRF70_PrintTestResult+0xf0>)
 80031fc:	f017 fb62 	bl	801a8c4 <puts>
    printf("QSPI Init:    %s\r\n", result->qspi_init_ok ? "OK" : "FAIL");
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <NRF70_PrintTestResult+0x20>
 8003208:	4b35      	ldr	r3, [pc, #212]	@ (80032e0 <NRF70_PrintTestResult+0xf4>)
 800320a:	e000      	b.n	800320e <NRF70_PrintTestResult+0x22>
 800320c:	4b35      	ldr	r3, [pc, #212]	@ (80032e4 <NRF70_PrintTestResult+0xf8>)
 800320e:	4619      	mov	r1, r3
 8003210:	4835      	ldr	r0, [pc, #212]	@ (80032e8 <NRF70_PrintTestResult+0xfc>)
 8003212:	f017 faef 	bl	801a7f4 <iprintf>
    printf("RDSR0:        %s (0x%02X)\r\n", result->rdsr0_ok ? "OK" : "FAIL", result->rdsr0_value);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	785b      	ldrb	r3, [r3, #1]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <NRF70_PrintTestResult+0x36>
 800321e:	4930      	ldr	r1, [pc, #192]	@ (80032e0 <NRF70_PrintTestResult+0xf4>)
 8003220:	e000      	b.n	8003224 <NRF70_PrintTestResult+0x38>
 8003222:	4930      	ldr	r1, [pc, #192]	@ (80032e4 <NRF70_PrintTestResult+0xf8>)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	795b      	ldrb	r3, [r3, #5]
 8003228:	461a      	mov	r2, r3
 800322a:	4830      	ldr	r0, [pc, #192]	@ (80032ec <NRF70_PrintTestResult+0x100>)
 800322c:	f017 fae2 	bl	801a7f4 <iprintf>
    printf("RDSR1:        %s (0x%02X)\r\n", result->rdsr1_ok ? "OK" : "FAIL", result->rdsr1_value);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	789b      	ldrb	r3, [r3, #2]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <NRF70_PrintTestResult+0x50>
 8003238:	4929      	ldr	r1, [pc, #164]	@ (80032e0 <NRF70_PrintTestResult+0xf4>)
 800323a:	e000      	b.n	800323e <NRF70_PrintTestResult+0x52>
 800323c:	4929      	ldr	r1, [pc, #164]	@ (80032e4 <NRF70_PrintTestResult+0xf8>)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	799b      	ldrb	r3, [r3, #6]
 8003242:	461a      	mov	r2, r3
 8003244:	482a      	ldr	r0, [pc, #168]	@ (80032f0 <NRF70_PrintTestResult+0x104>)
 8003246:	f017 fad5 	bl	801a7f4 <iprintf>
    printf("RDSR2:        %s (0x%02X)\r\n", result->rdsr2_ok ? "OK" : "FAIL", result->rdsr2_value);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	78db      	ldrb	r3, [r3, #3]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <NRF70_PrintTestResult+0x6a>
 8003252:	4923      	ldr	r1, [pc, #140]	@ (80032e0 <NRF70_PrintTestResult+0xf4>)
 8003254:	e000      	b.n	8003258 <NRF70_PrintTestResult+0x6c>
 8003256:	4923      	ldr	r1, [pc, #140]	@ (80032e4 <NRF70_PrintTestResult+0xf8>)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	79db      	ldrb	r3, [r3, #7]
 800325c:	461a      	mov	r2, r3
 800325e:	4825      	ldr	r0, [pc, #148]	@ (80032f4 <NRF70_PrintTestResult+0x108>)
 8003260:	f017 fac8 	bl	801a7f4 <iprintf>
    printf("RPU Awake:    %s\r\n", result->rpu_awake ? "YES" : "NO");
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	791b      	ldrb	r3, [r3, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <NRF70_PrintTestResult+0x84>
 800326c:	4b22      	ldr	r3, [pc, #136]	@ (80032f8 <NRF70_PrintTestResult+0x10c>)
 800326e:	e000      	b.n	8003272 <NRF70_PrintTestResult+0x86>
 8003270:	4b22      	ldr	r3, [pc, #136]	@ (80032fc <NRF70_PrintTestResult+0x110>)
 8003272:	4619      	mov	r1, r3
 8003274:	4822      	ldr	r0, [pc, #136]	@ (8003300 <NRF70_PrintTestResult+0x114>)
 8003276:	f017 fabd 	bl	801a7f4 <iprintf>

    if (result->error_code != 0) {
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <NRF70_PrintTestResult+0xa2>
        printf("Error Code:   0x%08lX\r\n", result->error_code);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	4619      	mov	r1, r3
 8003288:	481e      	ldr	r0, [pc, #120]	@ (8003304 <NRF70_PrintTestResult+0x118>)
 800328a:	f017 fab3 	bl	801a7f4 <iprintf>
    }

    //  
    if (result->rdsr0_ok && result->rdsr1_ok && result->rdsr2_ok) {
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	785b      	ldrb	r3, [r3, #1]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d017      	beq.n	80032c6 <NRF70_PrintTestResult+0xda>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	789b      	ldrb	r3, [r3, #2]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d013      	beq.n	80032c6 <NRF70_PrintTestResult+0xda>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	78db      	ldrb	r3, [r3, #3]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00f      	beq.n	80032c6 <NRF70_PrintTestResult+0xda>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	795b      	ldrb	r3, [r3, #5]
 80032aa:	2bff      	cmp	r3, #255	@ 0xff
 80032ac:	d007      	beq.n	80032be <NRF70_PrintTestResult+0xd2>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	795b      	ldrb	r3, [r3, #5]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d003      	beq.n	80032be <NRF70_PrintTestResult+0xd2>
            printf("\r\n>>> nRF7002 ALIVE! Hardware OK! <<<\r\n");
 80032b6:	4814      	ldr	r0, [pc, #80]	@ (8003308 <NRF70_PrintTestResult+0x11c>)
 80032b8:	f017 fb04 	bl	801a8c4 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80032bc:	e006      	b.n	80032cc <NRF70_PrintTestResult+0xe0>
        } else {
            printf("\r\n>>> WARNING: Read all 0x00 or 0xFF - Check wiring <<<\r\n");
 80032be:	4813      	ldr	r0, [pc, #76]	@ (800330c <NRF70_PrintTestResult+0x120>)
 80032c0:	f017 fb00 	bl	801a8c4 <puts>
        if (result->rdsr0_value != 0xFF && result->rdsr0_value != 0x00) {
 80032c4:	e002      	b.n	80032cc <NRF70_PrintTestResult+0xe0>
        }
    } else {
        printf("\r\n>>> FAIL: QSPI communication error <<<\r\n");
 80032c6:	4812      	ldr	r0, [pc, #72]	@ (8003310 <NRF70_PrintTestResult+0x124>)
 80032c8:	f017 fafc 	bl	801a8c4 <puts>
    }
    printf("=================================================\r\n");
 80032cc:	4811      	ldr	r0, [pc, #68]	@ (8003314 <NRF70_PrintTestResult+0x128>)
 80032ce:	f017 faf9 	bl	801a8c4 <puts>
 80032d2:	e000      	b.n	80032d6 <NRF70_PrintTestResult+0xea>
        return;
 80032d4:	bf00      	nop
}
 80032d6:	3708      	adds	r7, #8
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	0801edf8 	.word	0x0801edf8
 80032e0:	0801ee30 	.word	0x0801ee30
 80032e4:	0801ee34 	.word	0x0801ee34
 80032e8:	0801ee3c 	.word	0x0801ee3c
 80032ec:	0801ee50 	.word	0x0801ee50
 80032f0:	0801ee6c 	.word	0x0801ee6c
 80032f4:	0801ee88 	.word	0x0801ee88
 80032f8:	0801eea4 	.word	0x0801eea4
 80032fc:	0801eea8 	.word	0x0801eea8
 8003300:	0801eeac 	.word	0x0801eeac
 8003304:	0801eec0 	.word	0x0801eec0
 8003308:	0801eed8 	.word	0x0801eed8
 800330c:	0801ef00 	.word	0x0801ef00
 8003310:	0801ef3c 	.word	0x0801ef3c
 8003314:	0801ef68 	.word	0x0801ef68

08003318 <NRF70_SendCommand>:
/**
 * @brief OCTOSPI  nRF7002     
 * @note nRF7002  SPI  1-line  
 */
static HAL_StatusTypeDef NRF70_SendCommand(uint8_t cmd, uint8_t *rx_data, uint32_t rx_len)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b09a      	sub	sp, #104	@ 0x68
 800331c:	af00      	add	r7, sp, #0
 800331e:	4603      	mov	r3, r0
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
 8003324:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || rx_data == NULL) {
 8003326:	4b2b      	ldr	r3, [pc, #172]	@ (80033d4 <NRF70_SendCommand+0xbc>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <NRF70_SendCommand+0x1c>
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <NRF70_SendCommand+0x20>
        return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e048      	b.n	80033ca <NRF70_SendCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 8003338:	f107 0314 	add.w	r3, r7, #20
 800333c:	2250      	movs	r2, #80	@ 0x50
 800333e:	2100      	movs	r1, #0
 8003340:	4618      	mov	r0, r3
 8003342:	f017 fd1d 	bl	801ad80 <memset>

    // nRF7002 SPI  
    //  1-line SPI  
    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 800334e:	7bfb      	ldrb	r3, [r7, #15]
 8003350:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8003352:	2301      	movs	r3, #1
 8003354:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8003356:	2300      	movs	r3, #0
 8003358:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800335a:	2300      	movs	r3, #0
 800335c:	62bb      	str	r3, [r7, #40]	@ 0x28

    //   (Status Register   )
    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800335e:	2300      	movs	r3, #0
 8003360:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8003362:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003366:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8003368:	2300      	movs	r3, #0
 800336a:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Alternate bytes 
    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800336c:	2300      	movs	r3, #0
 800336e:	643b      	str	r3, [r7, #64]	@ 0x40

    //    (Status Register )
    sCommand.DummyCycles        = 0;
 8003370:	2300      	movs	r3, #0
 8003372:	65bb      	str	r3, [r7, #88]	@ 0x58

    //  
    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8003374:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003378:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = rx_len;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8003382:	2300      	movs	r3, #0
 8003384:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8003386:	2300      	movs	r3, #0
 8003388:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800338a:	4b12      	ldr	r3, [pc, #72]	@ (80033d4 <NRF70_SendCommand+0xbc>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f107 0114 	add.w	r1, r7, #20
 8003392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003396:	4618      	mov	r0, r3
 8003398:	f009 ff66 	bl	800d268 <HAL_OSPI_Command>
 800339c:	4603      	mov	r3, r0
 800339e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 80033a2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <NRF70_SendCommand+0x98>
        return status;
 80033aa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80033ae:	e00c      	b.n	80033ca <NRF70_SendCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Receive(nrf70_hospi, rx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80033b0:	4b08      	ldr	r3, [pc, #32]	@ (80033d4 <NRF70_SendCommand+0xbc>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033b8:	68b9      	ldr	r1, [r7, #8]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f00a f854 	bl	800d468 <HAL_OSPI_Receive>
 80033c0:	4603      	mov	r3, r0
 80033c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 80033c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3768      	adds	r7, #104	@ 0x68
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	2400272c 	.word	0x2400272c

080033d8 <NRF70_WriteCommand>:

/**
 * @brief OCTOSPI  nRF7002   
 */
static HAL_StatusTypeDef NRF70_WriteCommand(uint8_t cmd, uint8_t *tx_data, uint32_t tx_len)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b09a      	sub	sp, #104	@ 0x68
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	73fb      	strb	r3, [r7, #15]
    if (nrf70_hospi == NULL || tx_data == NULL) {
 80033e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003494 <NRF70_WriteCommand+0xbc>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d002      	beq.n	80033f4 <NRF70_WriteCommand+0x1c>
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <NRF70_WriteCommand+0x20>
        return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e048      	b.n	800348a <NRF70_WriteCommand+0xb2>
    }

    OSPI_RegularCmdTypeDef sCommand = {0};
 80033f8:	f107 0314 	add.w	r3, r7, #20
 80033fc:	2250      	movs	r2, #80	@ 0x50
 80033fe:	2100      	movs	r1, #0
 8003400:	4618      	mov	r0, r3
 8003402:	f017 fcbd 	bl	801ad80 <memset>

    sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8003406:	2300      	movs	r3, #0
 8003408:	617b      	str	r3, [r7, #20]
    sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800340a:	2300      	movs	r3, #0
 800340c:	61bb      	str	r3, [r7, #24]
    sCommand.Instruction        = cmd;
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8003412:	2301      	movs	r3, #1
 8003414:	623b      	str	r3, [r7, #32]
    sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8003416:	2300      	movs	r3, #0
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800341a:	2300      	movs	r3, #0
 800341c:	62bb      	str	r3, [r7, #40]	@ 0x28

    sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800341e:	2300      	movs	r3, #0
 8003420:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8003422:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003426:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8003428:	2300      	movs	r3, #0
 800342a:	63bb      	str	r3, [r7, #56]	@ 0x38

    sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800342c:	2300      	movs	r3, #0
 800342e:	643b      	str	r3, [r7, #64]	@ 0x40

    sCommand.DummyCycles        = 0;
 8003430:	2300      	movs	r3, #0
 8003432:	65bb      	str	r3, [r7, #88]	@ 0x58

    sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8003434:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003438:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800343a:	2300      	movs	r3, #0
 800343c:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData             = tx_len;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	653b      	str	r3, [r7, #80]	@ 0x50

    sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8003442:	2300      	movs	r3, #0
 8003444:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8003446:	2300      	movs	r3, #0
 8003448:	663b      	str	r3, [r7, #96]	@ 0x60

    //  
    HAL_StatusTypeDef status = HAL_OSPI_Command(nrf70_hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800344a:	4b12      	ldr	r3, [pc, #72]	@ (8003494 <NRF70_WriteCommand+0xbc>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f107 0114 	add.w	r1, r7, #20
 8003452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003456:	4618      	mov	r0, r3
 8003458:	f009 ff06 	bl	800d268 <HAL_OSPI_Command>
 800345c:	4603      	mov	r3, r0
 800345e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (status != HAL_OK) {
 8003462:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <NRF70_WriteCommand+0x98>
        return status;
 800346a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800346e:	e00c      	b.n	800348a <NRF70_WriteCommand+0xb2>
    }

    //  
    status = HAL_OSPI_Transmit(nrf70_hospi, tx_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003470:	4b08      	ldr	r3, [pc, #32]	@ (8003494 <NRF70_WriteCommand+0xbc>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003478:	68b9      	ldr	r1, [r7, #8]
 800347a:	4618      	mov	r0, r3
 800347c:	f009 ff81 	bl	800d382 <HAL_OSPI_Transmit>
 8003480:	4603      	mov	r3, r0
 8003482:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    return status;
 8003486:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800348a:	4618      	mov	r0, r3
 800348c:	3768      	adds	r7, #104	@ 0x68
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	2400272c 	.word	0x2400272c

08003498 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 800349e:	463b      	mov	r3, r7
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	605a      	str	r2, [r3, #4]
 80034a6:	609a      	str	r2, [r3, #8]
 80034a8:	60da      	str	r2, [r3, #12]
 80034aa:	611a      	str	r2, [r3, #16]
 80034ac:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 80034ae:	4b27      	ldr	r3, [pc, #156]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034b0:	4a27      	ldr	r2, [pc, #156]	@ (8003550 <MX_OCTOSPI1_Init+0xb8>)
 80034b2:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80034b4:	4b25      	ldr	r3, [pc, #148]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80034ba:	4b24      	ldr	r3, [pc, #144]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034bc:	2200      	movs	r2, #0
 80034be:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 80034c0:	4b22      	ldr	r3, [pc, #136]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80034c6:	4b21      	ldr	r3, [pc, #132]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034c8:	2220      	movs	r2, #32
 80034ca:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80034cc:	4b1f      	ldr	r3, [pc, #124]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034ce:	2201      	movs	r2, #1
 80034d0:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80034d2:	4b1e      	ldr	r3, [pc, #120]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80034d8:	4b1c      	ldr	r3, [pc, #112]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034da:	2200      	movs	r2, #0
 80034dc:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 80034de:	4b1b      	ldr	r3, [pc, #108]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 80034e4:	4b19      	ldr	r3, [pc, #100]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034e6:	2201      	movs	r2, #1
 80034e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80034ea:	4b18      	ldr	r3, [pc, #96]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80034f0:	4b16      	ldr	r3, [pc, #88]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 80034f6:	4b15      	ldr	r3, [pc, #84]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80034fc:	4b13      	ldr	r3, [pc, #76]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 80034fe:	2208      	movs	r2, #8
 8003500:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8003502:	4b12      	ldr	r3, [pc, #72]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 8003504:	2200      	movs	r2, #0
 8003506:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8003508:	4b10      	ldr	r3, [pc, #64]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 800350a:	2200      	movs	r2, #0
 800350c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800350e:	480f      	ldr	r0, [pc, #60]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 8003510:	f009 fcac 	bl	800ce6c <HAL_OSPI_Init>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 800351a:	f7ff fd65 	bl	8002fe8 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 800351e:	2301      	movs	r3, #1
 8003520:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 8003522:	2301      	movs	r3, #1
 8003524:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8003526:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800352a:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800352c:	463b      	mov	r3, r7
 800352e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003532:	4619      	mov	r1, r3
 8003534:	4805      	ldr	r0, [pc, #20]	@ (800354c <MX_OCTOSPI1_Init+0xb4>)
 8003536:	f00a f899 	bl	800d66c <HAL_OSPIM_Config>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8003540:	f7ff fd52 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8003544:	bf00      	nop
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	24002730 	.word	0x24002730
 8003550:	52005000 	.word	0x52005000

08003554 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b0ba      	sub	sp, #232	@ 0xe8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800355c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	605a      	str	r2, [r3, #4]
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	60da      	str	r2, [r3, #12]
 800356a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800356c:	f107 0318 	add.w	r3, r7, #24
 8003570:	22b8      	movs	r2, #184	@ 0xb8
 8003572:	2100      	movs	r1, #0
 8003574:	4618      	mov	r0, r3
 8003576:	f017 fc03 	bl	801ad80 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a59      	ldr	r2, [pc, #356]	@ (80036e4 <HAL_OSPI_MspInit+0x190>)
 8003580:	4293      	cmp	r3, r2
 8003582:	f040 80ab 	bne.w	80036dc <HAL_OSPI_MspInit+0x188>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8003586:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800358a:	f04f 0300 	mov.w	r3, #0
 800358e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 8003592:	2300      	movs	r3, #0
 8003594:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003596:	f107 0318 	add.w	r3, r7, #24
 800359a:	4618      	mov	r0, r3
 800359c:	f00b fffc 	bl	800f598 <HAL_RCCEx_PeriphCLKConfig>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_OSPI_MspInit+0x56>
    {
      Error_Handler();
 80035a6:	f7ff fd1f 	bl	8002fe8 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 80035aa:	4b4f      	ldr	r3, [pc, #316]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035ac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035b0:	4a4d      	ldr	r2, [pc, #308]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80035b6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80035ba:	4b4b      	ldr	r3, [pc, #300]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035bc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80035c8:	4b47      	ldr	r3, [pc, #284]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035ca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035ce:	4a46      	ldr	r2, [pc, #280]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80035d8:	4b43      	ldr	r3, [pc, #268]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80035de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035e2:	613b      	str	r3, [r7, #16]
 80035e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e6:	4b40      	ldr	r3, [pc, #256]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035ec:	4a3e      	ldr	r2, [pc, #248]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035f6:	4b3c      	ldr	r3, [pc, #240]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 80035f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003604:	4b38      	ldr	r3, [pc, #224]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 8003606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800360a:	4a37      	ldr	r2, [pc, #220]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 800360c:	f043 0302 	orr.w	r3, r3, #2
 8003610:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003614:	4b34      	ldr	r3, [pc, #208]	@ (80036e8 <HAL_OSPI_MspInit+0x194>)
 8003616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	60bb      	str	r3, [r7, #8]
 8003620:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    PB2     ------> OCTOSPIM_P1_CLK
    PB10     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003622:	2340      	movs	r3, #64	@ 0x40
 8003624:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003628:	2302      	movs	r3, #2
 800362a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362e:	2300      	movs	r3, #0
 8003630:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003634:	2303      	movs	r3, #3
 8003636:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 800363a:	2306      	movs	r3, #6
 800363c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003640:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003644:	4619      	mov	r1, r3
 8003646:	4829      	ldr	r0, [pc, #164]	@ (80036ec <HAL_OSPI_MspInit+0x198>)
 8003648:	f008 fbc6 	bl	800bdd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003652:	2302      	movs	r3, #2
 8003654:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365e:	2303      	movs	r3, #3
 8003660:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8003664:	230a      	movs	r3, #10
 8003666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800366e:	4619      	mov	r1, r3
 8003670:	481e      	ldr	r0, [pc, #120]	@ (80036ec <HAL_OSPI_MspInit+0x198>)
 8003672:	f008 fbb1 	bl	800bdd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003676:	2303      	movs	r3, #3
 8003678:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367c:	2302      	movs	r3, #2
 800367e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	2300      	movs	r3, #0
 8003684:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003688:	2303      	movs	r3, #3
 800368a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 800368e:	2304      	movs	r3, #4
 8003690:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003694:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003698:	4619      	mov	r1, r3
 800369a:	4815      	ldr	r0, [pc, #84]	@ (80036f0 <HAL_OSPI_MspInit+0x19c>)
 800369c:	f008 fb9c 	bl	800bdd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 80036a0:	f240 4304 	movw	r3, #1028	@ 0x404
 80036a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a8:	2302      	movs	r3, #2
 80036aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ae:	2300      	movs	r3, #0
 80036b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b4:	2303      	movs	r3, #3
 80036b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80036ba:	2309      	movs	r3, #9
 80036bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80036c4:	4619      	mov	r1, r3
 80036c6:	480a      	ldr	r0, [pc, #40]	@ (80036f0 <HAL_OSPI_MspInit+0x19c>)
 80036c8:	f008 fb86 	bl	800bdd8 <HAL_GPIO_Init>

    /* OCTOSPI1 interrupt Init */
    HAL_NVIC_SetPriority(OCTOSPI1_IRQn, 5, 0);
 80036cc:	2200      	movs	r2, #0
 80036ce:	2105      	movs	r1, #5
 80036d0:	205c      	movs	r0, #92	@ 0x5c
 80036d2:	f004 fb87 	bl	8007de4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OCTOSPI1_IRQn);
 80036d6:	205c      	movs	r0, #92	@ 0x5c
 80036d8:	f004 fb9e 	bl	8007e18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80036dc:	bf00      	nop
 80036de:	37e8      	adds	r7, #232	@ 0xe8
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	52005000 	.word	0x52005000
 80036e8:	58024400 	.word	0x58024400
 80036ec:	58020000 	.word	0x58020000
 80036f0:	58020400 	.word	0x58020400

080036f4 <Sensor_Init>:
static float apply_moving_average_filter(uint8_t ch, float new_temp);

/* ========== Public Functions ========== */

void Sensor_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
    memset(&sensor_data, 0, sizeof(SensorData_t));
 80036fa:	228c      	movs	r2, #140	@ 0x8c
 80036fc:	2100      	movs	r1, #0
 80036fe:	481c      	ldr	r0, [pc, #112]	@ (8003770 <Sensor_Init+0x7c>)
 8003700:	f017 fb3e 	bl	801ad80 <memset>

    //     ( )
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003704:	2300      	movs	r3, #0
 8003706:	71fb      	strb	r3, [r7, #7]
 8003708:	e008      	b.n	800371c <Sensor_Init+0x28>
        sensor_data.adc.sensor_fault[i] = 0;
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	4a18      	ldr	r2, [pc, #96]	@ (8003770 <Sensor_Init+0x7c>)
 800370e:	4413      	add	r3, r2
 8003710:	2200      	movs	r2, #0
 8003712:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003716:	79fb      	ldrb	r3, [r7, #7]
 8003718:	3301      	adds	r3, #1
 800371a:	71fb      	strb	r3, [r7, #7]
 800371c:	79fb      	ldrb	r3, [r7, #7]
 800371e:	2b05      	cmp	r3, #5
 8003720:	d9f3      	bls.n	800370a <Sensor_Init+0x16>
    }

    //    
    memset(temp_filter_buffer, 0, sizeof(temp_filter_buffer));
 8003722:	2260      	movs	r2, #96	@ 0x60
 8003724:	2100      	movs	r1, #0
 8003726:	4813      	ldr	r0, [pc, #76]	@ (8003774 <Sensor_Init+0x80>)
 8003728:	f017 fb2a 	bl	801ad80 <memset>
    memset(temp_filter_index, 0, sizeof(temp_filter_index));
 800372c:	2206      	movs	r2, #6
 800372e:	2100      	movs	r1, #0
 8003730:	4811      	ldr	r0, [pc, #68]	@ (8003778 <Sensor_Init+0x84>)
 8003732:	f017 fb25 	bl	801ad80 <memset>
    memset(temp_filter_filled, 0, sizeof(temp_filter_filled));
 8003736:	2206      	movs	r2, #6
 8003738:	2100      	movs	r1, #0
 800373a:	4810      	ldr	r0, [pc, #64]	@ (800377c <Sensor_Init+0x88>)
 800373c:	f017 fb20 	bl	801ad80 <memset>
    memset(temp_last_valid, 0, sizeof(temp_last_valid));
 8003740:	2218      	movs	r2, #24
 8003742:	2100      	movs	r1, #0
 8003744:	480e      	ldr	r0, [pc, #56]	@ (8003780 <Sensor_Init+0x8c>)
 8003746:	f017 fb1b 	bl	801ad80 <memset>

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 800374a:	f002 f9fd 	bl	8005b48 <HAL_GetTick>
 800374e:	4603      	mov	r3, r0
 8003750:	4a07      	ldr	r2, [pc, #28]	@ (8003770 <Sensor_Init+0x7c>)
 8003752:	6393      	str	r3, [r2, #56]	@ 0x38
    sensor_data.adc.timestamp = HAL_GetTick();
 8003754:	f002 f9f8 	bl	8005b48 <HAL_GetTick>
 8003758:	4603      	mov	r3, r0
 800375a:	4a05      	ldr	r2, [pc, #20]	@ (8003770 <Sensor_Init+0x7c>)
 800375c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count = 0;
 8003760:	4b03      	ldr	r3, [pc, #12]	@ (8003770 <Sensor_Init+0x7c>)
 8003762:	2200      	movs	r2, #0
 8003764:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8003768:	bf00      	nop
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	2400278c 	.word	0x2400278c
 8003774:	24002818 	.word	0x24002818
 8003778:	24002878 	.word	0x24002878
 800377c:	24002880 	.word	0x24002880
 8003780:	24002888 	.word	0x24002888

08003784 <Sensor_UpdateCAN>:
 * @brief CAN   
 * @note ISR(FDCAN RX)  - mutex  
 * @note []   
 */
int32_t Sensor_UpdateCAN(FDCAN_RxHeaderTypeDef *rx_header, uint8_t *rx_data)
{
 8003784:	b590      	push	{r4, r7, lr}
 8003786:	b08d      	sub	sp, #52	@ 0x34
 8003788:	af02      	add	r7, sp, #8
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
    if (rx_header == NULL || rx_data == NULL) {
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <Sensor_UpdateCAN+0x16>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10a      	bne.n	80037b0 <Sensor_UpdateCAN+0x2c>
        REPORT_ERROR_MSG("NULL pointer");
 800379a:	4b82      	ldr	r3, [pc, #520]	@ (80039a4 <Sensor_UpdateCAN+0x220>)
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	2300      	movs	r3, #0
 80037a0:	2241      	movs	r2, #65	@ 0x41
 80037a2:	4981      	ldr	r1, [pc, #516]	@ (80039a8 <Sensor_UpdateCAN+0x224>)
 80037a4:	4881      	ldr	r0, [pc, #516]	@ (80039ac <Sensor_UpdateCAN+0x228>)
 80037a6:	f7fe f957 	bl	8001a58 <ReportError>
        return -1;
 80037aa:	f04f 33ff 	mov.w	r3, #4294967295
 80037ae:	e0f5      	b.n	800399c <Sensor_UpdateCAN+0x218>
    }

    //    (8 )
    if (rx_header->DataLength != FDCAN_DLC_BYTES_8) {
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d00a      	beq.n	80037ce <Sensor_UpdateCAN+0x4a>
        REPORT_ERROR_MSG("Invalid CAN data length");
 80037b8:	4b7d      	ldr	r3, [pc, #500]	@ (80039b0 <Sensor_UpdateCAN+0x22c>)
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	2300      	movs	r3, #0
 80037be:	2247      	movs	r2, #71	@ 0x47
 80037c0:	4979      	ldr	r1, [pc, #484]	@ (80039a8 <Sensor_UpdateCAN+0x224>)
 80037c2:	487a      	ldr	r0, [pc, #488]	@ (80039ac <Sensor_UpdateCAN+0x228>)
 80037c4:	f7fe f948 	bl	8001a58 <ReportError>
        return -1;
 80037c8:	f04f 33ff 	mov.w	r3, #4294967295
 80037cc:	e0e6      	b.n	800399c <Sensor_UpdateCAN+0x218>
    }

    uint32_t can_id = rx_header->Identifier;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d4:	f3ef 8310 	mrs	r3, PRIMASK
 80037d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80037da:	69bb      	ldr	r3, [r7, #24]

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 80037dc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80037de:	b672      	cpsid	i
}
 80037e0:	bf00      	nop
    __disable_irq();

    // 0x100~0x10F   (CAN1)
    if (can_id >= 0x100 && can_id <= 0x10F) {
 80037e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e4:	2bff      	cmp	r3, #255	@ 0xff
 80037e6:	d92d      	bls.n	8003844 <Sensor_UpdateCAN+0xc0>
 80037e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ea:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80037ee:	d229      	bcs.n	8003844 <Sensor_UpdateCAN+0xc0>
        can1_rx_count++;  // DEBUG:  
 80037f0:	4b70      	ldr	r3, [pc, #448]	@ (80039b4 <Sensor_UpdateCAN+0x230>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	4a6f      	ldr	r2, [pc, #444]	@ (80039b4 <Sensor_UpdateCAN+0x230>)
 80037f8:	6013      	str	r3, [r2, #0]
        uint8_t idx = can_id - 0x100;  // 0~15 
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fc:	77fb      	strb	r3, [r7, #31]
        sensor_data.can.displacement[idx] = u16le(&rx_data[0]);
 80037fe:	7ffc      	ldrb	r4, [r7, #31]
 8003800:	6838      	ldr	r0, [r7, #0]
 8003802:	f000 f999 	bl	8003b38 <u16le>
 8003806:	4603      	mov	r3, r0
 8003808:	4619      	mov	r1, r3
 800380a:	4a6b      	ldr	r2, [pc, #428]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 800380c:	f104 030c 	add.w	r3, r4, #12
 8003810:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        sensor_data.can.displacement_valid_flag |= (1U << idx);
 8003814:	4b68      	ldr	r3, [pc, #416]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003816:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8003818:	7ffb      	ldrb	r3, [r7, #31]
 800381a:	2101      	movs	r1, #1
 800381c:	fa01 f303 	lsl.w	r3, r1, r3
 8003820:	b29b      	uxth	r3, r3
 8003822:	4313      	orrs	r3, r2
 8003824:	b29a      	uxth	r2, r3
 8003826:	4b64      	ldr	r3, [pc, #400]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003828:	87da      	strh	r2, [r3, #62]	@ 0x3e
        sensor_data.can.timestamp = HAL_GetTick();
 800382a:	f002 f98d 	bl	8005b48 <HAL_GetTick>
 800382e:	4603      	mov	r3, r0
 8003830:	4a61      	ldr	r2, [pc, #388]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003832:	6393      	str	r3, [r2, #56]	@ 0x38
 8003834:	6a3b      	ldr	r3, [r7, #32]
 8003836:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f383 8810 	msr	PRIMASK, r3
}
 800383e:	bf00      	nop
        __set_PRIMASK(primask);
        return 0;
 8003840:	2300      	movs	r3, #0
 8003842:	e0ab      	b.n	800399c <Sensor_UpdateCAN+0x218>
    }

    // DEBUG: CAN2  
    can2_rx_count++;
 8003844:	4b5d      	ldr	r3, [pc, #372]	@ (80039bc <Sensor_UpdateCAN+0x238>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	3301      	adds	r3, #1
 800384a:	4a5c      	ldr	r2, [pc, #368]	@ (80039bc <Sensor_UpdateCAN+0x238>)
 800384c:	6013      	str	r3, [r2, #0]

    //   (CAN2)
    switch (can_id) {
 800384e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003850:	2b03      	cmp	r3, #3
 8003852:	d062      	beq.n	800391a <Sensor_UpdateCAN+0x196>
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	2b03      	cmp	r3, #3
 8003858:	f200 808b 	bhi.w	8003972 <Sensor_UpdateCAN+0x1ee>
 800385c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385e:	2b01      	cmp	r3, #1
 8003860:	d003      	beq.n	800386a <Sensor_UpdateCAN+0xe6>
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	2b02      	cmp	r3, #2
 8003866:	d02c      	beq.n	80038c2 <Sensor_UpdateCAN+0x13e>
 8003868:	e083      	b.n	8003972 <Sensor_UpdateCAN+0x1ee>
        case CAN_ID_PWR_FOREARM:
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 800386a:	6838      	ldr	r0, [r7, #0]
 800386c:	f000 f964 	bl	8003b38 <u16le>
 8003870:	4603      	mov	r3, r0
 8003872:	461a      	mov	r2, r3
 8003874:	4b50      	ldr	r3, [pc, #320]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003876:	811a      	strh	r2, [r3, #8]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_L]     = u16le(&rx_data[2]);
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	3302      	adds	r3, #2
 800387c:	4618      	mov	r0, r3
 800387e:	f000 f95b 	bl	8003b38 <u16le>
 8003882:	4603      	mov	r3, r0
 8003884:	461a      	mov	r2, r3
 8003886:	4b4c      	ldr	r3, [pc, #304]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003888:	801a      	strh	r2, [r3, #0]
            sensor_data.can.biotorq[SENSOR_CH_FOREARM_R] = u16le(&rx_data[4]);
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	3304      	adds	r3, #4
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f952 	bl	8003b38 <u16le>
 8003894:	4603      	mov	r3, r0
 8003896:	461a      	mov	r2, r3
 8003898:	4b47      	ldr	r3, [pc, #284]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 800389a:	815a      	strh	r2, [r3, #10]
            sensor_data.can.pwr[SENSOR_CH_FOREARM_R]     = u16le(&rx_data[6]);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	3306      	adds	r3, #6
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 f949 	bl	8003b38 <u16le>
 80038a6:	4603      	mov	r3, r0
 80038a8:	461a      	mov	r2, r3
 80038aa:	4b43      	ldr	r3, [pc, #268]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 80038ac:	805a      	strh	r2, [r3, #2]
            sensor_data.can.valid_flag |= (1U << 0);
 80038ae:	4b42      	ldr	r3, [pc, #264]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 80038b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	4b3f      	ldr	r3, [pc, #252]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 80038c0:	e060      	b.n	8003984 <Sensor_UpdateCAN+0x200>

        case CAN_ID_PWR_BICEPS:
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_L] = u16le(&rx_data[0]);
 80038c2:	6838      	ldr	r0, [r7, #0]
 80038c4:	f000 f938 	bl	8003b38 <u16le>
 80038c8:	4603      	mov	r3, r0
 80038ca:	461a      	mov	r2, r3
 80038cc:	4b3a      	ldr	r3, [pc, #232]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 80038ce:	819a      	strh	r2, [r3, #12]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_L]     = u16le(&rx_data[2]);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	3302      	adds	r3, #2
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 f92f 	bl	8003b38 <u16le>
 80038da:	4603      	mov	r3, r0
 80038dc:	461a      	mov	r2, r3
 80038de:	4b36      	ldr	r3, [pc, #216]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 80038e0:	809a      	strh	r2, [r3, #4]
            sensor_data.can.biotorq[SENSOR_CH_BICEPS_R] = u16le(&rx_data[4]);
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	3304      	adds	r3, #4
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 f926 	bl	8003b38 <u16le>
 80038ec:	4603      	mov	r3, r0
 80038ee:	461a      	mov	r2, r3
 80038f0:	4b31      	ldr	r3, [pc, #196]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 80038f2:	81da      	strh	r2, [r3, #14]
            sensor_data.can.pwr[SENSOR_CH_BICEPS_R]     = u16le(&rx_data[6]);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	3306      	adds	r3, #6
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 f91d 	bl	8003b38 <u16le>
 80038fe:	4603      	mov	r3, r0
 8003900:	461a      	mov	r2, r3
 8003902:	4b2d      	ldr	r3, [pc, #180]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003904:	80da      	strh	r2, [r3, #6]
            sensor_data.can.valid_flag |= (1U << 1);
 8003906:	4b2c      	ldr	r3, [pc, #176]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800390c:	f043 0302 	orr.w	r3, r3, #2
 8003910:	b2da      	uxtb	r2, r3
 8003912:	4b29      	ldr	r3, [pc, #164]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003918:	e034      	b.n	8003984 <Sensor_UpdateCAN+0x200>

        case CAN_ID_PWR_CAP:
            sensor_data.can.cap[SENSOR_CH_FOREARM_L] = u16le(&rx_data[0]);
 800391a:	6838      	ldr	r0, [r7, #0]
 800391c:	f000 f90c 	bl	8003b38 <u16le>
 8003920:	4603      	mov	r3, r0
 8003922:	461a      	mov	r2, r3
 8003924:	4b24      	ldr	r3, [pc, #144]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003926:	821a      	strh	r2, [r3, #16]
            sensor_data.can.cap[SENSOR_CH_FOREARM_R] = u16le(&rx_data[2]);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	3302      	adds	r3, #2
 800392c:	4618      	mov	r0, r3
 800392e:	f000 f903 	bl	8003b38 <u16le>
 8003932:	4603      	mov	r3, r0
 8003934:	461a      	mov	r2, r3
 8003936:	4b20      	ldr	r3, [pc, #128]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003938:	825a      	strh	r2, [r3, #18]
            sensor_data.can.cap[SENSOR_CH_BICEPS_L]  = u16le(&rx_data[4]);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	3304      	adds	r3, #4
 800393e:	4618      	mov	r0, r3
 8003940:	f000 f8fa 	bl	8003b38 <u16le>
 8003944:	4603      	mov	r3, r0
 8003946:	461a      	mov	r2, r3
 8003948:	4b1b      	ldr	r3, [pc, #108]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 800394a:	829a      	strh	r2, [r3, #20]
            sensor_data.can.cap[SENSOR_CH_BICEPS_R]  = u16le(&rx_data[6]);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	3306      	adds	r3, #6
 8003950:	4618      	mov	r0, r3
 8003952:	f000 f8f1 	bl	8003b38 <u16le>
 8003956:	4603      	mov	r3, r0
 8003958:	461a      	mov	r2, r3
 800395a:	4b17      	ldr	r3, [pc, #92]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 800395c:	82da      	strh	r2, [r3, #22]
            sensor_data.can.valid_flag |= (1U << 2);
 800395e:	4b16      	ldr	r3, [pc, #88]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 8003960:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003964:	f043 0304 	orr.w	r3, r3, #4
 8003968:	b2da      	uxtb	r2, r3
 800396a:	4b13      	ldr	r3, [pc, #76]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            break;
 8003970:	e008      	b.n	8003984 <Sensor_UpdateCAN+0x200>
 8003972:	6a3b      	ldr	r3, [r7, #32]
 8003974:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	f383 8810 	msr	PRIMASK, r3
}
 800397c:	bf00      	nop

        default:
            // []    
            __set_PRIMASK(primask);
            return -1;  //    CAN ID
 800397e:	f04f 33ff 	mov.w	r3, #4294967295
 8003982:	e00b      	b.n	800399c <Sensor_UpdateCAN+0x218>
    }

    //  
    sensor_data.can.timestamp = HAL_GetTick();
 8003984:	f002 f8e0 	bl	8005b48 <HAL_GetTick>
 8003988:	4603      	mov	r3, r0
 800398a:	4a0b      	ldr	r2, [pc, #44]	@ (80039b8 <Sensor_UpdateCAN+0x234>)
 800398c:	6393      	str	r3, [r2, #56]	@ 0x38
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f383 8810 	msr	PRIMASK, r3
}
 8003998:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);

    return 0;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	372c      	adds	r7, #44	@ 0x2c
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd90      	pop	{r4, r7, pc}
 80039a4:	0801efb4 	.word	0x0801efb4
 80039a8:	0801ef9c 	.word	0x0801ef9c
 80039ac:	0801f3a8 	.word	0x0801f3a8
 80039b0:	0801efc4 	.word	0x0801efc4
 80039b4:	240028a0 	.word	0x240028a0
 80039b8:	2400278c 	.word	0x2400278c
 80039bc:	240028a4 	.word	0x240028a4

080039c0 <Sensor_UpdateADC>:
 * @brief ADC   
 * @note ISR(DMA Complete)  - mutex  
 * @note []   
 */
void Sensor_UpdateADC(volatile uint16_t *adc_buffer)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08c      	sub	sp, #48	@ 0x30
 80039c4:	af02      	add	r7, sp, #8
 80039c6:	6078      	str	r0, [r7, #4]
    if (adc_buffer == NULL) {
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d108      	bne.n	80039e0 <Sensor_UpdateADC+0x20>
        REPORT_ERROR_MSG("NULL ADC buffer");
 80039ce:	4b3b      	ldr	r3, [pc, #236]	@ (8003abc <Sensor_UpdateADC+0xfc>)
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	2300      	movs	r3, #0
 80039d4:	2290      	movs	r2, #144	@ 0x90
 80039d6:	493a      	ldr	r1, [pc, #232]	@ (8003ac0 <Sensor_UpdateADC+0x100>)
 80039d8:	483a      	ldr	r0, [pc, #232]	@ (8003ac4 <Sensor_UpdateADC+0x104>)
 80039da:	f7fe f83d 	bl	8001a58 <ReportError>
        return;
 80039de:	e06a      	b.n	8003ab6 <Sensor_UpdateADC+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e0:	f3ef 8310 	mrs	r3, PRIMASK
 80039e4:	613b      	str	r3, [r7, #16]
  return(result);
 80039e6:	693b      	ldr	r3, [r7, #16]
    }

    // Critical Section 
    uint32_t primask = __get_PRIMASK();
 80039e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80039ea:	b672      	cpsid	i
}
 80039ec:	bf00      	nop
    __disable_irq();

    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 80039ee:	2300      	movs	r3, #0
 80039f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80039f4:	e048      	b.n	8003a88 <Sensor_UpdateADC+0xc8>
        // Raw  
        sensor_data.adc.raw[i] = adc_buffer[i];
 80039f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	441a      	add	r2, r3
 8003a00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a04:	8812      	ldrh	r2, [r2, #0]
 8003a06:	b291      	uxth	r1, r2
 8003a08:	4a2f      	ldr	r2, [pc, #188]	@ (8003ac8 <Sensor_UpdateADC+0x108>)
 8003a0a:	3320      	adds	r3, #32
 8003a0c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

        //   ( )
        float temp_raw = temp_raw_to_celsius(adc_buffer[i]);
 8003a10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	4413      	add	r3, r2
 8003a1a:	881b      	ldrh	r3, [r3, #0]
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 f8a0 	bl	8003b64 <temp_raw_to_celsius>
 8003a24:	ed87 0a07 	vstr	s0, [r7, #28]
        sensor_data.adc.temp_raw_c[i] = temp_raw;
 8003a28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a2c:	4a26      	ldr	r2, [pc, #152]	@ (8003ac8 <Sensor_UpdateADC+0x108>)
 8003a2e:	3318      	adds	r3, #24
 8003a30:	009b      	lsls	r3, r3, #2
 8003a32:	4413      	add	r3, r2
 8003a34:	3304      	adds	r3, #4
 8003a36:	69fa      	ldr	r2, [r7, #28]
 8003a38:	601a      	str	r2, [r3, #0]

        //    (10C   )
        float temp_outlier_filtered = apply_outlier_filter(i, temp_raw);
 8003a3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a3e:	ed97 0a07 	vldr	s0, [r7, #28]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 f938 	bl	8003cb8 <apply_outlier_filter>
 8003a48:	ed87 0a06 	vstr	s0, [r7, #24]

        //   
        float temp_filtered = apply_moving_average_filter(i, temp_outlier_filtered);
 8003a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a50:	ed97 0a06 	vldr	s0, [r7, #24]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 f9af 	bl	8003db8 <apply_moving_average_filter>
 8003a5a:	ed87 0a05 	vstr	s0, [r7, #20]
        sensor_data.adc.temp_c[i] = temp_filtered;
 8003a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a62:	4a19      	ldr	r2, [pc, #100]	@ (8003ac8 <Sensor_UpdateADC+0x108>)
 8003a64:	3312      	adds	r3, #18
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	601a      	str	r2, [r3, #0]

        //    ( )
        check_temp_sensor_fault(i, temp_filtered);
 8003a70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a74:	ed97 0a05 	vldr	s0, [r7, #20]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 f8a3 	bl	8003bc4 <check_temp_sensor_fault>
    for (uint8_t i = 0; i < SENSOR_TEMP_CH; i++) {
 8003a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a82:	3301      	adds	r3, #1
 8003a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003a88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a8c:	2b05      	cmp	r3, #5
 8003a8e:	d9b2      	bls.n	80039f6 <Sensor_UpdateADC+0x36>
    }

    //    
    sensor_data.adc.timestamp = HAL_GetTick();
 8003a90:	f002 f85a 	bl	8005b48 <HAL_GetTick>
 8003a94:	4603      	mov	r3, r0
 8003a96:	4a0c      	ldr	r2, [pc, #48]	@ (8003ac8 <Sensor_UpdateADC+0x108>)
 8003a98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    sensor_data.adc.update_count++;
 8003a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac8 <Sensor_UpdateADC+0x108>)
 8003a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	4a08      	ldr	r2, [pc, #32]	@ (8003ac8 <Sensor_UpdateADC+0x108>)
 8003aa6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8003aaa:	6a3b      	ldr	r3, [r7, #32]
 8003aac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f383 8810 	msr	PRIMASK, r3
}
 8003ab4:	bf00      	nop

    // [] Critical Section  -  
    __set_PRIMASK(primask);
}
 8003ab6:	3728      	adds	r7, #40	@ 0x28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	0801efdc 	.word	0x0801efdc
 8003ac0:	0801ef9c 	.word	0x0801ef9c
 8003ac4:	0801f3bc 	.word	0x0801f3bc
 8003ac8:	2400278c 	.word	0x2400278c

08003acc <Sensor_GetData>:

const SensorData_t* Sensor_GetData(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
    return &sensor_data;
 8003ad0:	4b02      	ldr	r3, [pc, #8]	@ (8003adc <Sensor_GetData+0x10>)
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	2400278c 	.word	0x2400278c

08003ae0 <Sensor_GetTemperature_ISR>:
 * @brief   (ISR-safe , mutex )
 * @note ISR      
 * @warning    
 */
int32_t Sensor_GetTemperature_ISR(uint8_t ch, float *temp_c)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	6039      	str	r1, [r7, #0]
 8003aea:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH || temp_c == NULL) {
 8003aec:	79fb      	ldrb	r3, [r7, #7]
 8003aee:	2b05      	cmp	r3, #5
 8003af0:	d802      	bhi.n	8003af8 <Sensor_GetTemperature_ISR+0x18>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d102      	bne.n	8003afe <Sensor_GetTemperature_ISR+0x1e>
        return -1;
 8003af8:	f04f 33ff 	mov.w	r3, #4294967295
 8003afc:	e013      	b.n	8003b26 <Sensor_GetTemperature_ISR+0x46>
    }

    if (sensor_data.adc.sensor_fault[ch]) {
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	4a0c      	ldr	r2, [pc, #48]	@ (8003b34 <Sensor_GetTemperature_ISR+0x54>)
 8003b02:	4413      	add	r3, r2
 8003b04:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <Sensor_GetTemperature_ISR+0x32>
        return -1;
 8003b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b10:	e009      	b.n	8003b26 <Sensor_GetTemperature_ISR+0x46>
    }

    //   (float 32 -  )
    *temp_c = sensor_data.adc.temp_c[ch];
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	4a07      	ldr	r2, [pc, #28]	@ (8003b34 <Sensor_GetTemperature_ISR+0x54>)
 8003b16:	3312      	adds	r3, #18
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	601a      	str	r2, [r3, #0]
    return 0;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	2400278c 	.word	0x2400278c

08003b38 <u16le>:

/**
 * @brief Little-Endian 16 
 */
static inline uint16_t u16le(const uint8_t *p)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
    return (uint16_t)p[1] | ((uint16_t)p[0] << 8);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3301      	adds	r3, #1
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	b21a      	sxth	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	b21b      	sxth	r3, r3
 8003b4e:	021b      	lsls	r3, r3, #8
 8003b50:	b21b      	sxth	r3, r3
 8003b52:	4313      	orrs	r3, r2
 8003b54:	b21b      	sxth	r3, r3
 8003b56:	b29b      	uxth	r3, r3
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <temp_raw_to_celsius>:
/**
 * @brief ADC Raw   
 * @details TMP235: V_out = 1.25V + (T_C  5mV/C), ADC 16-bit, Vref=3.3V
 */
static float temp_raw_to_celsius(uint16_t adc_val)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	80fb      	strh	r3, [r7, #6]
    // ADC   (0~65535  0~3.3V)
    float voltage = ((float)adc_val / 65535.0f) * 3.3f;
 8003b6e:	88fb      	ldrh	r3, [r7, #6]
 8003b70:	ee07 3a90 	vmov	s15, r3
 8003b74:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b78:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003bb8 <temp_raw_to_celsius+0x54>
 8003b7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b80:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003bbc <temp_raw_to_celsius+0x58>
 8003b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b88:	edc7 7a03 	vstr	s15, [r7, #12]

    //   
    float temp_c = (voltage - 1.25f) / 0.005f;
 8003b8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b90:	eeb7 7a04 	vmov.f32	s14, #116	@ 0x3fa00000  1.250
 8003b94:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8003b98:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8003bc0 <temp_raw_to_celsius+0x5c>
 8003b9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ba0:	edc7 7a02 	vstr	s15, [r7, #8]

    return temp_c;
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	ee07 3a90 	vmov	s15, r3
}
 8003baa:	eeb0 0a67 	vmov.f32	s0, s15
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	477fff00 	.word	0x477fff00
 8003bbc:	40533333 	.word	0x40533333
 8003bc0:	3ba3d70a 	.word	0x3ba3d70a

08003bc4 <check_temp_sensor_fault>:
/**
 * @brief    
 * @details : -40C ~ 125C
 */
static void check_temp_sensor_fault(uint8_t ch, float temp)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b0a8      	sub	sp, #160	@ 0xa0
 8003bc8:	af06      	add	r7, sp, #24
 8003bca:	4603      	mov	r3, r0
 8003bcc:	ed87 0a00 	vstr	s0, [r7]
 8003bd0:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003bd2:	79fb      	ldrb	r3, [r7, #7]
 8003bd4:	2b05      	cmp	r3, #5
 8003bd6:	d85c      	bhi.n	8003c92 <check_temp_sensor_fault+0xce>
        return;
    }

    if (temp < TEMP_MIN_VALID || temp > TEMP_MAX_VALID) {
 8003bd8:	edd7 7a00 	vldr	s15, [r7]
 8003bdc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8003c9c <check_temp_sensor_fault+0xd8>
 8003be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be8:	d408      	bmi.n	8003bfc <check_temp_sensor_fault+0x38>
 8003bea:	edd7 7a00 	vldr	s15, [r7]
 8003bee:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003ca0 <check_temp_sensor_fault+0xdc>
 8003bf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfa:	dd2a      	ble.n	8003c52 <check_temp_sensor_fault+0x8e>
        //  
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003bfc:	79fb      	ldrb	r3, [r7, #7]
 8003bfe:	4a29      	ldr	r2, [pc, #164]	@ (8003ca4 <check_temp_sensor_fault+0xe0>)
 8003c00:	4413      	add	r3, r2
 8003c02:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d144      	bne.n	8003c94 <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 1;
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	4a25      	ldr	r2, [pc, #148]	@ (8003ca4 <check_temp_sensor_fault+0xe0>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

            //   ( 1)
            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg),
 8003c16:	79f9      	ldrb	r1, [r7, #7]
 8003c18:	edd7 7a00 	vldr	s15, [r7]
 8003c1c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c20:	f107 0008 	add.w	r0, r7, #8
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	4b1f      	ldr	r3, [pc, #124]	@ (8003ca8 <check_temp_sensor_fault+0xe4>)
 8003c2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c2e:	f04f 0200 	mov.w	r2, #0
 8003c32:	4b1e      	ldr	r3, [pc, #120]	@ (8003cac <check_temp_sensor_fault+0xe8>)
 8003c34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c38:	ed8d 7b00 	vstr	d7, [sp]
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003cb0 <check_temp_sensor_fault+0xec>)
 8003c40:	2180      	movs	r1, #128	@ 0x80
 8003c42:	f016 ff03 	bl	801aa4c <sniprintf>
                     "TEMP_FAULT: CH%u = %.1fC (Range: %.0f~%.0f)\r\n",
                     ch, temp, TEMP_MIN_VALID, TEMP_MAX_VALID);
            LogFifo_Push(msg);
 8003c46:	f107 0308 	add.w	r3, r7, #8
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fd ff5c 	bl	8001b08 <LogFifo_Push>
        if (!sensor_data.adc.sensor_fault[ch]) {
 8003c50:	e020      	b.n	8003c94 <check_temp_sensor_fault+0xd0>
        }
    } else {
        //  
        if (sensor_data.adc.sensor_fault[ch]) {
 8003c52:	79fb      	ldrb	r3, [r7, #7]
 8003c54:	4a13      	ldr	r2, [pc, #76]	@ (8003ca4 <check_temp_sensor_fault+0xe0>)
 8003c56:	4413      	add	r3, r2
 8003c58:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d019      	beq.n	8003c94 <check_temp_sensor_fault+0xd0>
            sensor_data.adc.sensor_fault[ch] = 0;
 8003c60:	79fb      	ldrb	r3, [r7, #7]
 8003c62:	4a10      	ldr	r2, [pc, #64]	@ (8003ca4 <check_temp_sensor_fault+0xe0>)
 8003c64:	4413      	add	r3, r2
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

            char msg[MAX_LOG_MSG_LEN];
            snprintf(msg, sizeof(msg), "TEMP_OK: CH%u = %.1fC\r\n", ch, temp);
 8003c6c:	79fb      	ldrb	r3, [r7, #7]
 8003c6e:	edd7 7a00 	vldr	s15, [r7]
 8003c72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003c76:	f107 0008 	add.w	r0, r7, #8
 8003c7a:	ed8d 7b00 	vstr	d7, [sp]
 8003c7e:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb4 <check_temp_sensor_fault+0xf0>)
 8003c80:	2180      	movs	r1, #128	@ 0x80
 8003c82:	f016 fee3 	bl	801aa4c <sniprintf>
            LogFifo_Push(msg);
 8003c86:	f107 0308 	add.w	r3, r7, #8
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fd ff3c 	bl	8001b08 <LogFifo_Push>
 8003c90:	e000      	b.n	8003c94 <check_temp_sensor_fault+0xd0>
        return;
 8003c92:	bf00      	nop
        }
    }
}
 8003c94:	3788      	adds	r7, #136	@ 0x88
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	c2200000 	.word	0xc2200000
 8003ca0:	42fa0000 	.word	0x42fa0000
 8003ca4:	2400278c 	.word	0x2400278c
 8003ca8:	405f4000 	.word	0x405f4000
 8003cac:	c0440000 	.word	0xc0440000
 8003cb0:	0801efec 	.word	0x0801efec
 8003cb4:	0801f01c 	.word	0x0801f01c

08003cb8 <apply_outlier_filter>:
 * @param new_temp    (C)
 * @return   (C) -    
 * @details    10C        
 */
static float apply_outlier_filter(uint8_t ch, float new_temp)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b0aa      	sub	sp, #168	@ 0xa8
 8003cbc:	af06      	add	r7, sp, #24
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	ed87 0a00 	vstr	s0, [r7]
 8003cc4:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003cc6:	79fb      	ldrb	r3, [r7, #7]
 8003cc8:	2b05      	cmp	r3, #5
 8003cca:	d901      	bls.n	8003cd0 <apply_outlier_filter+0x18>
        return new_temp;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	e067      	b.n	8003da0 <apply_outlier_filter+0xe8>
    }

    //         
    if (temp_last_valid[ch] == 0.0f) {
 8003cd0:	79fb      	ldrb	r3, [r7, #7]
 8003cd2:	4a37      	ldr	r2, [pc, #220]	@ (8003db0 <apply_outlier_filter+0xf8>)
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	edd3 7a00 	vldr	s15, [r3]
 8003cdc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce4:	d107      	bne.n	8003cf6 <apply_outlier_filter+0x3e>
        temp_last_valid[ch] = new_temp;
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	4a31      	ldr	r2, [pc, #196]	@ (8003db0 <apply_outlier_filter+0xf8>)
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	4413      	add	r3, r2
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	601a      	str	r2, [r3, #0]
        return new_temp;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	e054      	b.n	8003da0 <apply_outlier_filter+0xe8>
    }

    //    
    float delta = new_temp - temp_last_valid[ch];
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8003db0 <apply_outlier_filter+0xf8>)
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	edd3 7a00 	vldr	s15, [r3]
 8003d02:	ed97 7a00 	vldr	s14, [r7]
 8003d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d0a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    float abs_delta = (delta > 0) ? delta : -delta;  // 
 8003d0e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003d12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d1a:	dd02      	ble.n	8003d22 <apply_outlier_filter+0x6a>
 8003d1c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003d20:	e003      	b.n	8003d2a <apply_outlier_filter+0x72>
 8003d22:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8003d26:	eef1 7a67 	vneg.f32	s15, s15
 8003d2a:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    // 10C    
    if (abs_delta > TEMP_OUTLIER_THRESHOLD) {
 8003d2e:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8003d32:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d3e:	dd28      	ble.n	8003d92 <apply_outlier_filter+0xda>
        //  -   
        char msg[MAX_LOG_MSG_LEN];
        snprintf(msg, sizeof(msg),
 8003d40:	79fa      	ldrb	r2, [r7, #7]
 8003d42:	edd7 7a00 	vldr	s15, [r7]
 8003d46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 "TEMP_OUTLIER: CH%u = %.1fC (prev=%.1fC, delta=%.1fC)\r\n",
                 ch, new_temp, temp_last_valid[ch], delta);
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	4918      	ldr	r1, [pc, #96]	@ (8003db0 <apply_outlier_filter+0xf8>)
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	edd3 6a00 	vldr	s13, [r3]
        snprintf(msg, sizeof(msg),
 8003d56:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003d5a:	edd7 5a23 	vldr	s11, [r7, #140]	@ 0x8c
 8003d5e:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003d62:	f107 0008 	add.w	r0, r7, #8
 8003d66:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003d6a:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003d6e:	ed8d 7b00 	vstr	d7, [sp]
 8003d72:	4613      	mov	r3, r2
 8003d74:	4a0f      	ldr	r2, [pc, #60]	@ (8003db4 <apply_outlier_filter+0xfc>)
 8003d76:	2180      	movs	r1, #128	@ 0x80
 8003d78:	f016 fe68 	bl	801aa4c <sniprintf>
        LogFifo_Push(msg);
 8003d7c:	f107 0308 	add.w	r3, r7, #8
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fd fec1 	bl	8001b08 <LogFifo_Push>

        return temp_last_valid[ch];  //    
 8003d86:	79fb      	ldrb	r3, [r7, #7]
 8003d88:	4a09      	ldr	r2, [pc, #36]	@ (8003db0 <apply_outlier_filter+0xf8>)
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	e006      	b.n	8003da0 <apply_outlier_filter+0xe8>
    }

    //     -   
    temp_last_valid[ch] = new_temp;
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	4a06      	ldr	r2, [pc, #24]	@ (8003db0 <apply_outlier_filter+0xf8>)
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	601a      	str	r2, [r3, #0]
    return new_temp;
 8003d9e:	683b      	ldr	r3, [r7, #0]
}
 8003da0:	ee07 3a90 	vmov	s15, r3
 8003da4:	eeb0 0a67 	vmov.f32	s0, s15
 8003da8:	3790      	adds	r7, #144	@ 0x90
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	24002888 	.word	0x24002888
 8003db4:	0801f038 	.word	0x0801f038

08003db8 <apply_moving_average_filter>:
 * @param ch    (0~5)
 * @param new_temp    (C)
 * @return   (C)
 */
static float apply_moving_average_filter(uint8_t ch, float new_temp)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	ed87 0a00 	vstr	s0, [r7]
 8003dc4:	71fb      	strb	r3, [r7, #7]
    if (ch >= SENSOR_TEMP_CH) {
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
 8003dc8:	2b05      	cmp	r3, #5
 8003dca:	d902      	bls.n	8003dd2 <apply_moving_average_filter+0x1a>
        return new_temp;
 8003dcc:	edd7 7a00 	vldr	s15, [r7]
 8003dd0:	e055      	b.n	8003e7e <apply_moving_average_filter+0xc6>
    }

    //    
    temp_filter_buffer[ch][temp_filter_index[ch]] = new_temp;
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	79fa      	ldrb	r2, [r7, #7]
 8003dd6:	492d      	ldr	r1, [pc, #180]	@ (8003e8c <apply_moving_average_filter+0xd4>)
 8003dd8:	5c8a      	ldrb	r2, [r1, r2]
 8003dda:	4611      	mov	r1, r2
 8003ddc:	4a2c      	ldr	r2, [pc, #176]	@ (8003e90 <apply_moving_average_filter+0xd8>)
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	4413      	add	r3, r2
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	601a      	str	r2, [r3, #0]

    //   ( )
    temp_filter_index[ch]++;
 8003dea:	79fb      	ldrb	r3, [r7, #7]
 8003dec:	4a27      	ldr	r2, [pc, #156]	@ (8003e8c <apply_moving_average_filter+0xd4>)
 8003dee:	5cd2      	ldrb	r2, [r2, r3]
 8003df0:	3201      	adds	r2, #1
 8003df2:	b2d1      	uxtb	r1, r2
 8003df4:	4a25      	ldr	r2, [pc, #148]	@ (8003e8c <apply_moving_average_filter+0xd4>)
 8003df6:	54d1      	strb	r1, [r2, r3]
    if (temp_filter_index[ch] >= TEMP_FILTER_SIZE) {
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	4a24      	ldr	r2, [pc, #144]	@ (8003e8c <apply_moving_average_filter+0xd4>)
 8003dfc:	5cd3      	ldrb	r3, [r2, r3]
 8003dfe:	2b03      	cmp	r3, #3
 8003e00:	d907      	bls.n	8003e12 <apply_moving_average_filter+0x5a>
        temp_filter_index[ch] = 0;
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	4a21      	ldr	r2, [pc, #132]	@ (8003e8c <apply_moving_average_filter+0xd4>)
 8003e06:	2100      	movs	r1, #0
 8003e08:	54d1      	strb	r1, [r2, r3]
        temp_filter_filled[ch] = 1;  //   
 8003e0a:	79fb      	ldrb	r3, [r7, #7]
 8003e0c:	4a21      	ldr	r2, [pc, #132]	@ (8003e94 <apply_moving_average_filter+0xdc>)
 8003e0e:	2101      	movs	r1, #1
 8003e10:	54d1      	strb	r1, [r2, r3]
    }

    //  
    float sum = 0.0f;
 8003e12:	f04f 0300 	mov.w	r3, #0
 8003e16:	60fb      	str	r3, [r7, #12]
    uint8_t count = temp_filter_filled[ch] ? TEMP_FILTER_SIZE : temp_filter_index[ch];
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	4a1e      	ldr	r2, [pc, #120]	@ (8003e94 <apply_moving_average_filter+0xdc>)
 8003e1c:	5cd3      	ldrb	r3, [r2, r3]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d103      	bne.n	8003e2a <apply_moving_average_filter+0x72>
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	4a19      	ldr	r2, [pc, #100]	@ (8003e8c <apply_moving_average_filter+0xd4>)
 8003e26:	5cd3      	ldrb	r3, [r2, r3]
 8003e28:	e000      	b.n	8003e2c <apply_moving_average_filter+0x74>
 8003e2a:	2304      	movs	r3, #4
 8003e2c:	72bb      	strb	r3, [r7, #10]

    for (uint8_t i = 0; i < count; i++) {
 8003e2e:	2300      	movs	r3, #0
 8003e30:	72fb      	strb	r3, [r7, #11]
 8003e32:	e011      	b.n	8003e58 <apply_moving_average_filter+0xa0>
        sum += temp_filter_buffer[ch][i];
 8003e34:	79fa      	ldrb	r2, [r7, #7]
 8003e36:	7afb      	ldrb	r3, [r7, #11]
 8003e38:	4915      	ldr	r1, [pc, #84]	@ (8003e90 <apply_moving_average_filter+0xd8>)
 8003e3a:	0092      	lsls	r2, r2, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	edd3 7a00 	vldr	s15, [r3]
 8003e46:	ed97 7a03 	vldr	s14, [r7, #12]
 8003e4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e4e:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < count; i++) {
 8003e52:	7afb      	ldrb	r3, [r7, #11]
 8003e54:	3301      	adds	r3, #1
 8003e56:	72fb      	strb	r3, [r7, #11]
 8003e58:	7afa      	ldrb	r2, [r7, #11]
 8003e5a:	7abb      	ldrb	r3, [r7, #10]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d3e9      	bcc.n	8003e34 <apply_moving_average_filter+0x7c>
    }

    return (count > 0) ? (sum / (float)count) : new_temp;
 8003e60:	7abb      	ldrb	r3, [r7, #10]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d009      	beq.n	8003e7a <apply_moving_average_filter+0xc2>
 8003e66:	7abb      	ldrb	r3, [r7, #10]
 8003e68:	ee07 3a90 	vmov	s15, r3
 8003e6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e70:	edd7 6a03 	vldr	s13, [r7, #12]
 8003e74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e78:	e001      	b.n	8003e7e <apply_moving_average_filter+0xc6>
 8003e7a:	edd7 7a00 	vldr	s15, [r7]
}
 8003e7e:	eeb0 0a67 	vmov.f32	s0, s15
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	24002878 	.word	0x24002878
 8003e90:	24002818 	.word	0x24002818
 8003e94:	24002880 	.word	0x24002880

08003e98 <Sensor_GetCAN1RxCount>:

/* ========== DEBUG Functions ========== */

uint32_t Sensor_GetCAN1RxCount(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
    return can1_rx_count;
 8003e9c:	4b03      	ldr	r3, [pc, #12]	@ (8003eac <Sensor_GetCAN1RxCount+0x14>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	240028a0 	.word	0x240028a0

08003eb0 <Sensor_GetCAN2RxCount>:

uint32_t Sensor_GetCAN2RxCount(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
    return can2_rx_count;
 8003eb4:	4b03      	ldr	r3, [pc, #12]	@ (8003ec4 <Sensor_GetCAN2RxCount+0x14>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	240028a4 	.word	0x240028a4

08003ec8 <SMA_Init>:
static float SMA_CalculateFanDuty(float current_temp, float target_temp);

/* ========== Public Functions ========== */

void SMA_Init(uint32_t control_period_ms)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
    memset(&sma_ctrl, 0, sizeof(SMA_Controller_t));
 8003ed0:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	480b      	ldr	r0, [pc, #44]	@ (8003f04 <SMA_Init+0x3c>)
 8003ed8:	f016 ff52 	bl	801ad80 <memset>
    sma_ctrl.control_period_ms = control_period_ms;
 8003edc:	4a09      	ldr	r2, [pc, #36]	@ (8003f04 <SMA_Init+0x3c>)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198

    SMA_InitChannels();
 8003ee4:	f000 fb26 	bl	8004534 <SMA_InitChannels>
    SMA_InitPWM();
 8003ee8:	f000 fae8 	bl	80044bc <SMA_InitPWM>

    sma_ctrl.initialized = 1;
 8003eec:	4b05      	ldr	r3, [pc, #20]	@ (8003f04 <SMA_Init+0x3c>)
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c

    REPORT_INFO_MSG("SMA Actuator Controller Initialized (RTOS)");
 8003ef4:	4804      	ldr	r0, [pc, #16]	@ (8003f08 <SMA_Init+0x40>)
 8003ef6:	f7fd fe07 	bl	8001b08 <LogFifo_Push>
}
 8003efa:	bf00      	nop
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	240028a8 	.word	0x240028a8
 8003f08:	0801f078 	.word	0x0801f078

08003f0c <SMA_SetMode>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetMode(uint8_t ch, SMA_ControlMode_t mode)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af02      	add	r7, sp, #8
 8003f12:	4603      	mov	r3, r0
 8003f14:	460a      	mov	r2, r1
 8003f16:	71fb      	strb	r3, [r7, #7]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	71bb      	strb	r3, [r7, #6]
    if (ch >= SMA_MAX_CHANNELS) {
 8003f1c:	79fb      	ldrb	r3, [r7, #7]
 8003f1e:	2b05      	cmp	r3, #5
 8003f20:	d90a      	bls.n	8003f38 <SMA_SetMode+0x2c>
        REPORT_ERROR_MSG("Invalid channel");
 8003f22:	4b19      	ldr	r3, [pc, #100]	@ (8003f88 <SMA_SetMode+0x7c>)
 8003f24:	9300      	str	r3, [sp, #0]
 8003f26:	2300      	movs	r3, #0
 8003f28:	2249      	movs	r2, #73	@ 0x49
 8003f2a:	4918      	ldr	r1, [pc, #96]	@ (8003f8c <SMA_SetMode+0x80>)
 8003f2c:	4818      	ldr	r0, [pc, #96]	@ (8003f90 <SMA_SetMode+0x84>)
 8003f2e:	f7fd fd93 	bl	8001a58 <ReportError>
        return -1;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295
 8003f36:	e022      	b.n	8003f7e <SMA_SetMode+0x72>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003f38:	79fa      	ldrb	r2, [r7, #7]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	011b      	lsls	r3, r3, #4
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4a14      	ldr	r2, [pc, #80]	@ (8003f94 <SMA_SetMode+0x88>)
 8003f44:	4413      	add	r3, r2
 8003f46:	60fb      	str	r3, [r7, #12]

    if (channel->mode != mode) {
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	781b      	ldrb	r3, [r3, #0]
 8003f4c:	79ba      	ldrb	r2, [r7, #6]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d011      	beq.n	8003f76 <SMA_SetMode+0x6a>
        SMA_PID_Reset(&channel->pid);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	3318      	adds	r3, #24
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 fdbe 	bl	8004ad8 <SMA_PID_Reset>

        if (mode == SMA_MODE_DISABLED) {
 8003f5c:	79bb      	ldrb	r3, [r7, #6]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d109      	bne.n	8003f76 <SMA_SetMode+0x6a>
            SMA_SetHardwarePWM(ch, 0.0f);
 8003f62:	79fb      	ldrb	r3, [r7, #7]
 8003f64:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8003f98 <SMA_SetMode+0x8c>
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fca5 	bl	80048b8 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f04f 0200 	mov.w	r2, #0
 8003f74:	60da      	str	r2, [r3, #12]
        }
    }

    channel->mode = mode;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	79ba      	ldrb	r2, [r7, #6]
 8003f7a:	701a      	strb	r2, [r3, #0]
    return 0;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	0801f0c0 	.word	0x0801f0c0
 8003f8c:	0801f0a4 	.word	0x0801f0a4
 8003f90:	0801f400 	.word	0x0801f400
 8003f94:	240028a8 	.word	0x240028a8
 8003f98:	00000000 	.word	0x00000000

08003f9c <SMA_SetPWM>:
/**
 * @brief  PWM 
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPWM(uint8_t ch, float duty_pct)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af02      	add	r7, sp, #8
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	ed87 0a00 	vstr	s0, [r7]
 8003fa8:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8003faa:	79fb      	ldrb	r3, [r7, #7]
 8003fac:	2b05      	cmp	r3, #5
 8003fae:	d90a      	bls.n	8003fc6 <SMA_SetPWM+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8003fb0:	4b24      	ldr	r3, [pc, #144]	@ (8004044 <SMA_SetPWM+0xa8>)
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	2263      	movs	r2, #99	@ 0x63
 8003fb8:	4923      	ldr	r1, [pc, #140]	@ (8004048 <SMA_SetPWM+0xac>)
 8003fba:	4824      	ldr	r0, [pc, #144]	@ (800404c <SMA_SetPWM+0xb0>)
 8003fbc:	f7fd fd4c 	bl	8001a58 <ReportError>
        return -1;
 8003fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc4:	e03a      	b.n	800403c <SMA_SetPWM+0xa0>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8003fc6:	79fa      	ldrb	r2, [r7, #7]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	4413      	add	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8004050 <SMA_SetPWM+0xb4>)
 8003fd2:	4413      	add	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

    if (channel->mode != SMA_MODE_OPEN_LOOP) {
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d00a      	beq.n	8003ff4 <SMA_SetPWM+0x58>
        REPORT_ERROR_MSG("Not in OPEN_LOOP mode");
 8003fde:	4b1d      	ldr	r3, [pc, #116]	@ (8004054 <SMA_SetPWM+0xb8>)
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	226a      	movs	r2, #106	@ 0x6a
 8003fe6:	4918      	ldr	r1, [pc, #96]	@ (8004048 <SMA_SetPWM+0xac>)
 8003fe8:	4818      	ldr	r0, [pc, #96]	@ (800404c <SMA_SetPWM+0xb0>)
 8003fea:	f7fd fd35 	bl	8001a58 <ReportError>
        return -1;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff2:	e023      	b.n	800403c <SMA_SetPWM+0xa0>
    }

    if (channel->overtemp_flag) {
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <SMA_SetPWM+0x78>
        REPORT_ERROR_MSG("Overtemp - PWM disabled");
 8003ffe:	4b16      	ldr	r3, [pc, #88]	@ (8004058 <SMA_SetPWM+0xbc>)
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	2300      	movs	r3, #0
 8004004:	226f      	movs	r2, #111	@ 0x6f
 8004006:	4910      	ldr	r1, [pc, #64]	@ (8004048 <SMA_SetPWM+0xac>)
 8004008:	4810      	ldr	r0, [pc, #64]	@ (800404c <SMA_SetPWM+0xb0>)
 800400a:	f7fd fd25 	bl	8001a58 <ReportError>
        return -1;
 800400e:	f04f 33ff 	mov.w	r3, #4294967295
 8004012:	e013      	b.n	800403c <SMA_SetPWM+0xa0>
    }

    duty_pct = SMA_Clamp(duty_pct, SMA_PWM_MIN, SMA_PWM_MAX);
 8004014:	ed9f 1a11 	vldr	s2, [pc, #68]	@ 800405c <SMA_SetPWM+0xc0>
 8004018:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8004060 <SMA_SetPWM+0xc4>
 800401c:	ed97 0a00 	vldr	s0, [r7]
 8004020:	f000 fc20 	bl	8004864 <SMA_Clamp>
 8004024:	ed87 0a00 	vstr	s0, [r7]

    channel->pwm_duty = duty_pct;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, duty_pct);
 800402e:	79fb      	ldrb	r3, [r7, #7]
 8004030:	ed97 0a00 	vldr	s0, [r7]
 8004034:	4618      	mov	r0, r3
 8004036:	f000 fc3f 	bl	80048b8 <SMA_SetHardwarePWM>

    return 0;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	0801f0c0 	.word	0x0801f0c0
 8004048:	0801f0a4 	.word	0x0801f0a4
 800404c:	0801f40c 	.word	0x0801f40c
 8004050:	240028a8 	.word	0x240028a8
 8004054:	0801f0d0 	.word	0x0801f0d0
 8004058:	0801f0e8 	.word	0x0801f0e8
 800405c:	42c80000 	.word	0x42c80000
 8004060:	00000000 	.word	0x00000000

08004064 <SMA_SetTargetTemp>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetTemp(uint8_t ch, float temp_c)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af02      	add	r7, sp, #8
 800406a:	4603      	mov	r3, r0
 800406c:	ed87 0a00 	vstr	s0, [r7]
 8004070:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8004072:	79fb      	ldrb	r3, [r7, #7]
 8004074:	2b05      	cmp	r3, #5
 8004076:	d90a      	bls.n	800408e <SMA_SetTargetTemp+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8004078:	4b1f      	ldr	r3, [pc, #124]	@ (80040f8 <SMA_SetTargetTemp+0x94>)
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	2300      	movs	r3, #0
 800407e:	2282      	movs	r2, #130	@ 0x82
 8004080:	491e      	ldr	r1, [pc, #120]	@ (80040fc <SMA_SetTargetTemp+0x98>)
 8004082:	481f      	ldr	r0, [pc, #124]	@ (8004100 <SMA_SetTargetTemp+0x9c>)
 8004084:	f7fd fce8 	bl	8001a58 <ReportError>
        return -1;
 8004088:	f04f 33ff 	mov.w	r3, #4294967295
 800408c:	e02f      	b.n	80040ee <SMA_SetTargetTemp+0x8a>
    }

    if (temp_c < SMA_TEMP_MIN || temp_c > SMA_TEMP_MAX_SAFE) {
 800408e:	edd7 7a00 	vldr	s15, [r7]
 8004092:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800409a:	d408      	bmi.n	80040ae <SMA_SetTargetTemp+0x4a>
 800409c:	edd7 7a00 	vldr	s15, [r7]
 80040a0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8004104 <SMA_SetTargetTemp+0xa0>
 80040a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040ac:	dd0a      	ble.n	80040c4 <SMA_SetTargetTemp+0x60>
        REPORT_ERROR_MSG("Target temp out of range");
 80040ae:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <SMA_SetTargetTemp+0xa4>)
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	2300      	movs	r3, #0
 80040b4:	2287      	movs	r2, #135	@ 0x87
 80040b6:	4911      	ldr	r1, [pc, #68]	@ (80040fc <SMA_SetTargetTemp+0x98>)
 80040b8:	4811      	ldr	r0, [pc, #68]	@ (8004100 <SMA_SetTargetTemp+0x9c>)
 80040ba:	f7fd fccd 	bl	8001a58 <ReportError>
        return -1;
 80040be:	f04f 33ff 	mov.w	r3, #4294967295
 80040c2:	e014      	b.n	80040ee <SMA_SetTargetTemp+0x8a>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80040c4:	79fa      	ldrb	r2, [r7, #7]
 80040c6:	4613      	mov	r3, r2
 80040c8:	011b      	lsls	r3, r3, #4
 80040ca:	4413      	add	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	4a0f      	ldr	r2, [pc, #60]	@ (800410c <SMA_SetTargetTemp+0xa8>)
 80040d0:	4413      	add	r3, r2
 80040d2:	60fb      	str	r3, [r7, #12]
    channel->target_temp = temp_c;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	605a      	str	r2, [r3, #4]

    if (channel->mode != SMA_MODE_TEMP_CONTROL) {
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d004      	beq.n	80040ec <SMA_SetTargetTemp+0x88>
        SMA_SetMode(ch, SMA_MODE_TEMP_CONTROL);
 80040e2:	79fb      	ldrb	r3, [r7, #7]
 80040e4:	2102      	movs	r1, #2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff ff10 	bl	8003f0c <SMA_SetMode>
    }

    return 0;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	0801f0c0 	.word	0x0801f0c0
 80040fc:	0801f0a4 	.word	0x0801f0a4
 8004100:	0801f418 	.word	0x0801f418
 8004104:	42c80000 	.word	0x42c80000
 8004108:	0801f100 	.word	0x0801f100
 800410c:	240028a8 	.word	0x240028a8

08004110 <SMA_SetTargetForce>:
/**
 * @brief   
 * @note  smaChannelMutex    
 */
int32_t SMA_SetTargetForce(uint8_t ch, float force_n)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af02      	add	r7, sp, #8
 8004116:	4603      	mov	r3, r0
 8004118:	ed87 0a00 	vstr	s0, [r7]
 800411c:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	2b05      	cmp	r3, #5
 8004122:	d90a      	bls.n	800413a <SMA_SetTargetForce+0x2a>
        REPORT_ERROR_MSG("Invalid channel");
 8004124:	4b1a      	ldr	r3, [pc, #104]	@ (8004190 <SMA_SetTargetForce+0x80>)
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	2300      	movs	r3, #0
 800412a:	229c      	movs	r2, #156	@ 0x9c
 800412c:	4919      	ldr	r1, [pc, #100]	@ (8004194 <SMA_SetTargetForce+0x84>)
 800412e:	481a      	ldr	r0, [pc, #104]	@ (8004198 <SMA_SetTargetForce+0x88>)
 8004130:	f7fd fc92 	bl	8001a58 <ReportError>
        return -1;
 8004134:	f04f 33ff 	mov.w	r3, #4294967295
 8004138:	e026      	b.n	8004188 <SMA_SetTargetForce+0x78>
    }

    if (force_n < 0.0f) {
 800413a:	edd7 7a00 	vldr	s15, [r7]
 800413e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004146:	d50a      	bpl.n	800415e <SMA_SetTargetForce+0x4e>
        REPORT_ERROR_MSG("Target force must be positive");
 8004148:	4b14      	ldr	r3, [pc, #80]	@ (800419c <SMA_SetTargetForce+0x8c>)
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	2300      	movs	r3, #0
 800414e:	22a1      	movs	r2, #161	@ 0xa1
 8004150:	4910      	ldr	r1, [pc, #64]	@ (8004194 <SMA_SetTargetForce+0x84>)
 8004152:	4811      	ldr	r0, [pc, #68]	@ (8004198 <SMA_SetTargetForce+0x88>)
 8004154:	f7fd fc80 	bl	8001a58 <ReportError>
        return -1;
 8004158:	f04f 33ff 	mov.w	r3, #4294967295
 800415c:	e014      	b.n	8004188 <SMA_SetTargetForce+0x78>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800415e:	79fa      	ldrb	r2, [r7, #7]
 8004160:	4613      	mov	r3, r2
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	4413      	add	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4a0d      	ldr	r2, [pc, #52]	@ (80041a0 <SMA_SetTargetForce+0x90>)
 800416a:	4413      	add	r3, r2
 800416c:	60fb      	str	r3, [r7, #12]
    channel->target_force = force_n;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	611a      	str	r2, [r3, #16]

    if (channel->mode != SMA_MODE_FORCE_CONTROL) {
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	2b03      	cmp	r3, #3
 800417a:	d004      	beq.n	8004186 <SMA_SetTargetForce+0x76>
        SMA_SetMode(ch, SMA_MODE_FORCE_CONTROL);
 800417c:	79fb      	ldrb	r3, [r7, #7]
 800417e:	2103      	movs	r1, #3
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fec3 	bl	8003f0c <SMA_SetMode>
    }

    return 0;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	0801f0c0 	.word	0x0801f0c0
 8004194:	0801f0a4 	.word	0x0801f0a4
 8004198:	0801f42c 	.word	0x0801f42c
 800419c:	0801f11c 	.word	0x0801f11c
 80041a0:	240028a8 	.word	0x240028a8

080041a4 <SMA_SetPIDGains>:
/**
 * @brief PID  
 * @note  smaChannelMutex    
 */
int32_t SMA_SetPIDGains(uint8_t ch, float kp, float ki, float kd)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af02      	add	r7, sp, #8
 80041aa:	4603      	mov	r3, r0
 80041ac:	ed87 0a02 	vstr	s0, [r7, #8]
 80041b0:	edc7 0a01 	vstr	s1, [r7, #4]
 80041b4:	ed87 1a00 	vstr	s2, [r7]
 80041b8:	73fb      	strb	r3, [r7, #15]
    if (ch >= SMA_MAX_CHANNELS) {
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
 80041bc:	2b05      	cmp	r3, #5
 80041be:	d90a      	bls.n	80041d6 <SMA_SetPIDGains+0x32>
        REPORT_ERROR_MSG("Invalid channel");
 80041c0:	4b12      	ldr	r3, [pc, #72]	@ (800420c <SMA_SetPIDGains+0x68>)
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	2300      	movs	r3, #0
 80041c6:	22b6      	movs	r2, #182	@ 0xb6
 80041c8:	4911      	ldr	r1, [pc, #68]	@ (8004210 <SMA_SetPIDGains+0x6c>)
 80041ca:	4812      	ldr	r0, [pc, #72]	@ (8004214 <SMA_SetPIDGains+0x70>)
 80041cc:	f7fd fc44 	bl	8001a58 <ReportError>
        return -1;
 80041d0:	f04f 33ff 	mov.w	r3, #4294967295
 80041d4:	e015      	b.n	8004202 <SMA_SetPIDGains+0x5e>
    }

    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80041d6:	7bfa      	ldrb	r2, [r7, #15]
 80041d8:	4613      	mov	r3, r2
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	4413      	add	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4a0d      	ldr	r2, [pc, #52]	@ (8004218 <SMA_SetPIDGains+0x74>)
 80041e2:	4413      	add	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]
    channel->pid.kp = kp;
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	68ba      	ldr	r2, [r7, #8]
 80041ea:	619a      	str	r2, [r3, #24]
    channel->pid.ki = ki;
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	61da      	str	r2, [r3, #28]
    channel->pid.kd = kd;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	621a      	str	r2, [r3, #32]
    channel->pid.integral = 0.0f;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	f04f 0200 	mov.w	r2, #0
 80041fe:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3718      	adds	r7, #24
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	0801f0c0 	.word	0x0801f0c0
 8004210:	0801f0a4 	.word	0x0801f0a4
 8004214:	0801f440 	.word	0x0801f440
 8004218:	240028a8 	.word	0x240028a8

0800421c <SMA_Update>:
 * @brief   (PID + PWM)
 * @note ControlTask ,  smaChannelMutex   
 * @note    SMA_UpdateFans()  
 */
void SMA_Update(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 8004222:	4b33      	ldr	r3, [pc, #204]	@ (80042f0 <SMA_Update+0xd4>)
 8004224:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004228:	2b00      	cmp	r3, #0
 800422a:	d05d      	beq.n	80042e8 <SMA_Update+0xcc>
        return;
    }

    float dt = (float)sma_ctrl.control_period_ms / 1000.0f;
 800422c:	4b30      	ldr	r3, [pc, #192]	@ (80042f0 <SMA_Update+0xd4>)
 800422e:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800423a:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80042f4 <SMA_Update+0xd8>
 800423e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004242:	edc7 7a02 	vstr	s15, [r7, #8]

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 8004246:	2300      	movs	r3, #0
 8004248:	73fb      	strb	r3, [r7, #15]
 800424a:	e049      	b.n	80042e0 <SMA_Update+0xc4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 800424c:	7bfa      	ldrb	r2, [r7, #15]
 800424e:	4613      	mov	r3, r2
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	4a26      	ldr	r2, [pc, #152]	@ (80042f0 <SMA_Update+0xd4>)
 8004258:	4413      	add	r3, r2
 800425a:	607b      	str	r3, [r7, #4]

        //    (ISR-safe  )
        float temp_c;
        if (Sensor_GetTemperature_ISR(ch, &temp_c) == 0) {
 800425c:	463a      	mov	r2, r7
 800425e:	7bfb      	ldrb	r3, [r7, #15]
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f7ff fc3c 	bl	8003ae0 <Sensor_GetTemperature_ISR>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d102      	bne.n	8004274 <SMA_Update+0x58>
            channel->current_temp = temp_c;
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	609a      	str	r2, [r3, #8]
        }

        //  
        SMA_SafetyCheck(ch);
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	4618      	mov	r0, r3
 8004278:	f000 fa94 	bl	80047a4 <SMA_SafetyCheck>

        //  
        switch (channel->mode) {
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	3b01      	subs	r3, #1
 8004282:	2b03      	cmp	r3, #3
 8004284:	d818      	bhi.n	80042b8 <SMA_Update+0x9c>
 8004286:	a201      	add	r2, pc, #4	@ (adr r2, 800428c <SMA_Update+0x70>)
 8004288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428c:	080042cf 	.word	0x080042cf
 8004290:	0800429d 	.word	0x0800429d
 8004294:	080042ab 	.word	0x080042ab
 8004298:	080042cf 	.word	0x080042cf
            case SMA_MODE_TEMP_CONTROL:
                SMA_UpdateTempControl(ch, dt);
 800429c:	7bfb      	ldrb	r3, [r7, #15]
 800429e:	ed97 0a02 	vldr	s0, [r7, #8]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 f9a0 	bl	80045e8 <SMA_UpdateTempControl>
                break;
 80042a8:	e012      	b.n	80042d0 <SMA_Update+0xb4>

            case SMA_MODE_FORCE_CONTROL:
                SMA_UpdateForceControl(ch, dt);
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	ed97 0a02 	vldr	s0, [r7, #8]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f000 fa17 	bl	80046e4 <SMA_UpdateForceControl>
                break;
 80042b6:	e00b      	b.n	80042d0 <SMA_Update+0xb4>
                //   
                break;

            case SMA_MODE_DISABLED:
            default:
                SMA_SetHardwarePWM(ch, 0.0f);
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80042f8 <SMA_Update+0xdc>
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fafa 	bl	80048b8 <SMA_SetHardwarePWM>
                channel->pwm_duty = 0.0f;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	60da      	str	r2, [r3, #12]
                break;
 80042cc:	e000      	b.n	80042d0 <SMA_Update+0xb4>
                break;
 80042ce:	bf00      	nop
        }

        channel->last_update_ms = HAL_GetTick();
 80042d0:	f001 fc3a 	bl	8005b48 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	639a      	str	r2, [r3, #56]	@ 0x38
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	3301      	adds	r3, #1
 80042de:	73fb      	strb	r3, [r7, #15]
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	2b05      	cmp	r3, #5
 80042e4:	d9b2      	bls.n	800424c <SMA_Update+0x30>
 80042e6:	e000      	b.n	80042ea <SMA_Update+0xce>
        return;
 80042e8:	bf00      	nop
    }
}
 80042ea:	3710      	adds	r7, #16
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	240028a8 	.word	0x240028a8
 80042f4:	447a0000 	.word	0x447a0000
 80042f8:	00000000 	.word	0x00000000

080042fc <SMA_UpdateFans>:
 * @brief    (I2C  )
 * @note ControlTask ,  i2cMutex   
 * @note SMA_Update()  I2C mutex   
 */
void SMA_UpdateFans(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
    if (!sma_ctrl.initialized) {
 8004302:	4b2b      	ldr	r3, [pc, #172]	@ (80043b0 <SMA_UpdateFans+0xb4>)
 8004304:	f893 319c 	ldrb.w	r3, [r3, #412]	@ 0x19c
 8004308:	2b00      	cmp	r3, #0
 800430a:	d04d      	beq.n	80043a8 <SMA_UpdateFans+0xac>
        return;
    }

    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800430c:	2300      	movs	r3, #0
 800430e:	73fb      	strb	r3, [r7, #15]
 8004310:	e046      	b.n	80043a0 <SMA_UpdateFans+0xa4>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004312:	7bfa      	ldrb	r2, [r7, #15]
 8004314:	4613      	mov	r3, r2
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	4413      	add	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4a24      	ldr	r2, [pc, #144]	@ (80043b0 <SMA_UpdateFans+0xb4>)
 800431e:	4413      	add	r3, r2
 8004320:	607b      	str	r3, [r7, #4]

        //      
        if (!channel->fan_auto_enable) {
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	d035      	beq.n	8004398 <SMA_UpdateFans+0x9c>
            continue;
        }

        //   
        if (channel->mode == SMA_MODE_DISABLED) {
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d10a      	bne.n	800434a <SMA_UpdateFans+0x4e>
            channel->fan_duty = 0.0f;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f04f 0200 	mov.w	r2, #0
 800433a:	63da      	str	r2, [r3, #60]	@ 0x3c
            Fan6_SetDuty(ch, 0.0f);
 800433c:	7bfb      	ldrb	r3, [r7, #15]
 800433e:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80043b4 <SMA_UpdateFans+0xb8>
 8004342:	4618      	mov	r0, r3
 8004344:	f7fd fe8c 	bl	8002060 <Fan6_SetDuty>
            continue;
 8004348:	e027      	b.n	800439a <SMA_UpdateFans+0x9e>
        }

        float fan_duty = 0.0f;
 800434a:	f04f 0300 	mov.w	r3, #0
 800434e:	60bb      	str	r3, [r7, #8]

        if (channel->mode == SMA_MODE_TEMP_CONTROL && channel->target_temp > 0.0f) {
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d115      	bne.n	8004384 <SMA_UpdateFans+0x88>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	edd3 7a01 	vldr	s15, [r3, #4]
 800435e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004366:	dd0d      	ble.n	8004384 <SMA_UpdateFans+0x88>
            fan_duty = SMA_CalculateFanDuty(channel->current_temp, channel->target_temp);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	edd3 7a02 	vldr	s15, [r3, #8]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	ed93 7a01 	vldr	s14, [r3, #4]
 8004374:	eef0 0a47 	vmov.f32	s1, s14
 8004378:	eeb0 0a67 	vmov.f32	s0, s15
 800437c:	f000 fbc2 	bl	8004b04 <SMA_CalculateFanDuty>
 8004380:	ed87 0a02 	vstr	s0, [r7, #8]
        }

        channel->fan_duty = fan_duty;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	63da      	str	r2, [r3, #60]	@ 0x3c
        Fan6_SetDuty(ch, fan_duty);
 800438a:	7bfb      	ldrb	r3, [r7, #15]
 800438c:	ed97 0a02 	vldr	s0, [r7, #8]
 8004390:	4618      	mov	r0, r3
 8004392:	f7fd fe65 	bl	8002060 <Fan6_SetDuty>
 8004396:	e000      	b.n	800439a <SMA_UpdateFans+0x9e>
            continue;
 8004398:	bf00      	nop
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	3301      	adds	r3, #1
 800439e:	73fb      	strb	r3, [r7, #15]
 80043a0:	7bfb      	ldrb	r3, [r7, #15]
 80043a2:	2b05      	cmp	r3, #5
 80043a4:	d9b5      	bls.n	8004312 <SMA_UpdateFans+0x16>
 80043a6:	e000      	b.n	80043aa <SMA_UpdateFans+0xae>
        return;
 80043a8:	bf00      	nop
    }
}
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	240028a8 	.word	0x240028a8
 80043b4:	00000000 	.word	0x00000000

080043b8 <SMA_EmergencyStop>:
/**
 * @brief  
 * @note i2cMutex   
 */
void SMA_EmergencyStop(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80043be:	2300      	movs	r3, #0
 80043c0:	71fb      	strb	r3, [r7, #7]
 80043c2:	e027      	b.n	8004414 <SMA_EmergencyStop+0x5c>
        sma_ctrl.channels[ch].mode = SMA_MODE_DISABLED;
 80043c4:	79fa      	ldrb	r2, [r7, #7]
 80043c6:	492a      	ldr	r1, [pc, #168]	@ (8004470 <SMA_EmergencyStop+0xb8>)
 80043c8:	4613      	mov	r3, r2
 80043ca:	011b      	lsls	r3, r3, #4
 80043cc:	4413      	add	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	440b      	add	r3, r1
 80043d2:	2200      	movs	r2, #0
 80043d4:	701a      	strb	r2, [r3, #0]
        SMA_SetHardwarePWM(ch, 0.0f);
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8004474 <SMA_EmergencyStop+0xbc>
 80043dc:	4618      	mov	r0, r3
 80043de:	f000 fa6b 	bl	80048b8 <SMA_SetHardwarePWM>
        sma_ctrl.channels[ch].pwm_duty = 0.0f;
 80043e2:	79fa      	ldrb	r2, [r7, #7]
 80043e4:	4922      	ldr	r1, [pc, #136]	@ (8004470 <SMA_EmergencyStop+0xb8>)
 80043e6:	4613      	mov	r3, r2
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	4413      	add	r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	440b      	add	r3, r1
 80043f0:	330c      	adds	r3, #12
 80043f2:	f04f 0200 	mov.w	r2, #0
 80043f6:	601a      	str	r2, [r3, #0]
        sma_ctrl.channels[ch].fan_duty = 0.0f;
 80043f8:	79fa      	ldrb	r2, [r7, #7]
 80043fa:	491d      	ldr	r1, [pc, #116]	@ (8004470 <SMA_EmergencyStop+0xb8>)
 80043fc:	4613      	mov	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	333c      	adds	r3, #60	@ 0x3c
 8004408:	f04f 0200 	mov.w	r2, #0
 800440c:	601a      	str	r2, [r3, #0]
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800440e:	79fb      	ldrb	r3, [r7, #7]
 8004410:	3301      	adds	r3, #1
 8004412:	71fb      	strb	r3, [r7, #7]
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	2b05      	cmp	r3, #5
 8004418:	d9d4      	bls.n	80043c4 <SMA_EmergencyStop+0xc>
    }

    //   (I2C  )
    if (osMutexAcquire(i2cMutexHandle, 100) == osOK) {
 800441a:	4b17      	ldr	r3, [pc, #92]	@ (8004478 <SMA_EmergencyStop+0xc0>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2164      	movs	r1, #100	@ 0x64
 8004420:	4618      	mov	r0, r3
 8004422:	f011 ff9b 	bl	801635c <osMutexAcquire>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d113      	bne.n	8004454 <SMA_EmergencyStop+0x9c>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800442c:	2300      	movs	r3, #0
 800442e:	71bb      	strb	r3, [r7, #6]
 8004430:	e008      	b.n	8004444 <SMA_EmergencyStop+0x8c>
            Fan6_SetDuty(ch, 0.0f);
 8004432:	79bb      	ldrb	r3, [r7, #6]
 8004434:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8004474 <SMA_EmergencyStop+0xbc>
 8004438:	4618      	mov	r0, r3
 800443a:	f7fd fe11 	bl	8002060 <Fan6_SetDuty>
        for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800443e:	79bb      	ldrb	r3, [r7, #6]
 8004440:	3301      	adds	r3, #1
 8004442:	71bb      	strb	r3, [r7, #6]
 8004444:	79bb      	ldrb	r3, [r7, #6]
 8004446:	2b05      	cmp	r3, #5
 8004448:	d9f3      	bls.n	8004432 <SMA_EmergencyStop+0x7a>
        }
        osMutexRelease(i2cMutexHandle);
 800444a:	4b0b      	ldr	r3, [pc, #44]	@ (8004478 <SMA_EmergencyStop+0xc0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f011 ffcf 	bl	80163f2 <osMutexRelease>
    }

    REPORT_ERROR_MSG("SMA Emergency Stop");
 8004454:	4b09      	ldr	r3, [pc, #36]	@ (800447c <SMA_EmergencyStop+0xc4>)
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	2300      	movs	r3, #0
 800445a:	f240 124f 	movw	r2, #335	@ 0x14f
 800445e:	4908      	ldr	r1, [pc, #32]	@ (8004480 <SMA_EmergencyStop+0xc8>)
 8004460:	4808      	ldr	r0, [pc, #32]	@ (8004484 <SMA_EmergencyStop+0xcc>)
 8004462:	f7fd faf9 	bl	8001a58 <ReportError>
}
 8004466:	bf00      	nop
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	240028a8 	.word	0x240028a8
 8004474:	00000000 	.word	0x00000000
 8004478:	2400257c 	.word	0x2400257c
 800447c:	0801f13c 	.word	0x0801f13c
 8004480:	0801f0a4 	.word	0x0801f0a4
 8004484:	0801f450 	.word	0x0801f450

08004488 <SMA_GetChannelState>:
/**
 * @brief    ( )
 * @note Thread-safe ( , )
 */
const SMA_Channel_t* SMA_GetChannelState(uint8_t ch)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	4603      	mov	r3, r0
 8004490:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	2b05      	cmp	r3, #5
 8004496:	d901      	bls.n	800449c <SMA_GetChannelState+0x14>
        return NULL;
 8004498:	2300      	movs	r3, #0
 800449a:	e006      	b.n	80044aa <SMA_GetChannelState+0x22>
    }
    return &sma_ctrl.channels[ch];
 800449c:	79fa      	ldrb	r2, [r7, #7]
 800449e:	4613      	mov	r3, r2
 80044a0:	011b      	lsls	r3, r3, #4
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4a04      	ldr	r2, [pc, #16]	@ (80044b8 <SMA_GetChannelState+0x30>)
 80044a8:	4413      	add	r3, r2
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	240028a8 	.word	0x240028a8

080044bc <SMA_InitPWM>:
}

/* ========== Private Functions ========== */

static void SMA_InitPWM(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af02      	add	r7, sp, #8
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80044c2:	2300      	movs	r3, #0
 80044c4:	73fb      	strb	r3, [r7, #15]
 80044c6:	e023      	b.n	8004510 <SMA_InitPWM+0x54>
        TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	4a15      	ldr	r2, [pc, #84]	@ (8004520 <SMA_InitPWM+0x64>)
 80044cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80044d0:	60bb      	str	r3, [r7, #8]
        uint32_t channel = pwm_map[ch].channel;
 80044d2:	7bfb      	ldrb	r3, [r7, #15]
 80044d4:	4a12      	ldr	r2, [pc, #72]	@ (8004520 <SMA_InitPWM+0x64>)
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	4413      	add	r3, r2
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	607b      	str	r3, [r7, #4]

        if (HAL_TIM_PWM_Start(htim, channel) != HAL_OK) {
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	68b8      	ldr	r0, [r7, #8]
 80044e2:	f00d fd7f 	bl	8011fe4 <HAL_TIM_PWM_Start>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d008      	beq.n	80044fe <SMA_InitPWM+0x42>
            REPORT_ERROR_MSG("PWM start failed");
 80044ec:	4b0d      	ldr	r3, [pc, #52]	@ (8004524 <SMA_InitPWM+0x68>)
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	2300      	movs	r3, #0
 80044f2:	f240 1273 	movw	r2, #371	@ 0x173
 80044f6:	490c      	ldr	r1, [pc, #48]	@ (8004528 <SMA_InitPWM+0x6c>)
 80044f8:	480c      	ldr	r0, [pc, #48]	@ (800452c <SMA_InitPWM+0x70>)
 80044fa:	f7fd faad 	bl	8001a58 <ReportError>
        }

        SMA_SetHardwarePWM(ch, 0.0f);
 80044fe:	7bfb      	ldrb	r3, [r7, #15]
 8004500:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8004530 <SMA_InitPWM+0x74>
 8004504:	4618      	mov	r0, r3
 8004506:	f000 f9d7 	bl	80048b8 <SMA_SetHardwarePWM>
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800450a:	7bfb      	ldrb	r3, [r7, #15]
 800450c:	3301      	adds	r3, #1
 800450e:	73fb      	strb	r3, [r7, #15]
 8004510:	7bfb      	ldrb	r3, [r7, #15]
 8004512:	2b05      	cmp	r3, #5
 8004514:	d9d8      	bls.n	80044c8 <SMA_InitPWM+0xc>
    }
}
 8004516:	bf00      	nop
 8004518:	bf00      	nop
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	0801f3d0 	.word	0x0801f3d0
 8004524:	0801f150 	.word	0x0801f150
 8004528:	0801f0a4 	.word	0x0801f0a4
 800452c:	0801f464 	.word	0x0801f464
 8004530:	00000000 	.word	0x00000000

08004534 <SMA_InitChannels>:

static void SMA_InitChannels(void)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 800453a:	2300      	movs	r3, #0
 800453c:	71fb      	strb	r3, [r7, #7]
 800453e:	e041      	b.n	80045c4 <SMA_InitChannels+0x90>
        SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 8004540:	79fa      	ldrb	r2, [r7, #7]
 8004542:	4613      	mov	r3, r2
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	4413      	add	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	4a23      	ldr	r2, [pc, #140]	@ (80045d8 <SMA_InitChannels+0xa4>)
 800454c:	4413      	add	r3, r2
 800454e:	603b      	str	r3, [r7, #0]

        channel->mode = SMA_MODE_DISABLED;
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2200      	movs	r2, #0
 8004554:	701a      	strb	r2, [r3, #0]
        channel->target_temp = 0.0f;
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	f04f 0200 	mov.w	r2, #0
 800455c:	605a      	str	r2, [r3, #4]
        channel->current_temp = 0.0f;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	f04f 0200 	mov.w	r2, #0
 8004564:	609a      	str	r2, [r3, #8]
        channel->pwm_duty = 0.0f;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	f04f 0200 	mov.w	r2, #0
 800456c:	60da      	str	r2, [r3, #12]
        channel->overtemp_flag = 0;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        channel->last_update_ms = 0;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	2200      	movs	r2, #0
 800457a:	639a      	str	r2, [r3, #56]	@ 0x38

        channel->fan_duty = 0.0f;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	f04f 0200 	mov.w	r2, #0
 8004582:	63da      	str	r2, [r3, #60]	@ 0x3c
        channel->fan_auto_enable = FAN_ENABLE_AUTO;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        channel->pid.kp = DEFAULT_KP;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	4a13      	ldr	r2, [pc, #76]	@ (80045dc <SMA_InitChannels+0xa8>)
 8004590:	619a      	str	r2, [r3, #24]
        channel->pid.ki = DEFAULT_KI;
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	4a12      	ldr	r2, [pc, #72]	@ (80045e0 <SMA_InitChannels+0xac>)
 8004596:	61da      	str	r2, [r3, #28]
        channel->pid.kd = DEFAULT_KD;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800459e:	621a      	str	r2, [r3, #32]
        channel->pid.integral = 0.0f;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	625a      	str	r2, [r3, #36]	@ 0x24
        channel->pid.prev_error = 0.0f;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f04f 0200 	mov.w	r2, #0
 80045ae:	629a      	str	r2, [r3, #40]	@ 0x28
        channel->pid.output_min = SMA_PWM_MIN;
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	f04f 0200 	mov.w	r2, #0
 80045b6:	62da      	str	r2, [r3, #44]	@ 0x2c
        channel->pid.output_max = SMA_PWM_MAX;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	4a0a      	ldr	r2, [pc, #40]	@ (80045e4 <SMA_InitChannels+0xb0>)
 80045bc:	631a      	str	r2, [r3, #48]	@ 0x30
    for (uint8_t ch = 0; ch < SMA_MAX_CHANNELS; ch++) {
 80045be:	79fb      	ldrb	r3, [r7, #7]
 80045c0:	3301      	adds	r3, #1
 80045c2:	71fb      	strb	r3, [r7, #7]
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	2b05      	cmp	r3, #5
 80045c8:	d9ba      	bls.n	8004540 <SMA_InitChannels+0xc>
    }
}
 80045ca:	bf00      	nop
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	240028a8 	.word	0x240028a8
 80045dc:	40a00000 	.word	0x40a00000
 80045e0:	3dcccccd 	.word	0x3dcccccd
 80045e4:	42c80000 	.word	0x42c80000

080045e8 <SMA_UpdateTempControl>:

static void SMA_UpdateTempControl(uint8_t ch, float dt)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	4603      	mov	r3, r0
 80045f0:	ed87 0a00 	vstr	s0, [r7]
 80045f4:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80045f6:	79fa      	ldrb	r2, [r7, #7]
 80045f8:	4613      	mov	r3, r2
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	4413      	add	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4a34      	ldr	r2, [pc, #208]	@ (80046d4 <SMA_UpdateTempControl+0xec>)
 8004602:	4413      	add	r3, r2
 8004604:	617b      	str	r3, [r7, #20]

    if (channel->overtemp_flag) {
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00a      	beq.n	8004626 <SMA_UpdateTempControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 80046d8 <SMA_UpdateTempControl+0xf0>
 8004616:	4618      	mov	r0, r3
 8004618:	f000 f94e 	bl	80048b8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f04f 0200 	mov.w	r2, #0
 8004622:	60da      	str	r2, [r3, #12]
        return;
 8004624:	e053      	b.n	80046ce <SMA_UpdateTempControl+0xe6>
    }

    if (channel->target_temp <= 0.0f) {
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	edd3 7a01 	vldr	s15, [r3, #4]
 800462c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004634:	d80a      	bhi.n	800464c <SMA_UpdateTempControl+0x64>
        SMA_SetHardwarePWM(ch, 0.0f);
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 80046d8 <SMA_UpdateTempControl+0xf0>
 800463c:	4618      	mov	r0, r3
 800463e:	f000 f93b 	bl	80048b8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	60da      	str	r2, [r3, #12]
        return;
 800464a:	e040      	b.n	80046ce <SMA_UpdateTempControl+0xe6>
    }

    //   ( 40%  )
    float preheat_threshold = SMA_PREHEAT_RATIO * channel->target_temp;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004652:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80046dc <SMA_UpdateTempControl+0xf4>
 8004656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800465a:	edc7 7a04 	vstr	s15, [r7, #16]

    if (channel->current_temp < preheat_threshold) {
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	edd3 7a02 	vldr	s15, [r3, #8]
 8004664:	ed97 7a04 	vldr	s14, [r7, #16]
 8004668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800466c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004670:	dd10      	ble.n	8004694 <SMA_UpdateTempControl+0xac>
        SMA_PID_Reset(&channel->pid);
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	3318      	adds	r3, #24
 8004676:	4618      	mov	r0, r3
 8004678:	f000 fa2e 	bl	8004ad8 <SMA_PID_Reset>
        float pwm_output = SMA_PWM_MAX;
 800467c:	4b18      	ldr	r3, [pc, #96]	@ (80046e0 <SMA_UpdateTempControl+0xf8>)
 800467e:	60bb      	str	r3, [r7, #8]
        channel->pwm_duty = pwm_output;
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	68ba      	ldr	r2, [r7, #8]
 8004684:	60da      	str	r2, [r3, #12]
        SMA_SetHardwarePWM(ch, pwm_output);
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	ed97 0a02 	vldr	s0, [r7, #8]
 800468c:	4618      	mov	r0, r3
 800468e:	f000 f913 	bl	80048b8 <SMA_SetHardwarePWM>
        return;
 8004692:	e01c      	b.n	80046ce <SMA_UpdateTempControl+0xe6>
    }

    // PID  
    float pwm_output = SMA_PID_Compute(&channel->pid,
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f103 0218 	add.w	r2, r3, #24
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	edd3 7a01 	vldr	s15, [r3, #4]
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	ed93 7a02 	vldr	s14, [r3, #8]
 80046a6:	ed97 1a00 	vldr	s2, [r7]
 80046aa:	eef0 0a47 	vmov.f32	s1, s14
 80046ae:	eeb0 0a67 	vmov.f32	s0, s15
 80046b2:	4610      	mov	r0, r2
 80046b4:	f000 f97a 	bl	80049ac <SMA_PID_Compute>
 80046b8:	ed87 0a03 	vstr	s0, [r7, #12]
                                       channel->target_temp,
                                       channel->current_temp,
                                       dt);

    channel->pwm_duty = pwm_output;
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	ed97 0a03 	vldr	s0, [r7, #12]
 80046c8:	4618      	mov	r0, r3
 80046ca:	f000 f8f5 	bl	80048b8 <SMA_SetHardwarePWM>
}
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	240028a8 	.word	0x240028a8
 80046d8:	00000000 	.word	0x00000000
 80046dc:	3ecccccd 	.word	0x3ecccccd
 80046e0:	42c80000 	.word	0x42c80000

080046e4 <SMA_UpdateForceControl>:

static void SMA_UpdateForceControl(uint8_t ch, float dt)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	4603      	mov	r3, r0
 80046ec:	ed87 0a00 	vstr	s0, [r7]
 80046f0:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80046f2:	79fa      	ldrb	r2, [r7, #7]
 80046f4:	4613      	mov	r3, r2
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	4413      	add	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4a26      	ldr	r2, [pc, #152]	@ (8004798 <SMA_UpdateForceControl+0xb4>)
 80046fe:	4413      	add	r3, r2
 8004700:	613b      	str	r3, [r7, #16]

    if (channel->overtemp_flag) {
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <SMA_UpdateForceControl+0x3e>
        SMA_SetHardwarePWM(ch, 0.0f);
 800470c:	79fb      	ldrb	r3, [r7, #7]
 800470e:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 800479c <SMA_UpdateForceControl+0xb8>
 8004712:	4618      	mov	r0, r3
 8004714:	f000 f8d0 	bl	80048b8 <SMA_SetHardwarePWM>
        channel->pwm_duty = 0.0f;
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	60da      	str	r2, [r3, #12]
        return;
 8004720:	e036      	b.n	8004790 <SMA_UpdateForceControl+0xac>
    }

    const SensorData_t *sensor = Sensor_GetData();
 8004722:	f7ff f9d3 	bl	8003acc <Sensor_GetData>
 8004726:	60f8      	str	r0, [r7, #12]
    if (sensor == NULL) {
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d02f      	beq.n	800478e <SMA_UpdateForceControl+0xaa>
        return;
    }

    float current_force = 0.0f;
 800472e:	f04f 0300 	mov.w	r3, #0
 8004732:	617b      	str	r3, [r7, #20]
    if (ch < SENSOR_FORCE_CH) {
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	2b03      	cmp	r3, #3
 8004738:	d80e      	bhi.n	8004758 <SMA_UpdateForceControl+0x74>
        current_force = (float)sensor->can.biotorq[ch] / 100.0f;
 800473a:	79fa      	ldrb	r2, [r7, #7]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3204      	adds	r2, #4
 8004740:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004744:	ee07 3a90 	vmov	s15, r3
 8004748:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800474c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80047a0 <SMA_UpdateForceControl+0xbc>
 8004750:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004754:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    float pwm_output = SMA_PID_Compute(&channel->pid,
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	f103 0218 	add.w	r2, r3, #24
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	edd3 7a04 	vldr	s15, [r3, #16]
 8004764:	ed97 1a00 	vldr	s2, [r7]
 8004768:	edd7 0a05 	vldr	s1, [r7, #20]
 800476c:	eeb0 0a67 	vmov.f32	s0, s15
 8004770:	4610      	mov	r0, r2
 8004772:	f000 f91b 	bl	80049ac <SMA_PID_Compute>
 8004776:	ed87 0a02 	vstr	s0, [r7, #8]
                                        channel->target_force,
                                        current_force,
                                        dt);

    channel->pwm_duty = pwm_output;
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	68ba      	ldr	r2, [r7, #8]
 800477e:	60da      	str	r2, [r3, #12]
    SMA_SetHardwarePWM(ch, pwm_output);
 8004780:	79fb      	ldrb	r3, [r7, #7]
 8004782:	ed97 0a02 	vldr	s0, [r7, #8]
 8004786:	4618      	mov	r0, r3
 8004788:	f000 f896 	bl	80048b8 <SMA_SetHardwarePWM>
 800478c:	e000      	b.n	8004790 <SMA_UpdateForceControl+0xac>
        return;
 800478e:	bf00      	nop
}
 8004790:	3718      	adds	r7, #24
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	240028a8 	.word	0x240028a8
 800479c:	00000000 	.word	0x00000000
 80047a0:	42c80000 	.word	0x42c80000

080047a4 <SMA_SafetyCheck>:

static void SMA_SafetyCheck(uint8_t ch)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b086      	sub	sp, #24
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	4603      	mov	r3, r0
 80047ac:	71fb      	strb	r3, [r7, #7]
    SMA_Channel_t *channel = &sma_ctrl.channels[ch];
 80047ae:	79fa      	ldrb	r2, [r7, #7]
 80047b0:	4613      	mov	r3, r2
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	4413      	add	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4a22      	ldr	r2, [pc, #136]	@ (8004844 <SMA_SafetyCheck+0xa0>)
 80047ba:	4413      	add	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]

    if (channel->current_temp >= SMA_TEMP_MAX_CRIT) {
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80047c4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8004848 <SMA_SafetyCheck+0xa4>
 80047c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d0:	db1c      	blt.n	800480c <SMA_SafetyCheck+0x68>
        if (!channel->overtemp_flag) {
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d12e      	bne.n	800483a <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 1;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            SMA_SetHardwarePWM(ch, 0.0f);
 80047e4:	79fb      	ldrb	r3, [r7, #7]
 80047e6:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800484c <SMA_SafetyCheck+0xa8>
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 f864 	bl	80048b8 <SMA_SetHardwarePWM>
            channel->pwm_duty = 0.0f;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	60da      	str	r2, [r3, #12]

            REPORT_ERROR_MSG("Critical overtemp - shutdown");
 80047f8:	4b15      	ldr	r3, [pc, #84]	@ (8004850 <SMA_SafetyCheck+0xac>)
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	2300      	movs	r3, #0
 80047fe:	f240 12df 	movw	r2, #479	@ 0x1df
 8004802:	4914      	ldr	r1, [pc, #80]	@ (8004854 <SMA_SafetyCheck+0xb0>)
 8004804:	4814      	ldr	r0, [pc, #80]	@ (8004858 <SMA_SafetyCheck+0xb4>)
 8004806:	f7fd f927 	bl	8001a58 <ReportError>
        if (channel->overtemp_flag) {
            channel->overtemp_flag = 0;
            REPORT_INFO_MSG("Temp normal - resume");
        }
    }
}
 800480a:	e016      	b.n	800483a <SMA_SafetyCheck+0x96>
    else if (channel->current_temp < (SMA_TEMP_MAX_SAFE - 5.0f)) {
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004812:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800485c <SMA_SafetyCheck+0xb8>
 8004816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800481a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481e:	d400      	bmi.n	8004822 <SMA_SafetyCheck+0x7e>
}
 8004820:	e00b      	b.n	800483a <SMA_SafetyCheck+0x96>
        if (channel->overtemp_flag) {
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004828:	2b00      	cmp	r3, #0
 800482a:	d006      	beq.n	800483a <SMA_SafetyCheck+0x96>
            channel->overtemp_flag = 0;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            REPORT_INFO_MSG("Temp normal - resume");
 8004834:	480a      	ldr	r0, [pc, #40]	@ (8004860 <SMA_SafetyCheck+0xbc>)
 8004836:	f7fd f967 	bl	8001b08 <LogFifo_Push>
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	240028a8 	.word	0x240028a8
 8004848:	42f00000 	.word	0x42f00000
 800484c:	00000000 	.word	0x00000000
 8004850:	0801f164 	.word	0x0801f164
 8004854:	0801f0a4 	.word	0x0801f0a4
 8004858:	0801f470 	.word	0x0801f470
 800485c:	42be0000 	.word	0x42be0000
 8004860:	0801f184 	.word	0x0801f184

08004864 <SMA_Clamp>:

static inline float SMA_Clamp(float value, float min, float max)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	ed87 0a03 	vstr	s0, [r7, #12]
 800486e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004872:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 8004876:	ed97 7a03 	vldr	s14, [r7, #12]
 800487a:	edd7 7a02 	vldr	s15, [r7, #8]
 800487e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004886:	d501      	bpl.n	800488c <SMA_Clamp+0x28>
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	e00b      	b.n	80048a4 <SMA_Clamp+0x40>
    if (value > max) return max;
 800488c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004890:	edd7 7a01 	vldr	s15, [r7, #4]
 8004894:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489c:	dd01      	ble.n	80048a2 <SMA_Clamp+0x3e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	e000      	b.n	80048a4 <SMA_Clamp+0x40>
    return value;
 80048a2:	68fb      	ldr	r3, [r7, #12]
}
 80048a4:	ee07 3a90 	vmov	s15, r3
 80048a8:	eeb0 0a67 	vmov.f32	s0, s15
 80048ac:	3714      	adds	r7, #20
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
	...

080048b8 <SMA_SetHardwarePWM>:

void SMA_SetHardwarePWM(uint8_t ch, float duty_pct)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	ed87 0a00 	vstr	s0, [r7]
 80048c4:	71fb      	strb	r3, [r7, #7]
    if (ch >= SMA_MAX_CHANNELS) {
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	2b05      	cmp	r3, #5
 80048ca:	d865      	bhi.n	8004998 <SMA_SetHardwarePWM+0xe0>
        return;
    }

    duty_pct = SMA_Clamp(duty_pct, 0.0f, 100.0f);
 80048cc:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 80049a0 <SMA_SetHardwarePWM+0xe8>
 80048d0:	eddf 0a34 	vldr	s1, [pc, #208]	@ 80049a4 <SMA_SetHardwarePWM+0xec>
 80048d4:	ed97 0a00 	vldr	s0, [r7]
 80048d8:	f7ff ffc4 	bl	8004864 <SMA_Clamp>
 80048dc:	ed87 0a00 	vstr	s0, [r7]

    TIM_HandleTypeDef *htim = pwm_map[ch].htim;
 80048e0:	79fb      	ldrb	r3, [r7, #7]
 80048e2:	4a31      	ldr	r2, [pc, #196]	@ (80049a8 <SMA_SetHardwarePWM+0xf0>)
 80048e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80048e8:	617b      	str	r3, [r7, #20]
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f0:	613b      	str	r3, [r7, #16]
    uint32_t ccr = (uint32_t)((duty_pct * (float)arr) / 100.0f);
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	ee07 3a90 	vmov	s15, r3
 80048f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80048fc:	edd7 7a00 	vldr	s15, [r7]
 8004900:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004904:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80049a0 <SMA_SetHardwarePWM+0xe8>
 8004908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800490c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004910:	ee17 3a90 	vmov	r3, s15
 8004914:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_COMPARE(htim, pwm_map[ch].channel, ccr);
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	4a23      	ldr	r2, [pc, #140]	@ (80049a8 <SMA_SetHardwarePWM+0xf0>)
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	4413      	add	r3, r2
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d104      	bne.n	800492e <SMA_SetHardwarePWM+0x76>
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	635a      	str	r2, [r3, #52]	@ 0x34
 800492c:	e035      	b.n	800499a <SMA_SetHardwarePWM+0xe2>
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	4a1d      	ldr	r2, [pc, #116]	@ (80049a8 <SMA_SetHardwarePWM+0xf0>)
 8004932:	00db      	lsls	r3, r3, #3
 8004934:	4413      	add	r3, r2
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b04      	cmp	r3, #4
 800493a:	d104      	bne.n	8004946 <SMA_SetHardwarePWM+0x8e>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6393      	str	r3, [r2, #56]	@ 0x38
 8004944:	e029      	b.n	800499a <SMA_SetHardwarePWM+0xe2>
 8004946:	79fb      	ldrb	r3, [r7, #7]
 8004948:	4a17      	ldr	r2, [pc, #92]	@ (80049a8 <SMA_SetHardwarePWM+0xf0>)
 800494a:	00db      	lsls	r3, r3, #3
 800494c:	4413      	add	r3, r2
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b08      	cmp	r3, #8
 8004952:	d104      	bne.n	800495e <SMA_SetHardwarePWM+0xa6>
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800495c:	e01d      	b.n	800499a <SMA_SetHardwarePWM+0xe2>
 800495e:	79fb      	ldrb	r3, [r7, #7]
 8004960:	4a11      	ldr	r2, [pc, #68]	@ (80049a8 <SMA_SetHardwarePWM+0xf0>)
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	4413      	add	r3, r2
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b0c      	cmp	r3, #12
 800496a:	d104      	bne.n	8004976 <SMA_SetHardwarePWM+0xbe>
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6413      	str	r3, [r2, #64]	@ 0x40
 8004974:	e011      	b.n	800499a <SMA_SetHardwarePWM+0xe2>
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	4a0b      	ldr	r2, [pc, #44]	@ (80049a8 <SMA_SetHardwarePWM+0xf0>)
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	4413      	add	r3, r2
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	2b10      	cmp	r3, #16
 8004982:	d104      	bne.n	800498e <SMA_SetHardwarePWM+0xd6>
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6593      	str	r3, [r2, #88]	@ 0x58
 800498c:	e005      	b.n	800499a <SMA_SetHardwarePWM+0xe2>
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8004996:	e000      	b.n	800499a <SMA_SetHardwarePWM+0xe2>
        return;
 8004998:	bf00      	nop
}
 800499a:	3718      	adds	r7, #24
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	42c80000 	.word	0x42c80000
 80049a4:	00000000 	.word	0x00000000
 80049a8:	0801f3d0 	.word	0x0801f3d0

080049ac <SMA_PID_Compute>:

float SMA_PID_Compute(SMA_PID_t *pid, float setpoint, float measurement, float dt)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08c      	sub	sp, #48	@ 0x30
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80049b8:	edc7 0a01 	vstr	s1, [r7, #4]
 80049bc:	ed87 1a00 	vstr	s2, [r7]
    if (pid == NULL || dt <= 0.0f) {
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d006      	beq.n	80049d4 <SMA_PID_Compute+0x28>
 80049c6:	edd7 7a00 	vldr	s15, [r7]
 80049ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049d2:	d802      	bhi.n	80049da <SMA_PID_Compute+0x2e>
        return 0.0f;
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	e074      	b.n	8004ac4 <SMA_PID_Compute+0x118>
    }

    float error = setpoint - measurement;
 80049da:	ed97 7a02 	vldr	s14, [r7, #8]
 80049de:	edd7 7a01 	vldr	s15, [r7, #4]
 80049e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049e6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p_term = pid->kp * error;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	edd3 7a00 	vldr	s15, [r3]
 80049f0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80049f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    pid->integral += error * dt;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	ed93 7a03 	vldr	s14, [r3, #12]
 8004a02:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8004a06:	edd7 7a00 	vldr	s15, [r7]
 8004a0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	edc3 7a03 	vstr	s15, [r3, #12]
    float max_integral = 50.0f;
 8004a18:	4b2e      	ldr	r3, [pc, #184]	@ (8004ad4 <SMA_PID_Compute+0x128>)
 8004a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    pid->integral = SMA_Clamp(pid->integral, -max_integral, max_integral);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004a22:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004a26:	eef1 7a67 	vneg.f32	s15, s15
 8004a2a:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8004a2e:	eef0 0a67 	vmov.f32	s1, s15
 8004a32:	eeb0 0a47 	vmov.f32	s0, s14
 8004a36:	f7ff ff15 	bl	8004864 <SMA_Clamp>
 8004a3a:	eef0 7a40 	vmov.f32	s15, s0
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_term = pid->ki * pid->integral;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	ed93 7a01 	vldr	s14, [r3, #4]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a54:	edc7 7a08 	vstr	s15, [r7, #32]

    float derivative = (error - pid->prev_error) / dt;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004a5e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004a62:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004a66:	ed97 7a00 	vldr	s14, [r7]
 8004a6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a6e:	edc7 7a07 	vstr	s15, [r7, #28]
    float d_term = pid->kd * derivative;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	edd3 7a02 	vldr	s15, [r3, #8]
 8004a78:	ed97 7a07 	vldr	s14, [r7, #28]
 8004a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a80:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = p_term + i_term + d_term;
 8004a84:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004a88:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a90:	ed97 7a06 	vldr	s14, [r7, #24]
 8004a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a98:	edc7 7a05 	vstr	s15, [r7, #20]
    output = SMA_Clamp(output, pid->output_min, pid->output_max);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	edd3 7a05 	vldr	s15, [r3, #20]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	ed93 7a06 	vldr	s14, [r3, #24]
 8004aa8:	eeb0 1a47 	vmov.f32	s2, s14
 8004aac:	eef0 0a67 	vmov.f32	s1, s15
 8004ab0:	ed97 0a05 	vldr	s0, [r7, #20]
 8004ab4:	f7ff fed6 	bl	8004864 <SMA_Clamp>
 8004ab8:	ed87 0a05 	vstr	s0, [r7, #20]

    pid->prev_error = error;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ac0:	611a      	str	r2, [r3, #16]

    return output;
 8004ac2:	697b      	ldr	r3, [r7, #20]
}
 8004ac4:	ee07 3a90 	vmov	s15, r3
 8004ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8004acc:	3730      	adds	r7, #48	@ 0x30
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	42480000 	.word	0x42480000

08004ad8 <SMA_PID_Reset>:

void SMA_PID_Reset(SMA_PID_t *pid)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
    if (pid == NULL) {
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d008      	beq.n	8004af8 <SMA_PID_Reset+0x20>
        return;
    }

    pid->integral = 0.0f;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f04f 0200 	mov.w	r2, #0
 8004aec:	60da      	str	r2, [r3, #12]
    pid->prev_error = 0.0f;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f04f 0200 	mov.w	r2, #0
 8004af4:	611a      	str	r2, [r3, #16]
 8004af6:	e000      	b.n	8004afa <SMA_PID_Reset+0x22>
        return;
 8004af8:	bf00      	nop
}
 8004afa:	370c      	adds	r7, #12
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr

08004b04 <SMA_CalculateFanDuty>:

static float SMA_CalculateFanDuty(float current_temp, float target_temp)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	ed87 0a01 	vstr	s0, [r7, #4]
 8004b0e:	edc7 0a00 	vstr	s1, [r7]
    if (target_temp <= 0.0f) {
 8004b12:	edd7 7a00 	vldr	s15, [r7]
 8004b16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1e:	d802      	bhi.n	8004b26 <SMA_CalculateFanDuty+0x22>
        return 0.0f;
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	e031      	b.n	8004b8a <SMA_CalculateFanDuty+0x86>
    }

    float temp_diff = current_temp - target_temp;
 8004b26:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b2a:	edd7 7a00 	vldr	s15, [r7]
 8004b2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b32:	edc7 7a03 	vstr	s15, [r7, #12]

    if (temp_diff <= FAN_TEMP_DIFF_OFF) {
 8004b36:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b3a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b46:	d802      	bhi.n	8004b4e <SMA_CalculateFanDuty+0x4a>
        return 0.0f;
 8004b48:	f04f 0300 	mov.w	r3, #0
 8004b4c:	e01d      	b.n	8004b8a <SMA_CalculateFanDuty+0x86>
    }

    if (temp_diff >= FAN_TEMP_DIFF_FULL) {
 8004b4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b52:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8004b56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5e:	db01      	blt.n	8004b64 <SMA_CalculateFanDuty+0x60>
        return FAN_DUTY_MAX;
 8004b60:	4b0d      	ldr	r3, [pc, #52]	@ (8004b98 <SMA_CalculateFanDuty+0x94>)
 8004b62:	e012      	b.n	8004b8a <SMA_CalculateFanDuty+0x86>
    }

    float duty = temp_diff * FAN_P_GAIN;
 8004b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b68:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8004b6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b70:	edc7 7a02 	vstr	s15, [r7, #8]
    duty = SMA_Clamp(duty, 0.0f, FAN_DUTY_MAX);
 8004b74:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8004b9c <SMA_CalculateFanDuty+0x98>
 8004b78:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8004ba0 <SMA_CalculateFanDuty+0x9c>
 8004b7c:	ed97 0a02 	vldr	s0, [r7, #8]
 8004b80:	f7ff fe70 	bl	8004864 <SMA_Clamp>
 8004b84:	ed87 0a02 	vstr	s0, [r7, #8]

    return duty;
 8004b88:	68bb      	ldr	r3, [r7, #8]
}
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	42c80000 	.word	0x42c80000
 8004b9c:	42c80000 	.word	0x42c80000
 8004ba0:	00000000 	.word	0x00000000

08004ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004baa:	4b0c      	ldr	r3, [pc, #48]	@ (8004bdc <HAL_MspInit+0x38>)
 8004bac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004bdc <HAL_MspInit+0x38>)
 8004bb2:	f043 0302 	orr.w	r3, r3, #2
 8004bb6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004bba:	4b08      	ldr	r3, [pc, #32]	@ (8004bdc <HAL_MspInit+0x38>)
 8004bbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	607b      	str	r3, [r7, #4]
 8004bc6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004bc8:	2200      	movs	r2, #0
 8004bca:	210f      	movs	r1, #15
 8004bcc:	f06f 0001 	mvn.w	r0, #1
 8004bd0:	f003 f908 	bl	8007de4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004bd4:	bf00      	nop
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	58024400 	.word	0x58024400

08004be0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b090      	sub	sp, #64	@ 0x40
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b0f      	cmp	r3, #15
 8004bec:	d827      	bhi.n	8004c3e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	2036      	movs	r0, #54	@ 0x36
 8004bf4:	f003 f8f6 	bl	8007de4 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004bf8:	2036      	movs	r0, #54	@ 0x36
 8004bfa:	f003 f90d 	bl	8007e18 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8004bfe:	4a29      	ldr	r2, [pc, #164]	@ (8004ca4 <HAL_InitTick+0xc4>)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004c04:	4b28      	ldr	r3, [pc, #160]	@ (8004ca8 <HAL_InitTick+0xc8>)
 8004c06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c0a:	4a27      	ldr	r2, [pc, #156]	@ (8004ca8 <HAL_InitTick+0xc8>)
 8004c0c:	f043 0310 	orr.w	r3, r3, #16
 8004c10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c14:	4b24      	ldr	r3, [pc, #144]	@ (8004ca8 <HAL_InitTick+0xc8>)
 8004c16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c1a:	f003 0310 	and.w	r3, r3, #16
 8004c1e:	60fb      	str	r3, [r7, #12]
 8004c20:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004c22:	f107 0210 	add.w	r2, r7, #16
 8004c26:	f107 0314 	add.w	r3, r7, #20
 8004c2a:	4611      	mov	r1, r2
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f00a fc71 	bl	800f514 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c34:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d106      	bne.n	8004c4a <HAL_InitTick+0x6a>
 8004c3c:	e001      	b.n	8004c42 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e02b      	b.n	8004c9a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004c42:	f00a fc3b 	bl	800f4bc <HAL_RCC_GetPCLK1Freq>
 8004c46:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8004c48:	e004      	b.n	8004c54 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004c4a:	f00a fc37 	bl	800f4bc <HAL_RCC_GetPCLK1Freq>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c56:	4a15      	ldr	r2, [pc, #84]	@ (8004cac <HAL_InitTick+0xcc>)
 8004c58:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5c:	0c9b      	lsrs	r3, r3, #18
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004c62:	4b13      	ldr	r3, [pc, #76]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c64:	4a13      	ldr	r2, [pc, #76]	@ (8004cb4 <HAL_InitTick+0xd4>)
 8004c66:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004c68:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c6a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004c6e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004c70:	4a0f      	ldr	r2, [pc, #60]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c74:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004c76:	4b0e      	ldr	r3, [pc, #56]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004c82:	480b      	ldr	r0, [pc, #44]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c84:	f00d f86e 	bl	8011d64 <HAL_TIM_Base_Init>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d104      	bne.n	8004c98 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004c8e:	4808      	ldr	r0, [pc, #32]	@ (8004cb0 <HAL_InitTick+0xd0>)
 8004c90:	f00d f8c0 	bl	8011e14 <HAL_TIM_Base_Start_IT>
 8004c94:	4603      	mov	r3, r0
 8004c96:	e000      	b.n	8004c9a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3740      	adds	r7, #64	@ 0x40
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	24000008 	.word	0x24000008
 8004ca8:	58024400 	.word	0x58024400
 8004cac:	431bde83 	.word	0x431bde83
 8004cb0:	24002a48 	.word	0x24002a48
 8004cb4:	40001000 	.word	0x40001000

08004cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004cbc:	bf00      	nop
 8004cbe:	e7fd      	b.n	8004cbc <NMI_Handler+0x4>

08004cc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cc4:	bf00      	nop
 8004cc6:	e7fd      	b.n	8004cc4 <HardFault_Handler+0x4>

08004cc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ccc:	bf00      	nop
 8004cce:	e7fd      	b.n	8004ccc <MemManage_Handler+0x4>

08004cd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <BusFault_Handler+0x4>

08004cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cdc:	bf00      	nop
 8004cde:	e7fd      	b.n	8004cdc <UsageFault_Handler+0x4>

08004ce0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ce4:	bf00      	nop
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WM_IRQ_Pin);
 8004cf2:	2010      	movs	r0, #16
 8004cf4:	f007 fa4b 	bl	800c18e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004cf8:	bf00      	nop
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004d00:	4802      	ldr	r0, [pc, #8]	@ (8004d0c <DMA1_Stream0_IRQHandler+0x10>)
 8004d02:	f004 fc35 	bl	8009570 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	24000274 	.word	0x24000274

08004d10 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8004d14:	4802      	ldr	r0, [pc, #8]	@ (8004d20 <FDCAN1_IT0_IRQHandler+0x10>)
 8004d16:	f006 fbcf 	bl	800b4b8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8004d1a:	bf00      	nop
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	24002390 	.word	0x24002390

08004d24 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8004d28:	4802      	ldr	r0, [pc, #8]	@ (8004d34 <FDCAN2_IT0_IRQHandler+0x10>)
 8004d2a:	f006 fbc5 	bl	800b4b8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	24002430 	.word	0x24002430

08004d38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004d3c:	4802      	ldr	r0, [pc, #8]	@ (8004d48 <USART3_IRQHandler+0x10>)
 8004d3e:	f00e fd27 	bl	8013790 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	24002c60 	.word	0x24002c60

08004d4c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004d50:	4802      	ldr	r0, [pc, #8]	@ (8004d5c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004d52:	f00d fa63 	bl	801221c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	24002bc8 	.word	0x24002bc8

08004d60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d64:	4802      	ldr	r0, [pc, #8]	@ (8004d70 <TIM6_DAC_IRQHandler+0x10>)
 8004d66:	f00d fa59 	bl	801221c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004d6a:	bf00      	nop
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	24002a48 	.word	0x24002a48

08004d74 <OCTOSPI1_IRQHandler>:

/**
  * @brief This function handles OCTOSPI1 global interrupt.
  */
void OCTOSPI1_IRQHandler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OCTOSPI1_IRQn 0 */

  /* USER CODE END OCTOSPI1_IRQn 0 */
  HAL_OSPI_IRQHandler(&hospi1);
 8004d78:	4802      	ldr	r0, [pc, #8]	@ (8004d84 <OCTOSPI1_IRQHandler+0x10>)
 8004d7a:	f008 f933 	bl	800cfe4 <HAL_OSPI_IRQHandler>
  /* USER CODE BEGIN OCTOSPI1_IRQn 1 */

  /* USER CODE END OCTOSPI1_IRQn 1 */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	24002730 	.word	0x24002730

08004d88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  return 1;
 8004d8c:	2301      	movs	r3, #1
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <_kill>:

int _kill(int pid, int sig)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004da2:	f016 f8a9 	bl	801aef8 <__errno>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2216      	movs	r2, #22
 8004daa:	601a      	str	r2, [r3, #0]
  return -1;
 8004dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <_exit>:

void _exit (int status)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff ffe7 	bl	8004d98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004dca:	bf00      	nop
 8004dcc:	e7fd      	b.n	8004dca <_exit+0x12>

08004dce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b086      	sub	sp, #24
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dda:	2300      	movs	r3, #0
 8004ddc:	617b      	str	r3, [r7, #20]
 8004dde:	e00a      	b.n	8004df6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004de0:	f7fc fd8a 	bl	80018f8 <__io_getchar>
 8004de4:	4601      	mov	r1, r0
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	1c5a      	adds	r2, r3, #1
 8004dea:	60ba      	str	r2, [r7, #8]
 8004dec:	b2ca      	uxtb	r2, r1
 8004dee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	3301      	adds	r3, #1
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	dbf0      	blt.n	8004de0 <_read+0x12>
  }

  return len;
 8004dfe:	687b      	ldr	r3, [r7, #4]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e14:	2300      	movs	r3, #0
 8004e16:	617b      	str	r3, [r7, #20]
 8004e18:	e009      	b.n	8004e2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	60ba      	str	r2, [r7, #8]
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fc fd50 	bl	80018c8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	617b      	str	r3, [r7, #20]
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	dbf1      	blt.n	8004e1a <_write+0x12>
  }
  return len;
 8004e36:	687b      	ldr	r3, [r7, #4]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <_close>:

int _close(int file)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e68:	605a      	str	r2, [r3, #4]
  return 0;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <_isatty>:

int _isatty(int file)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e80:	2301      	movs	r3, #1
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b085      	sub	sp, #20
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	60f8      	str	r0, [r7, #12]
 8004e96:	60b9      	str	r1, [r7, #8]
 8004e98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3714      	adds	r7, #20
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004eb0:	4a14      	ldr	r2, [pc, #80]	@ (8004f04 <_sbrk+0x5c>)
 8004eb2:	4b15      	ldr	r3, [pc, #84]	@ (8004f08 <_sbrk+0x60>)
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ebc:	4b13      	ldr	r3, [pc, #76]	@ (8004f0c <_sbrk+0x64>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d102      	bne.n	8004eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ec4:	4b11      	ldr	r3, [pc, #68]	@ (8004f0c <_sbrk+0x64>)
 8004ec6:	4a12      	ldr	r2, [pc, #72]	@ (8004f10 <_sbrk+0x68>)
 8004ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004eca:	4b10      	ldr	r3, [pc, #64]	@ (8004f0c <_sbrk+0x64>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d207      	bcs.n	8004ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ed8:	f016 f80e 	bl	801aef8 <__errno>
 8004edc:	4603      	mov	r3, r0
 8004ede:	220c      	movs	r2, #12
 8004ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee6:	e009      	b.n	8004efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ee8:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <_sbrk+0x64>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004eee:	4b07      	ldr	r3, [pc, #28]	@ (8004f0c <_sbrk+0x64>)
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	4a05      	ldr	r2, [pc, #20]	@ (8004f0c <_sbrk+0x64>)
 8004ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004efa:	68fb      	ldr	r3, [r7, #12]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	24050000 	.word	0x24050000
 8004f08:	00000400 	.word	0x00000400
 8004f0c:	24002a94 	.word	0x24002a94
 8004f10:	24014238 	.word	0x24014238

08004f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004f18:	4b3e      	ldr	r3, [pc, #248]	@ (8005014 <SystemInit+0x100>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1e:	4a3d      	ldr	r2, [pc, #244]	@ (8005014 <SystemInit+0x100>)
 8004f20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004f28:	4b3b      	ldr	r3, [pc, #236]	@ (8005018 <SystemInit+0x104>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	2b06      	cmp	r3, #6
 8004f32:	d807      	bhi.n	8004f44 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004f34:	4b38      	ldr	r3, [pc, #224]	@ (8005018 <SystemInit+0x104>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f023 030f 	bic.w	r3, r3, #15
 8004f3c:	4a36      	ldr	r2, [pc, #216]	@ (8005018 <SystemInit+0x104>)
 8004f3e:	f043 0307 	orr.w	r3, r3, #7
 8004f42:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004f44:	4b35      	ldr	r3, [pc, #212]	@ (800501c <SystemInit+0x108>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a34      	ldr	r2, [pc, #208]	@ (800501c <SystemInit+0x108>)
 8004f4a:	f043 0301 	orr.w	r3, r3, #1
 8004f4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004f50:	4b32      	ldr	r3, [pc, #200]	@ (800501c <SystemInit+0x108>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004f56:	4b31      	ldr	r3, [pc, #196]	@ (800501c <SystemInit+0x108>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4930      	ldr	r1, [pc, #192]	@ (800501c <SystemInit+0x108>)
 8004f5c:	4b30      	ldr	r3, [pc, #192]	@ (8005020 <SystemInit+0x10c>)
 8004f5e:	4013      	ands	r3, r2
 8004f60:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004f62:	4b2d      	ldr	r3, [pc, #180]	@ (8005018 <SystemInit+0x104>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d007      	beq.n	8004f7e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8005018 <SystemInit+0x104>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f023 030f 	bic.w	r3, r3, #15
 8004f76:	4a28      	ldr	r2, [pc, #160]	@ (8005018 <SystemInit+0x104>)
 8004f78:	f043 0307 	orr.w	r3, r3, #7
 8004f7c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004f7e:	4b27      	ldr	r3, [pc, #156]	@ (800501c <SystemInit+0x108>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004f84:	4b25      	ldr	r3, [pc, #148]	@ (800501c <SystemInit+0x108>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004f8a:	4b24      	ldr	r3, [pc, #144]	@ (800501c <SystemInit+0x108>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004f90:	4b22      	ldr	r3, [pc, #136]	@ (800501c <SystemInit+0x108>)
 8004f92:	4a24      	ldr	r2, [pc, #144]	@ (8005024 <SystemInit+0x110>)
 8004f94:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004f96:	4b21      	ldr	r3, [pc, #132]	@ (800501c <SystemInit+0x108>)
 8004f98:	4a23      	ldr	r2, [pc, #140]	@ (8005028 <SystemInit+0x114>)
 8004f9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800501c <SystemInit+0x108>)
 8004f9e:	4a23      	ldr	r2, [pc, #140]	@ (800502c <SystemInit+0x118>)
 8004fa0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800501c <SystemInit+0x108>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800501c <SystemInit+0x108>)
 8004faa:	4a20      	ldr	r2, [pc, #128]	@ (800502c <SystemInit+0x118>)
 8004fac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004fae:	4b1b      	ldr	r3, [pc, #108]	@ (800501c <SystemInit+0x108>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004fb4:	4b19      	ldr	r3, [pc, #100]	@ (800501c <SystemInit+0x108>)
 8004fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800502c <SystemInit+0x118>)
 8004fb8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004fba:	4b18      	ldr	r3, [pc, #96]	@ (800501c <SystemInit+0x108>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004fc0:	4b16      	ldr	r3, [pc, #88]	@ (800501c <SystemInit+0x108>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a15      	ldr	r2, [pc, #84]	@ (800501c <SystemInit+0x108>)
 8004fc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004fcc:	4b13      	ldr	r3, [pc, #76]	@ (800501c <SystemInit+0x108>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004fd2:	4b12      	ldr	r3, [pc, #72]	@ (800501c <SystemInit+0x108>)
 8004fd4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004fd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d113      	bne.n	8005008 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800501c <SystemInit+0x108>)
 8004fe2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800501c <SystemInit+0x108>)
 8004fe8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fec:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8005030 <SystemInit+0x11c>)
 8004ff2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004ff6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004ff8:	4b08      	ldr	r3, [pc, #32]	@ (800501c <SystemInit+0x108>)
 8004ffa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004ffe:	4a07      	ldr	r2, [pc, #28]	@ (800501c <SystemInit+0x108>)
 8005000:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005004:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005008:	bf00      	nop
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	e000ed00 	.word	0xe000ed00
 8005018:	52002000 	.word	0x52002000
 800501c:	58024400 	.word	0x58024400
 8005020:	eaf6ed7f 	.word	0xeaf6ed7f
 8005024:	02020200 	.word	0x02020200
 8005028:	01ff0000 	.word	0x01ff0000
 800502c:	01010280 	.word	0x01010280
 8005030:	52004000 	.word	0x52004000

08005034 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8005034:	b480      	push	{r7}
 8005036:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8005038:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <ExitRun0Mode+0x2c>)
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	4a08      	ldr	r2, [pc, #32]	@ (8005060 <ExitRun0Mode+0x2c>)
 800503e:	f023 0302 	bic.w	r3, r3, #2
 8005042:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005044:	bf00      	nop
 8005046:	4b06      	ldr	r3, [pc, #24]	@ (8005060 <ExitRun0Mode+0x2c>)
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d0f9      	beq.n	8005046 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	58024800 	.word	0x58024800

08005064 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b08e      	sub	sp, #56	@ 0x38
 8005068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800506a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]
 8005072:	605a      	str	r2, [r3, #4]
 8005074:	609a      	str	r2, [r3, #8]
 8005076:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005078:	f107 031c 	add.w	r3, r7, #28
 800507c:	2200      	movs	r2, #0
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	605a      	str	r2, [r3, #4]
 8005082:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005084:	463b      	mov	r3, r7
 8005086:	2200      	movs	r2, #0
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	605a      	str	r2, [r3, #4]
 800508c:	609a      	str	r2, [r3, #8]
 800508e:	60da      	str	r2, [r3, #12]
 8005090:	611a      	str	r2, [r3, #16]
 8005092:	615a      	str	r2, [r3, #20]
 8005094:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005096:	4b32      	ldr	r3, [pc, #200]	@ (8005160 <MX_TIM2_Init+0xfc>)
 8005098:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800509c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 800509e:	4b30      	ldr	r3, [pc, #192]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050a0:	2231      	movs	r2, #49	@ 0x31
 80050a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80050aa:	4b2d      	ldr	r3, [pc, #180]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050ac:	2263      	movs	r2, #99	@ 0x63
 80050ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050b0:	4b2b      	ldr	r3, [pc, #172]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050b6:	4b2a      	ldr	r3, [pc, #168]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80050bc:	4828      	ldr	r0, [pc, #160]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050be:	f00c fe51 	bl	8011d64 <HAL_TIM_Base_Init>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80050c8:	f7fd ff8e 	bl	8002fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80050cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80050d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80050d6:	4619      	mov	r1, r3
 80050d8:	4821      	ldr	r0, [pc, #132]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050da:	f00d fabb 	bl	8012654 <HAL_TIM_ConfigClockSource>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80050e4:	f7fd ff80 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80050e8:	481d      	ldr	r0, [pc, #116]	@ (8005160 <MX_TIM2_Init+0xfc>)
 80050ea:	f00c ff19 	bl	8011f20 <HAL_TIM_PWM_Init>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80050f4:	f7fd ff78 	bl	8002fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050f8:	2300      	movs	r3, #0
 80050fa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050fc:	2300      	movs	r3, #0
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005100:	f107 031c 	add.w	r3, r7, #28
 8005104:	4619      	mov	r1, r3
 8005106:	4816      	ldr	r0, [pc, #88]	@ (8005160 <MX_TIM2_Init+0xfc>)
 8005108:	f00e f80a 	bl	8013120 <HAL_TIMEx_MasterConfigSynchronization>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8005112:	f7fd ff69 	bl	8002fe8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005116:	2360      	movs	r3, #96	@ 0x60
 8005118:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800511a:	2300      	movs	r3, #0
 800511c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800511e:	2300      	movs	r3, #0
 8005120:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005122:	2300      	movs	r3, #0
 8005124:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005126:	463b      	mov	r3, r7
 8005128:	2200      	movs	r2, #0
 800512a:	4619      	mov	r1, r3
 800512c:	480c      	ldr	r0, [pc, #48]	@ (8005160 <MX_TIM2_Init+0xfc>)
 800512e:	f00d f97d 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005138:	f7fd ff56 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800513c:	463b      	mov	r3, r7
 800513e:	2204      	movs	r2, #4
 8005140:	4619      	mov	r1, r3
 8005142:	4807      	ldr	r0, [pc, #28]	@ (8005160 <MX_TIM2_Init+0xfc>)
 8005144:	f00d f972 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800514e:	f7fd ff4b 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005152:	4803      	ldr	r0, [pc, #12]	@ (8005160 <MX_TIM2_Init+0xfc>)
 8005154:	f000 faec 	bl	8005730 <HAL_TIM_MspPostInit>

}
 8005158:	bf00      	nop
 800515a:	3738      	adds	r7, #56	@ 0x38
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	24002a98 	.word	0x24002a98

08005164 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b08e      	sub	sp, #56	@ 0x38
 8005168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800516a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]
 8005172:	605a      	str	r2, [r3, #4]
 8005174:	609a      	str	r2, [r3, #8]
 8005176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005178:	f107 031c 	add.w	r3, r7, #28
 800517c:	2200      	movs	r2, #0
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	605a      	str	r2, [r3, #4]
 8005182:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005184:	463b      	mov	r3, r7
 8005186:	2200      	movs	r2, #0
 8005188:	601a      	str	r2, [r3, #0]
 800518a:	605a      	str	r2, [r3, #4]
 800518c:	609a      	str	r2, [r3, #8]
 800518e:	60da      	str	r2, [r3, #12]
 8005190:	611a      	str	r2, [r3, #16]
 8005192:	615a      	str	r2, [r3, #20]
 8005194:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005196:	4b32      	ldr	r3, [pc, #200]	@ (8005260 <MX_TIM3_Init+0xfc>)
 8005198:	4a32      	ldr	r2, [pc, #200]	@ (8005264 <MX_TIM3_Init+0x100>)
 800519a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 800519c:	4b30      	ldr	r3, [pc, #192]	@ (8005260 <MX_TIM3_Init+0xfc>)
 800519e:	2231      	movs	r2, #49	@ 0x31
 80051a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051a2:	4b2f      	ldr	r3, [pc, #188]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051a4:	2200      	movs	r2, #0
 80051a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80051a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051aa:	2263      	movs	r2, #99	@ 0x63
 80051ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80051ba:	4829      	ldr	r0, [pc, #164]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051bc:	f00c fdd2 	bl	8011d64 <HAL_TIM_Base_Init>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80051c6:	f7fd ff0f 	bl	8002fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80051d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80051d4:	4619      	mov	r1, r3
 80051d6:	4822      	ldr	r0, [pc, #136]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051d8:	f00d fa3c 	bl	8012654 <HAL_TIM_ConfigClockSource>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80051e2:	f7fd ff01 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80051e6:	481e      	ldr	r0, [pc, #120]	@ (8005260 <MX_TIM3_Init+0xfc>)
 80051e8:	f00c fe9a 	bl	8011f20 <HAL_TIM_PWM_Init>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80051f2:	f7fd fef9 	bl	8002fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051f6:	2300      	movs	r3, #0
 80051f8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051fa:	2300      	movs	r3, #0
 80051fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80051fe:	f107 031c 	add.w	r3, r7, #28
 8005202:	4619      	mov	r1, r3
 8005204:	4816      	ldr	r0, [pc, #88]	@ (8005260 <MX_TIM3_Init+0xfc>)
 8005206:	f00d ff8b 	bl	8013120 <HAL_TIMEx_MasterConfigSynchronization>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005210:	f7fd feea 	bl	8002fe8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005214:	2360      	movs	r3, #96	@ 0x60
 8005216:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005218:	2300      	movs	r3, #0
 800521a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800521c:	2300      	movs	r3, #0
 800521e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005220:	2300      	movs	r3, #0
 8005222:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005224:	463b      	mov	r3, r7
 8005226:	2200      	movs	r2, #0
 8005228:	4619      	mov	r1, r3
 800522a:	480d      	ldr	r0, [pc, #52]	@ (8005260 <MX_TIM3_Init+0xfc>)
 800522c:	f00d f8fe 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005236:	f7fd fed7 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800523a:	463b      	mov	r3, r7
 800523c:	2204      	movs	r2, #4
 800523e:	4619      	mov	r1, r3
 8005240:	4807      	ldr	r0, [pc, #28]	@ (8005260 <MX_TIM3_Init+0xfc>)
 8005242:	f00d f8f3 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 8005246:	4603      	mov	r3, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d001      	beq.n	8005250 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800524c:	f7fd fecc 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005250:	4803      	ldr	r0, [pc, #12]	@ (8005260 <MX_TIM3_Init+0xfc>)
 8005252:	f000 fa6d 	bl	8005730 <HAL_TIM_MspPostInit>

}
 8005256:	bf00      	nop
 8005258:	3738      	adds	r7, #56	@ 0x38
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	24002ae4 	.word	0x24002ae4
 8005264:	40000400 	.word	0x40000400

08005268 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b08e      	sub	sp, #56	@ 0x38
 800526c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800526e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005272:	2200      	movs	r2, #0
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	605a      	str	r2, [r3, #4]
 8005278:	609a      	str	r2, [r3, #8]
 800527a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800527c:	f107 031c 	add.w	r3, r7, #28
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	605a      	str	r2, [r3, #4]
 8005286:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005288:	463b      	mov	r3, r7
 800528a:	2200      	movs	r2, #0
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	605a      	str	r2, [r3, #4]
 8005290:	609a      	str	r2, [r3, #8]
 8005292:	60da      	str	r2, [r3, #12]
 8005294:	611a      	str	r2, [r3, #16]
 8005296:	615a      	str	r2, [r3, #20]
 8005298:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800529a:	4b32      	ldr	r3, [pc, #200]	@ (8005364 <MX_TIM4_Init+0xfc>)
 800529c:	4a32      	ldr	r2, [pc, #200]	@ (8005368 <MX_TIM4_Init+0x100>)
 800529e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 80052a0:	4b30      	ldr	r3, [pc, #192]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052a2:	2231      	movs	r2, #49	@ 0x31
 80052a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052a6:	4b2f      	ldr	r3, [pc, #188]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80052ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052ae:	2263      	movs	r2, #99	@ 0x63
 80052b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052b2:	4b2c      	ldr	r3, [pc, #176]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80052be:	4829      	ldr	r0, [pc, #164]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052c0:	f00c fd50 	bl	8011d64 <HAL_TIM_Base_Init>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80052ca:	f7fd fe8d 	bl	8002fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80052d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80052d8:	4619      	mov	r1, r3
 80052da:	4822      	ldr	r0, [pc, #136]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052dc:	f00d f9ba 	bl	8012654 <HAL_TIM_ConfigClockSource>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80052e6:	f7fd fe7f 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80052ea:	481e      	ldr	r0, [pc, #120]	@ (8005364 <MX_TIM4_Init+0xfc>)
 80052ec:	f00c fe18 	bl	8011f20 <HAL_TIM_PWM_Init>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80052f6:	f7fd fe77 	bl	8002fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052fa:	2300      	movs	r3, #0
 80052fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052fe:	2300      	movs	r3, #0
 8005300:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005302:	f107 031c 	add.w	r3, r7, #28
 8005306:	4619      	mov	r1, r3
 8005308:	4816      	ldr	r0, [pc, #88]	@ (8005364 <MX_TIM4_Init+0xfc>)
 800530a:	f00d ff09 	bl	8013120 <HAL_TIMEx_MasterConfigSynchronization>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005314:	f7fd fe68 	bl	8002fe8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005318:	2360      	movs	r3, #96	@ 0x60
 800531a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800531c:	2300      	movs	r3, #0
 800531e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005320:	2300      	movs	r3, #0
 8005322:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005324:	2300      	movs	r3, #0
 8005326:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005328:	463b      	mov	r3, r7
 800532a:	2200      	movs	r2, #0
 800532c:	4619      	mov	r1, r3
 800532e:	480d      	ldr	r0, [pc, #52]	@ (8005364 <MX_TIM4_Init+0xfc>)
 8005330:	f00d f87c 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800533a:	f7fd fe55 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800533e:	463b      	mov	r3, r7
 8005340:	2204      	movs	r2, #4
 8005342:	4619      	mov	r1, r3
 8005344:	4807      	ldr	r0, [pc, #28]	@ (8005364 <MX_TIM4_Init+0xfc>)
 8005346:	f00d f871 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d001      	beq.n	8005354 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8005350:	f7fd fe4a 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005354:	4803      	ldr	r0, [pc, #12]	@ (8005364 <MX_TIM4_Init+0xfc>)
 8005356:	f000 f9eb 	bl	8005730 <HAL_TIM_MspPostInit>

}
 800535a:	bf00      	nop
 800535c:	3738      	adds	r7, #56	@ 0x38
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	24002b30 	.word	0x24002b30
 8005368:	40000800 	.word	0x40000800

0800536c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005372:	f107 0310 	add.w	r3, r7, #16
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
 800537a:	605a      	str	r2, [r3, #4]
 800537c:	609a      	str	r2, [r3, #8]
 800537e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005380:	1d3b      	adds	r3, r7, #4
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	605a      	str	r2, [r3, #4]
 8005388:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800538a:	4b1e      	ldr	r3, [pc, #120]	@ (8005404 <MX_TIM5_Init+0x98>)
 800538c:	4a1e      	ldr	r2, [pc, #120]	@ (8005408 <MX_TIM5_Init+0x9c>)
 800538e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 500-1;
 8005390:	4b1c      	ldr	r3, [pc, #112]	@ (8005404 <MX_TIM5_Init+0x98>)
 8005392:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8005396:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005398:	4b1a      	ldr	r3, [pc, #104]	@ (8005404 <MX_TIM5_Init+0x98>)
 800539a:	2200      	movs	r2, #0
 800539c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 800539e:	4b19      	ldr	r3, [pc, #100]	@ (8005404 <MX_TIM5_Init+0x98>)
 80053a0:	f640 729f 	movw	r2, #3999	@ 0xf9f
 80053a4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053a6:	4b17      	ldr	r3, [pc, #92]	@ (8005404 <MX_TIM5_Init+0x98>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053ac:	4b15      	ldr	r3, [pc, #84]	@ (8005404 <MX_TIM5_Init+0x98>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80053b2:	4814      	ldr	r0, [pc, #80]	@ (8005404 <MX_TIM5_Init+0x98>)
 80053b4:	f00c fcd6 	bl	8011d64 <HAL_TIM_Base_Init>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 80053be:	f7fd fe13 	bl	8002fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80053c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80053c8:	f107 0310 	add.w	r3, r7, #16
 80053cc:	4619      	mov	r1, r3
 80053ce:	480d      	ldr	r0, [pc, #52]	@ (8005404 <MX_TIM5_Init+0x98>)
 80053d0:	f00d f940 	bl	8012654 <HAL_TIM_ConfigClockSource>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 80053da:	f7fd fe05 	bl	8002fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80053de:	2300      	movs	r3, #0
 80053e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80053e6:	1d3b      	adds	r3, r7, #4
 80053e8:	4619      	mov	r1, r3
 80053ea:	4806      	ldr	r0, [pc, #24]	@ (8005404 <MX_TIM5_Init+0x98>)
 80053ec:	f00d fe98 	bl	8013120 <HAL_TIMEx_MasterConfigSynchronization>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 80053f6:	f7fd fdf7 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80053fa:	bf00      	nop
 80053fc:	3720      	adds	r7, #32
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	24002b7c 	.word	0x24002b7c
 8005408:	40000c00 	.word	0x40000c00

0800540c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005412:	f107 0310 	add.w	r3, r7, #16
 8005416:	2200      	movs	r2, #0
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	605a      	str	r2, [r3, #4]
 800541c:	609a      	str	r2, [r3, #8]
 800541e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005420:	1d3b      	adds	r3, r7, #4
 8005422:	2200      	movs	r2, #0
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	605a      	str	r2, [r3, #4]
 8005428:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800542a:	4b20      	ldr	r3, [pc, #128]	@ (80054ac <MX_TIM8_Init+0xa0>)
 800542c:	4a20      	ldr	r2, [pc, #128]	@ (80054b0 <MX_TIM8_Init+0xa4>)
 800542e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 250-1;
 8005430:	4b1e      	ldr	r3, [pc, #120]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005432:	22f9      	movs	r2, #249	@ 0xf9
 8005434:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005436:	4b1d      	ldr	r3, [pc, #116]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005438:	2200      	movs	r2, #0
 800543a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 800543c:	4b1b      	ldr	r3, [pc, #108]	@ (80054ac <MX_TIM8_Init+0xa0>)
 800543e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005442:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005444:	4b19      	ldr	r3, [pc, #100]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005446:	2200      	movs	r2, #0
 8005448:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800544a:	4b18      	ldr	r3, [pc, #96]	@ (80054ac <MX_TIM8_Init+0xa0>)
 800544c:	2200      	movs	r2, #0
 800544e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005450:	4b16      	ldr	r3, [pc, #88]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005452:	2280      	movs	r2, #128	@ 0x80
 8005454:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005456:	4815      	ldr	r0, [pc, #84]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005458:	f00c fc84 	bl	8011d64 <HAL_TIM_Base_Init>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8005462:	f7fd fdc1 	bl	8002fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005466:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800546a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800546c:	f107 0310 	add.w	r3, r7, #16
 8005470:	4619      	mov	r1, r3
 8005472:	480e      	ldr	r0, [pc, #56]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005474:	f00d f8ee 	bl	8012654 <HAL_TIM_ConfigClockSource>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800547e:	f7fd fdb3 	bl	8002fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005482:	2320      	movs	r3, #32
 8005484:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005486:	2300      	movs	r3, #0
 8005488:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800548a:	2300      	movs	r3, #0
 800548c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800548e:	1d3b      	adds	r3, r7, #4
 8005490:	4619      	mov	r1, r3
 8005492:	4806      	ldr	r0, [pc, #24]	@ (80054ac <MX_TIM8_Init+0xa0>)
 8005494:	f00d fe44 	bl	8013120 <HAL_TIMEx_MasterConfigSynchronization>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800549e:	f7fd fda3 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80054a2:	bf00      	nop
 80054a4:	3720      	adds	r7, #32
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	24002bc8 	.word	0x24002bc8
 80054b0:	40010400 	.word	0x40010400

080054b4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b09c      	sub	sp, #112	@ 0x70
 80054b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80054ba:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80054be:	2200      	movs	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	605a      	str	r2, [r3, #4]
 80054c4:	609a      	str	r2, [r3, #8]
 80054c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054c8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80054cc:	2200      	movs	r2, #0
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	605a      	str	r2, [r3, #4]
 80054d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80054d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80054d8:	2200      	movs	r2, #0
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	609a      	str	r2, [r3, #8]
 80054e0:	60da      	str	r2, [r3, #12]
 80054e2:	611a      	str	r2, [r3, #16]
 80054e4:	615a      	str	r2, [r3, #20]
 80054e6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80054e8:	1d3b      	adds	r3, r7, #4
 80054ea:	2234      	movs	r2, #52	@ 0x34
 80054ec:	2100      	movs	r1, #0
 80054ee:	4618      	mov	r0, r3
 80054f0:	f015 fc46 	bl	801ad80 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80054f4:	4b3f      	ldr	r3, [pc, #252]	@ (80055f4 <MX_TIM15_Init+0x140>)
 80054f6:	4a40      	ldr	r2, [pc, #256]	@ (80055f8 <MX_TIM15_Init+0x144>)
 80054f8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 500-1;
 80054fa:	4b3e      	ldr	r3, [pc, #248]	@ (80055f4 <MX_TIM15_Init+0x140>)
 80054fc:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8005500:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005502:	4b3c      	ldr	r3, [pc, #240]	@ (80055f4 <MX_TIM15_Init+0x140>)
 8005504:	2200      	movs	r2, #0
 8005506:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000-1;
 8005508:	4b3a      	ldr	r3, [pc, #232]	@ (80055f4 <MX_TIM15_Init+0x140>)
 800550a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800550e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005510:	4b38      	ldr	r3, [pc, #224]	@ (80055f4 <MX_TIM15_Init+0x140>)
 8005512:	2200      	movs	r2, #0
 8005514:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005516:	4b37      	ldr	r3, [pc, #220]	@ (80055f4 <MX_TIM15_Init+0x140>)
 8005518:	2200      	movs	r2, #0
 800551a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800551c:	4b35      	ldr	r3, [pc, #212]	@ (80055f4 <MX_TIM15_Init+0x140>)
 800551e:	2200      	movs	r2, #0
 8005520:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005522:	4834      	ldr	r0, [pc, #208]	@ (80055f4 <MX_TIM15_Init+0x140>)
 8005524:	f00c fc1e 	bl	8011d64 <HAL_TIM_Base_Init>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800552e:	f7fd fd5b 	bl	8002fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005532:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005536:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005538:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800553c:	4619      	mov	r1, r3
 800553e:	482d      	ldr	r0, [pc, #180]	@ (80055f4 <MX_TIM15_Init+0x140>)
 8005540:	f00d f888 	bl	8012654 <HAL_TIM_ConfigClockSource>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 800554a:	f7fd fd4d 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800554e:	4829      	ldr	r0, [pc, #164]	@ (80055f4 <MX_TIM15_Init+0x140>)
 8005550:	f00c fce6 	bl	8011f20 <HAL_TIM_PWM_Init>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 800555a:	f7fd fd45 	bl	8002fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800555e:	2300      	movs	r3, #0
 8005560:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005562:	2300      	movs	r3, #0
 8005564:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005566:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800556a:	4619      	mov	r1, r3
 800556c:	4821      	ldr	r0, [pc, #132]	@ (80055f4 <MX_TIM15_Init+0x140>)
 800556e:	f00d fdd7 	bl	8013120 <HAL_TIMEx_MasterConfigSynchronization>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 8005578:	f7fd fd36 	bl	8002fe8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800557c:	2360      	movs	r3, #96	@ 0x60
 800557e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005580:	2300      	movs	r3, #0
 8005582:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005584:	2300      	movs	r3, #0
 8005586:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005588:	2300      	movs	r3, #0
 800558a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800558c:	2300      	movs	r3, #0
 800558e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005590:	2300      	movs	r3, #0
 8005592:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005594:	2300      	movs	r3, #0
 8005596:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005598:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800559c:	2200      	movs	r2, #0
 800559e:	4619      	mov	r1, r3
 80055a0:	4814      	ldr	r0, [pc, #80]	@ (80055f4 <MX_TIM15_Init+0x140>)
 80055a2:	f00c ff43 	bl	801242c <HAL_TIM_PWM_ConfigChannel>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 80055ac:	f7fd fd1c 	bl	8002fe8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80055b0:	2300      	movs	r3, #0
 80055b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80055b4:	2300      	movs	r3, #0
 80055b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80055b8:	2300      	movs	r3, #0
 80055ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80055bc:	2300      	movs	r3, #0
 80055be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80055c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80055c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80055d2:	1d3b      	adds	r3, r7, #4
 80055d4:	4619      	mov	r1, r3
 80055d6:	4807      	ldr	r0, [pc, #28]	@ (80055f4 <MX_TIM15_Init+0x140>)
 80055d8:	f00d fe3e 	bl	8013258 <HAL_TIMEx_ConfigBreakDeadTime>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 80055e2:	f7fd fd01 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80055e6:	4803      	ldr	r0, [pc, #12]	@ (80055f4 <MX_TIM15_Init+0x140>)
 80055e8:	f000 f8a2 	bl	8005730 <HAL_TIM_MspPostInit>

}
 80055ec:	bf00      	nop
 80055ee:	3770      	adds	r7, #112	@ 0x70
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	24002c14 	.word	0x24002c14
 80055f8:	40014000 	.word	0x40014000

080055fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b088      	sub	sp, #32
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800560c:	d10f      	bne.n	800562e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800560e:	4b42      	ldr	r3, [pc, #264]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005610:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005614:	4a40      	ldr	r2, [pc, #256]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005616:	f043 0301 	orr.w	r3, r3, #1
 800561a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800561e:	4b3e      	ldr	r3, [pc, #248]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005620:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	61fb      	str	r3, [r7, #28]
 800562a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800562c:	e06f      	b.n	800570e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a3a      	ldr	r2, [pc, #232]	@ (800571c <HAL_TIM_Base_MspInit+0x120>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d10f      	bne.n	8005658 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005638:	4b37      	ldr	r3, [pc, #220]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 800563a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800563e:	4a36      	ldr	r2, [pc, #216]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005640:	f043 0302 	orr.w	r3, r3, #2
 8005644:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005648:	4b33      	ldr	r3, [pc, #204]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 800564a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	61bb      	str	r3, [r7, #24]
 8005654:	69bb      	ldr	r3, [r7, #24]
}
 8005656:	e05a      	b.n	800570e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a30      	ldr	r2, [pc, #192]	@ (8005720 <HAL_TIM_Base_MspInit+0x124>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d10f      	bne.n	8005682 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005662:	4b2d      	ldr	r3, [pc, #180]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005664:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005668:	4a2b      	ldr	r2, [pc, #172]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 800566a:	f043 0304 	orr.w	r3, r3, #4
 800566e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005672:	4b29      	ldr	r3, [pc, #164]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005674:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	617b      	str	r3, [r7, #20]
 800567e:	697b      	ldr	r3, [r7, #20]
}
 8005680:	e045      	b.n	800570e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a27      	ldr	r2, [pc, #156]	@ (8005724 <HAL_TIM_Base_MspInit+0x128>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d10f      	bne.n	80056ac <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800568c:	4b22      	ldr	r3, [pc, #136]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 800568e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005692:	4a21      	ldr	r2, [pc, #132]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005694:	f043 0308 	orr.w	r3, r3, #8
 8005698:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800569c:	4b1e      	ldr	r3, [pc, #120]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 800569e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056a2:	f003 0308 	and.w	r3, r3, #8
 80056a6:	613b      	str	r3, [r7, #16]
 80056a8:	693b      	ldr	r3, [r7, #16]
}
 80056aa:	e030      	b.n	800570e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005728 <HAL_TIM_Base_MspInit+0x12c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d117      	bne.n	80056e6 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80056b6:	4b18      	ldr	r3, [pc, #96]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 80056b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056bc:	4a16      	ldr	r2, [pc, #88]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 80056be:	f043 0302 	orr.w	r3, r3, #2
 80056c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80056c6:	4b14      	ldr	r3, [pc, #80]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 80056c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80056d4:	2200      	movs	r2, #0
 80056d6:	2105      	movs	r1, #5
 80056d8:	202c      	movs	r0, #44	@ 0x2c
 80056da:	f002 fb83 	bl	8007de4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80056de:	202c      	movs	r0, #44	@ 0x2c
 80056e0:	f002 fb9a 	bl	8007e18 <HAL_NVIC_EnableIRQ>
}
 80056e4:	e013      	b.n	800570e <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM15)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a10      	ldr	r2, [pc, #64]	@ (800572c <HAL_TIM_Base_MspInit+0x130>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d10e      	bne.n	800570e <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80056f0:	4b09      	ldr	r3, [pc, #36]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 80056f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056f6:	4a08      	ldr	r2, [pc, #32]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 80056f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005700:	4b05      	ldr	r3, [pc, #20]	@ (8005718 <HAL_TIM_Base_MspInit+0x11c>)
 8005702:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005706:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800570a:	60bb      	str	r3, [r7, #8]
 800570c:	68bb      	ldr	r3, [r7, #8]
}
 800570e:	bf00      	nop
 8005710:	3720      	adds	r7, #32
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	58024400 	.word	0x58024400
 800571c:	40000400 	.word	0x40000400
 8005720:	40000800 	.word	0x40000800
 8005724:	40000c00 	.word	0x40000c00
 8005728:	40010400 	.word	0x40010400
 800572c:	40014000 	.word	0x40014000

08005730 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08c      	sub	sp, #48	@ 0x30
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005738:	f107 031c 	add.w	r3, r7, #28
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	605a      	str	r2, [r3, #4]
 8005742:	609a      	str	r2, [r3, #8]
 8005744:	60da      	str	r2, [r3, #12]
 8005746:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005750:	d13f      	bne.n	80057d2 <HAL_TIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005752:	4b59      	ldr	r3, [pc, #356]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005758:	4a57      	ldr	r2, [pc, #348]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 800575a:	f043 0301 	orr.w	r3, r3, #1
 800575e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005762:	4b55      	ldr	r3, [pc, #340]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	61bb      	str	r3, [r7, #24]
 800576e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005770:	4b51      	ldr	r3, [pc, #324]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005776:	4a50      	ldr	r2, [pc, #320]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005778:	f043 0302 	orr.w	r3, r3, #2
 800577c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005780:	4b4d      	ldr	r3, [pc, #308]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	617b      	str	r3, [r7, #20]
 800578c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15(JTDI)     ------> TIM2_CH1
    PB3(JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800578e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005794:	2302      	movs	r3, #2
 8005796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005798:	2300      	movs	r3, #0
 800579a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800579c:	2300      	movs	r3, #0
 800579e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80057a0:	2301      	movs	r3, #1
 80057a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80057a4:	f107 031c 	add.w	r3, r7, #28
 80057a8:	4619      	mov	r1, r3
 80057aa:	4844      	ldr	r0, [pc, #272]	@ (80058bc <HAL_TIM_MspPostInit+0x18c>)
 80057ac:	f006 fb14 	bl	800bdd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80057b0:	2308      	movs	r3, #8
 80057b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057b4:	2302      	movs	r3, #2
 80057b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b8:	2300      	movs	r3, #0
 80057ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057bc:	2300      	movs	r3, #0
 80057be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80057c0:	2301      	movs	r3, #1
 80057c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057c4:	f107 031c 	add.w	r3, r7, #28
 80057c8:	4619      	mov	r1, r3
 80057ca:	483d      	ldr	r0, [pc, #244]	@ (80058c0 <HAL_TIM_MspPostInit+0x190>)
 80057cc:	f006 fb04 	bl	800bdd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80057d0:	e06e      	b.n	80058b0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM3)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a3b      	ldr	r2, [pc, #236]	@ (80058c4 <HAL_TIM_MspPostInit+0x194>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d11f      	bne.n	800581c <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057dc:	4b36      	ldr	r3, [pc, #216]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 80057de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057e2:	4a35      	ldr	r2, [pc, #212]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 80057e4:	f043 0302 	orr.w	r3, r3, #2
 80057e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80057ec:	4b32      	ldr	r3, [pc, #200]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 80057ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	613b      	str	r3, [r7, #16]
 80057f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80057fa:	2330      	movs	r3, #48	@ 0x30
 80057fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057fe:	2302      	movs	r3, #2
 8005800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005802:	2300      	movs	r3, #0
 8005804:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005806:	2300      	movs	r3, #0
 8005808:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800580a:	2302      	movs	r3, #2
 800580c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800580e:	f107 031c 	add.w	r3, r7, #28
 8005812:	4619      	mov	r1, r3
 8005814:	482a      	ldr	r0, [pc, #168]	@ (80058c0 <HAL_TIM_MspPostInit+0x190>)
 8005816:	f006 fadf 	bl	800bdd8 <HAL_GPIO_Init>
}
 800581a:	e049      	b.n	80058b0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM4)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a29      	ldr	r2, [pc, #164]	@ (80058c8 <HAL_TIM_MspPostInit+0x198>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d11f      	bne.n	8005866 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005826:	4b24      	ldr	r3, [pc, #144]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005828:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800582c:	4a22      	ldr	r2, [pc, #136]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 800582e:	f043 0302 	orr.w	r3, r3, #2
 8005832:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005836:	4b20      	ldr	r3, [pc, #128]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005838:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	60fb      	str	r3, [r7, #12]
 8005842:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005844:	23c0      	movs	r3, #192	@ 0xc0
 8005846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005848:	2302      	movs	r3, #2
 800584a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800584c:	2300      	movs	r3, #0
 800584e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005850:	2300      	movs	r3, #0
 8005852:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005854:	2302      	movs	r3, #2
 8005856:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005858:	f107 031c 	add.w	r3, r7, #28
 800585c:	4619      	mov	r1, r3
 800585e:	4818      	ldr	r0, [pc, #96]	@ (80058c0 <HAL_TIM_MspPostInit+0x190>)
 8005860:	f006 faba 	bl	800bdd8 <HAL_GPIO_Init>
}
 8005864:	e024      	b.n	80058b0 <HAL_TIM_MspPostInit+0x180>
  else if(timHandle->Instance==TIM15)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a18      	ldr	r2, [pc, #96]	@ (80058cc <HAL_TIM_MspPostInit+0x19c>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d11f      	bne.n	80058b0 <HAL_TIM_MspPostInit+0x180>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005870:	4b11      	ldr	r3, [pc, #68]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005876:	4a10      	ldr	r2, [pc, #64]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005878:	f043 0304 	orr.w	r3, r3, #4
 800587c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005880:	4b0d      	ldr	r3, [pc, #52]	@ (80058b8 <HAL_TIM_MspPostInit+0x188>)
 8005882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005886:	f003 0304 	and.w	r3, r3, #4
 800588a:	60bb      	str	r3, [r7, #8]
 800588c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BZ_Pin;
 800588e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005894:	2302      	movs	r3, #2
 8005896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005898:	2300      	movs	r3, #0
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800589c:	2300      	movs	r3, #0
 800589e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 80058a0:	2302      	movs	r3, #2
 80058a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BZ_GPIO_Port, &GPIO_InitStruct);
 80058a4:	f107 031c 	add.w	r3, r7, #28
 80058a8:	4619      	mov	r1, r3
 80058aa:	4809      	ldr	r0, [pc, #36]	@ (80058d0 <HAL_TIM_MspPostInit+0x1a0>)
 80058ac:	f006 fa94 	bl	800bdd8 <HAL_GPIO_Init>
}
 80058b0:	bf00      	nop
 80058b2:	3730      	adds	r7, #48	@ 0x30
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	58024400 	.word	0x58024400
 80058bc:	58020000 	.word	0x58020000
 80058c0:	58020400 	.word	0x58020400
 80058c4:	40000400 	.word	0x40000400
 80058c8:	40000800 	.word	0x40000800
 80058cc:	40014000 	.word	0x40014000
 80058d0:	58020800 	.word	0x58020800

080058d4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80058d8:	4b22      	ldr	r3, [pc, #136]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 80058da:	4a23      	ldr	r2, [pc, #140]	@ (8005968 <MX_USART3_UART_Init+0x94>)
 80058dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80058de:	4b21      	ldr	r3, [pc, #132]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 80058e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80058e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80058e6:	4b1f      	ldr	r3, [pc, #124]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 80058e8:	2200      	movs	r2, #0
 80058ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80058ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 80058ee:	2200      	movs	r2, #0
 80058f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80058f2:	4b1c      	ldr	r3, [pc, #112]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 80058f4:	2200      	movs	r2, #0
 80058f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80058f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 80058fa:	220c      	movs	r2, #12
 80058fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80058fe:	4b19      	ldr	r3, [pc, #100]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005900:	2200      	movs	r2, #0
 8005902:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005904:	4b17      	ldr	r3, [pc, #92]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005906:	2200      	movs	r2, #0
 8005908:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800590a:	4b16      	ldr	r3, [pc, #88]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 800590c:	2200      	movs	r2, #0
 800590e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005910:	4b14      	ldr	r3, [pc, #80]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005912:	2200      	movs	r2, #0
 8005914:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005916:	4b13      	ldr	r3, [pc, #76]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005918:	2200      	movs	r2, #0
 800591a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800591c:	4811      	ldr	r0, [pc, #68]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 800591e:	f00d fd45 	bl	80133ac <HAL_UART_Init>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d001      	beq.n	800592c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8005928:	f7fd fb5e 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800592c:	2100      	movs	r1, #0
 800592e:	480d      	ldr	r0, [pc, #52]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005930:	f010 fa87 	bl	8015e42 <HAL_UARTEx_SetTxFifoThreshold>
 8005934:	4603      	mov	r3, r0
 8005936:	2b00      	cmp	r3, #0
 8005938:	d001      	beq.n	800593e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800593a:	f7fd fb55 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800593e:	2100      	movs	r1, #0
 8005940:	4808      	ldr	r0, [pc, #32]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005942:	f010 fabc 	bl	8015ebe <HAL_UARTEx_SetRxFifoThreshold>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800594c:	f7fd fb4c 	bl	8002fe8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005950:	4804      	ldr	r0, [pc, #16]	@ (8005964 <MX_USART3_UART_Init+0x90>)
 8005952:	f010 fa3d 	bl	8015dd0 <HAL_UARTEx_DisableFifoMode>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d001      	beq.n	8005960 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800595c:	f7fd fb44 	bl	8002fe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005960:	bf00      	nop
 8005962:	bd80      	pop	{r7, pc}
 8005964:	24002c60 	.word	0x24002c60
 8005968:	40004800 	.word	0x40004800

0800596c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b0b8      	sub	sp, #224	@ 0xe0
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005974:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005978:	2200      	movs	r2, #0
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	605a      	str	r2, [r3, #4]
 800597e:	609a      	str	r2, [r3, #8]
 8005980:	60da      	str	r2, [r3, #12]
 8005982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005984:	f107 0310 	add.w	r3, r7, #16
 8005988:	22b8      	movs	r2, #184	@ 0xb8
 800598a:	2100      	movs	r1, #0
 800598c:	4618      	mov	r0, r3
 800598e:	f015 f9f7 	bl	801ad80 <memset>
  if(uartHandle->Instance==USART3)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a2b      	ldr	r2, [pc, #172]	@ (8005a44 <HAL_UART_MspInit+0xd8>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d14e      	bne.n	8005a3a <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800599c:	f04f 0202 	mov.w	r2, #2
 80059a0:	f04f 0300 	mov.w	r3, #0
 80059a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80059a8:	2300      	movs	r3, #0
 80059aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80059ae:	f107 0310 	add.w	r3, r7, #16
 80059b2:	4618      	mov	r0, r3
 80059b4:	f009 fdf0 	bl	800f598 <HAL_RCCEx_PeriphCLKConfig>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80059be:	f7fd fb13 	bl	8002fe8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80059c2:	4b21      	ldr	r3, [pc, #132]	@ (8005a48 <HAL_UART_MspInit+0xdc>)
 80059c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a48 <HAL_UART_MspInit+0xdc>)
 80059ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059d2:	4b1d      	ldr	r3, [pc, #116]	@ (8005a48 <HAL_UART_MspInit+0xdc>)
 80059d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80059e0:	4b19      	ldr	r3, [pc, #100]	@ (8005a48 <HAL_UART_MspInit+0xdc>)
 80059e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059e6:	4a18      	ldr	r2, [pc, #96]	@ (8005a48 <HAL_UART_MspInit+0xdc>)
 80059e8:	f043 0304 	orr.w	r3, r3, #4
 80059ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80059f0:	4b15      	ldr	r3, [pc, #84]	@ (8005a48 <HAL_UART_MspInit+0xdc>)
 80059f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059f6:	f003 0304 	and.w	r3, r3, #4
 80059fa:	60bb      	str	r3, [r7, #8]
 80059fc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80059fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005a02:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a06:	2302      	movs	r3, #2
 8005a08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a12:	2300      	movs	r3, #0
 8005a14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005a18:	2307      	movs	r3, #7
 8005a1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a1e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a22:	4619      	mov	r1, r3
 8005a24:	4809      	ldr	r0, [pc, #36]	@ (8005a4c <HAL_UART_MspInit+0xe0>)
 8005a26:	f006 f9d7 	bl	800bdd8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 7, 0);
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	2107      	movs	r1, #7
 8005a2e:	2027      	movs	r0, #39	@ 0x27
 8005a30:	f002 f9d8 	bl	8007de4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005a34:	2027      	movs	r0, #39	@ 0x27
 8005a36:	f002 f9ef 	bl	8007e18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005a3a:	bf00      	nop
 8005a3c:	37e0      	adds	r7, #224	@ 0xe0
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	40004800 	.word	0x40004800
 8005a48:	58024400 	.word	0x58024400
 8005a4c:	58020800 	.word	0x58020800

08005a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005a50:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005a8c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005a54:	f7ff faee 	bl	8005034 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005a58:	f7ff fa5c 	bl	8004f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005a5c:	480c      	ldr	r0, [pc, #48]	@ (8005a90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005a5e:	490d      	ldr	r1, [pc, #52]	@ (8005a94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005a60:	4a0d      	ldr	r2, [pc, #52]	@ (8005a98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005a64:	e002      	b.n	8005a6c <LoopCopyDataInit>

08005a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005a6a:	3304      	adds	r3, #4

08005a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005a70:	d3f9      	bcc.n	8005a66 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005a72:	4a0a      	ldr	r2, [pc, #40]	@ (8005a9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005a74:	4c0a      	ldr	r4, [pc, #40]	@ (8005aa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005a78:	e001      	b.n	8005a7e <LoopFillZerobss>

08005a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005a7c:	3204      	adds	r2, #4

08005a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005a80:	d3fb      	bcc.n	8005a7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005a82:	f015 fa3f 	bl	801af04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a86:	f7fd f911 	bl	8002cac <main>
  bx  lr
 8005a8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005a8c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8005a90:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005a94:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8005a98:	0801f920 	.word	0x0801f920
  ldr r2, =_sbss
 8005a9c:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 8005aa0:	24014234 	.word	0x24014234

08005aa4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005aa4:	e7fe      	b.n	8005aa4 <ADC3_IRQHandler>
	...

08005aa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005aae:	2003      	movs	r0, #3
 8005ab0:	f002 f98d 	bl	8007dce <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005ab4:	f009 fb58 	bl	800f168 <HAL_RCC_GetSysClockFreq>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	4b15      	ldr	r3, [pc, #84]	@ (8005b10 <HAL_Init+0x68>)
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	0a1b      	lsrs	r3, r3, #8
 8005ac0:	f003 030f 	and.w	r3, r3, #15
 8005ac4:	4913      	ldr	r1, [pc, #76]	@ (8005b14 <HAL_Init+0x6c>)
 8005ac6:	5ccb      	ldrb	r3, [r1, r3]
 8005ac8:	f003 031f 	and.w	r3, r3, #31
 8005acc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ad0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b10 <HAL_Init+0x68>)
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	4a0e      	ldr	r2, [pc, #56]	@ (8005b14 <HAL_Init+0x6c>)
 8005adc:	5cd3      	ldrb	r3, [r2, r3]
 8005ade:	f003 031f 	and.w	r3, r3, #31
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae8:	4a0b      	ldr	r2, [pc, #44]	@ (8005b18 <HAL_Init+0x70>)
 8005aea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005aec:	4a0b      	ldr	r2, [pc, #44]	@ (8005b1c <HAL_Init+0x74>)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005af2:	200f      	movs	r0, #15
 8005af4:	f7ff f874 	bl	8004be0 <HAL_InitTick>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e002      	b.n	8005b08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005b02:	f7ff f84f 	bl	8004ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	58024400 	.word	0x58024400
 8005b14:	0801f480 	.word	0x0801f480
 8005b18:	24000004 	.word	0x24000004
 8005b1c:	24000000 	.word	0x24000000

08005b20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005b24:	4b06      	ldr	r3, [pc, #24]	@ (8005b40 <HAL_IncTick+0x20>)
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	4b06      	ldr	r3, [pc, #24]	@ (8005b44 <HAL_IncTick+0x24>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4413      	add	r3, r2
 8005b30:	4a04      	ldr	r2, [pc, #16]	@ (8005b44 <HAL_IncTick+0x24>)
 8005b32:	6013      	str	r3, [r2, #0]
}
 8005b34:	bf00      	nop
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	2400000c 	.word	0x2400000c
 8005b44:	24002cf4 	.word	0x24002cf4

08005b48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	af00      	add	r7, sp, #0
  return uwTick;
 8005b4c:	4b03      	ldr	r3, [pc, #12]	@ (8005b5c <HAL_GetTick+0x14>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	24002cf4 	.word	0x24002cf4

08005b60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b68:	f7ff ffee 	bl	8005b48 <HAL_GetTick>
 8005b6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b78:	d005      	beq.n	8005b86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba4 <HAL_Delay+0x44>)
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	4413      	add	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b86:	bf00      	nop
 8005b88:	f7ff ffde 	bl	8005b48 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d8f7      	bhi.n	8005b88 <HAL_Delay+0x28>
  {
  }
}
 8005b98:	bf00      	nop
 8005b9a:	bf00      	nop
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	2400000c 	.word	0x2400000c

08005ba8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	431a      	orrs	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	609a      	str	r2, [r3, #8]
}
 8005bc2:	bf00      	nop
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	431a      	orrs	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	609a      	str	r2, [r3, #8]
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a18      	ldr	r2, [pc, #96]	@ (8005c80 <LL_ADC_SetChannelPreselection+0x70>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d027      	beq.n	8005c72 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d107      	bne.n	8005c3c <LL_ADC_SetChannelPreselection+0x2c>
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	0e9b      	lsrs	r3, r3, #26
 8005c30:	f003 031f 	and.w	r3, r3, #31
 8005c34:	2201      	movs	r2, #1
 8005c36:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3a:	e015      	b.n	8005c68 <LL_ADC_SetChannelPreselection+0x58>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8005c52:	2320      	movs	r3, #32
 8005c54:	e003      	b.n	8005c5e <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	fab3 f383 	clz	r3, r3
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	f003 031f 	and.w	r3, r3, #31
 8005c62:	2201      	movs	r2, #1
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	69d2      	ldr	r2, [r2, #28]
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8005c72:	bf00      	nop
 8005c74:	371c      	adds	r7, #28
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	58026000 	.word	0x58026000

08005c84 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
 8005c90:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	3360      	adds	r3, #96	@ 0x60
 8005c96:	461a      	mov	r2, r3
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4a10      	ldr	r2, [pc, #64]	@ (8005ce4 <LL_ADC_SetOffset+0x60>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d10b      	bne.n	8005cc0 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005cbe:	e00b      	b.n	8005cd8 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	430b      	orrs	r3, r1
 8005cd2:	431a      	orrs	r2, r3
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	601a      	str	r2, [r3, #0]
}
 8005cd8:	bf00      	nop
 8005cda:	371c      	adds	r7, #28
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	58026000 	.word	0x58026000

08005ce8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	3360      	adds	r3, #96	@ 0x60
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3714      	adds	r7, #20
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f003 031f 	and.w	r3, r3, #31
 8005d2e:	6879      	ldr	r1, [r7, #4]
 8005d30:	fa01 f303 	lsl.w	r3, r1, r3
 8005d34:	431a      	orrs	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	611a      	str	r2, [r3, #16]
}
 8005d3a:	bf00      	nop
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
	...

08005d48 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b087      	sub	sp, #28
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	4a0c      	ldr	r2, [pc, #48]	@ (8005d88 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d00e      	beq.n	8005d7a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	3360      	adds	r3, #96	@ 0x60
 8005d60:	461a      	mov	r2, r3
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	431a      	orrs	r2, r3
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	601a      	str	r2, [r3, #0]
  }
}
 8005d7a:	bf00      	nop
 8005d7c:	371c      	adds	r7, #28
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	58026000 	.word	0x58026000

08005d8c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b087      	sub	sp, #28
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8005dcc <LL_ADC_SetOffsetSaturation+0x40>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d10e      	bne.n	8005dbe <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3360      	adds	r3, #96	@ 0x60
 8005da4:	461a      	mov	r2, r3
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	4413      	add	r3, r2
 8005dac:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	431a      	orrs	r2, r3
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	58026000 	.word	0x58026000

08005dd0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	4a0c      	ldr	r2, [pc, #48]	@ (8005e10 <LL_ADC_SetOffsetSign+0x40>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d10e      	bne.n	8005e02 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	3360      	adds	r3, #96	@ 0x60
 8005de8:	461a      	mov	r2, r3
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	4413      	add	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	431a      	orrs	r2, r3
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8005e02:	bf00      	nop
 8005e04:	371c      	adds	r7, #28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	58026000 	.word	0x58026000

08005e14 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	3360      	adds	r3, #96	@ 0x60
 8005e24:	461a      	mov	r2, r3
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	4413      	add	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	4a0c      	ldr	r2, [pc, #48]	@ (8005e64 <LL_ADC_SetOffsetState+0x50>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d108      	bne.n	8005e48 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	431a      	orrs	r2, r3
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8005e46:	e007      	b.n	8005e58 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	431a      	orrs	r2, r3
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	601a      	str	r2, [r3, #0]
}
 8005e58:	bf00      	nop
 8005e5a:	371c      	adds	r7, #28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	58026000 	.word	0x58026000

08005e68 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e000      	b.n	8005e82 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	370c      	adds	r7, #12
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr

08005e8e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b087      	sub	sp, #28
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	60f8      	str	r0, [r7, #12]
 8005e96:	60b9      	str	r1, [r7, #8]
 8005e98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	3330      	adds	r3, #48	@ 0x30
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	0a1b      	lsrs	r3, r3, #8
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	f003 030c 	and.w	r3, r3, #12
 8005eaa:	4413      	add	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f003 031f 	and.w	r3, r3, #31
 8005eb8:	211f      	movs	r1, #31
 8005eba:	fa01 f303 	lsl.w	r3, r1, r3
 8005ebe:	43db      	mvns	r3, r3
 8005ec0:	401a      	ands	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	0e9b      	lsrs	r3, r3, #26
 8005ec6:	f003 011f 	and.w	r1, r3, #31
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	f003 031f 	and.w	r3, r3, #31
 8005ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005eda:	bf00      	nop
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
 8005eee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f023 0203 	bic.w	r2, r3, #3
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	431a      	orrs	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	60da      	str	r2, [r3, #12]
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f043 0201 	orr.w	r2, r3, #1
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	60da      	str	r2, [r3, #12]
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a08      	ldr	r2, [pc, #32]	@ (8005f5c <LL_ADC_REG_SetDMATransferMode+0x30>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d107      	bne.n	8005f4e <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	f023 0203 	bic.w	r2, r3, #3
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	60da      	str	r2, [r3, #12]
  }
}
 8005f4e:	bf00      	nop
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	58026000 	.word	0x58026000

08005f60 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	3314      	adds	r3, #20
 8005f70:	461a      	mov	r2, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	0e5b      	lsrs	r3, r3, #25
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	4413      	add	r3, r2
 8005f7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	0d1b      	lsrs	r3, r3, #20
 8005f88:	f003 031f 	and.w	r3, r3, #31
 8005f8c:	2107      	movs	r1, #7
 8005f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f92:	43db      	mvns	r3, r3
 8005f94:	401a      	ands	r2, r3
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	0d1b      	lsrs	r3, r3, #20
 8005f9a:	f003 031f 	and.w	r3, r3, #31
 8005f9e:	6879      	ldr	r1, [r7, #4]
 8005fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005faa:	bf00      	nop
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
	...

08005fb8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60f8      	str	r0, [r7, #12]
 8005fc0:	60b9      	str	r1, [r7, #8]
 8005fc2:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	4a1a      	ldr	r2, [pc, #104]	@ (8006030 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d115      	bne.n	8005ff8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	401a      	ands	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f003 0318 	and.w	r3, r3, #24
 8005fe2:	4914      	ldr	r1, [pc, #80]	@ (8006034 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005fe4:	40d9      	lsrs	r1, r3
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	400b      	ands	r3, r1
 8005fea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005ff6:	e014      	b.n	8006022 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006004:	43db      	mvns	r3, r3
 8006006:	401a      	ands	r2, r3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f003 0318 	and.w	r3, r3, #24
 800600e:	4909      	ldr	r1, [pc, #36]	@ (8006034 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8006010:	40d9      	lsrs	r1, r3
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	400b      	ands	r3, r1
 8006016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800601a:	431a      	orrs	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8006022:	bf00      	nop
 8006024:	3714      	adds	r7, #20
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	58026000 	.word	0x58026000
 8006034:	000fffff 	.word	0x000fffff

08006038 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f003 031f 	and.w	r3, r3, #31
}
 8006048:	4618      	mov	r0, r3
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	4b04      	ldr	r3, [pc, #16]	@ (8006074 <LL_ADC_DisableDeepPowerDown+0x20>)
 8006062:	4013      	ands	r3, r2
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	6093      	str	r3, [r2, #8]
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	5fffffc0 	.word	0x5fffffc0

08006078 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800608c:	d101      	bne.n	8006092 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800608e:	2301      	movs	r3, #1
 8006090:	e000      	b.n	8006094 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006092:	2300      	movs	r3, #0
}
 8006094:	4618      	mov	r0, r3
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	4b05      	ldr	r3, [pc, #20]	@ (80060c4 <LL_ADC_EnableInternalRegulator+0x24>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	6fffffc0 	.word	0x6fffffc0

080060c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060dc:	d101      	bne.n	80060e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	4b05      	ldr	r3, [pc, #20]	@ (8006114 <LL_ADC_Enable+0x24>)
 80060fe:	4013      	ands	r3, r2
 8006100:	f043 0201 	orr.w	r2, r3, #1
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	7fffffc0 	.word	0x7fffffc0

08006118 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	4b05      	ldr	r3, [pc, #20]	@ (800613c <LL_ADC_Disable+0x24>)
 8006126:	4013      	ands	r3, r2
 8006128:	f043 0202 	orr.w	r2, r3, #2
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr
 800613c:	7fffffc0 	.word	0x7fffffc0

08006140 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 0301 	and.w	r3, r3, #1
 8006150:	2b01      	cmp	r3, #1
 8006152:	d101      	bne.n	8006158 <LL_ADC_IsEnabled+0x18>
 8006154:	2301      	movs	r3, #1
 8006156:	e000      	b.n	800615a <LL_ADC_IsEnabled+0x1a>
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	370c      	adds	r7, #12
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr

08006166 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006166:	b480      	push	{r7}
 8006168:	b083      	sub	sp, #12
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b02      	cmp	r3, #2
 8006178:	d101      	bne.n	800617e <LL_ADC_IsDisableOngoing+0x18>
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <LL_ADC_IsDisableOngoing+0x1a>
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689a      	ldr	r2, [r3, #8]
 8006198:	4b05      	ldr	r3, [pc, #20]	@ (80061b0 <LL_ADC_REG_StartConversion+0x24>)
 800619a:	4013      	ands	r3, r2
 800619c:	f043 0204 	orr.w	r2, r3, #4
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	7fffffc0 	.word	0x7fffffc0

080061b4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	f003 0304 	and.w	r3, r3, #4
 80061c4:	2b04      	cmp	r3, #4
 80061c6:	d101      	bne.n	80061cc <LL_ADC_REG_IsConversionOngoing+0x18>
 80061c8:	2301      	movs	r3, #1
 80061ca:	e000      	b.n	80061ce <LL_ADC_REG_IsConversionOngoing+0x1a>
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 0308 	and.w	r3, r3, #8
 80061ea:	2b08      	cmp	r3, #8
 80061ec:	d101      	bne.n	80061f2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80061ee:	2301      	movs	r3, #1
 80061f0:	e000      	b.n	80061f4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006200:	b590      	push	{r4, r7, lr}
 8006202:	b089      	sub	sp, #36	@ 0x24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800620c:	2300      	movs	r3, #0
 800620e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e1ee      	b.n	80065f8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006224:	2b00      	cmp	r3, #0
 8006226:	d109      	bne.n	800623c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f7fa fd3b 	bl	8000ca4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4618      	mov	r0, r3
 8006242:	f7ff ff19 	bl	8006078 <LL_ADC_IsDeepPowerDownEnabled>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d004      	beq.n	8006256 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff feff 	bl	8006054 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f7ff ff34 	bl	80060c8 <LL_ADC_IsInternalRegulatorEnabled>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d114      	bne.n	8006290 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4618      	mov	r0, r3
 800626c:	f7ff ff18 	bl	80060a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006270:	4b8e      	ldr	r3, [pc, #568]	@ (80064ac <HAL_ADC_Init+0x2ac>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	099b      	lsrs	r3, r3, #6
 8006276:	4a8e      	ldr	r2, [pc, #568]	@ (80064b0 <HAL_ADC_Init+0x2b0>)
 8006278:	fba2 2303 	umull	r2, r3, r2, r3
 800627c:	099b      	lsrs	r3, r3, #6
 800627e:	3301      	adds	r3, #1
 8006280:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006282:	e002      	b.n	800628a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	3b01      	subs	r3, #1
 8006288:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1f9      	bne.n	8006284 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f7ff ff17 	bl	80060c8 <LL_ADC_IsInternalRegulatorEnabled>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10d      	bne.n	80062bc <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a4:	f043 0210 	orr.w	r2, r3, #16
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062b0:	f043 0201 	orr.w	r2, r3, #1
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7ff ff77 	bl	80061b4 <LL_ADC_REG_IsConversionOngoing>
 80062c6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062cc:	f003 0310 	and.w	r3, r3, #16
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f040 8188 	bne.w	80065e6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f040 8184 	bne.w	80065e6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80062e6:	f043 0202 	orr.w	r2, r3, #2
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f7ff ff24 	bl	8006140 <LL_ADC_IsEnabled>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d136      	bne.n	800636c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a6c      	ldr	r2, [pc, #432]	@ (80064b4 <HAL_ADC_Init+0x2b4>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d004      	beq.n	8006312 <HAL_ADC_Init+0x112>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a6a      	ldr	r2, [pc, #424]	@ (80064b8 <HAL_ADC_Init+0x2b8>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d10e      	bne.n	8006330 <HAL_ADC_Init+0x130>
 8006312:	4868      	ldr	r0, [pc, #416]	@ (80064b4 <HAL_ADC_Init+0x2b4>)
 8006314:	f7ff ff14 	bl	8006140 <LL_ADC_IsEnabled>
 8006318:	4604      	mov	r4, r0
 800631a:	4867      	ldr	r0, [pc, #412]	@ (80064b8 <HAL_ADC_Init+0x2b8>)
 800631c:	f7ff ff10 	bl	8006140 <LL_ADC_IsEnabled>
 8006320:	4603      	mov	r3, r0
 8006322:	4323      	orrs	r3, r4
 8006324:	2b00      	cmp	r3, #0
 8006326:	bf0c      	ite	eq
 8006328:	2301      	moveq	r3, #1
 800632a:	2300      	movne	r3, #0
 800632c:	b2db      	uxtb	r3, r3
 800632e:	e008      	b.n	8006342 <HAL_ADC_Init+0x142>
 8006330:	4862      	ldr	r0, [pc, #392]	@ (80064bc <HAL_ADC_Init+0x2bc>)
 8006332:	f7ff ff05 	bl	8006140 <LL_ADC_IsEnabled>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	bf0c      	ite	eq
 800633c:	2301      	moveq	r3, #1
 800633e:	2300      	movne	r3, #0
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d012      	beq.n	800636c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a5a      	ldr	r2, [pc, #360]	@ (80064b4 <HAL_ADC_Init+0x2b4>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d004      	beq.n	800635a <HAL_ADC_Init+0x15a>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a58      	ldr	r2, [pc, #352]	@ (80064b8 <HAL_ADC_Init+0x2b8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d101      	bne.n	800635e <HAL_ADC_Init+0x15e>
 800635a:	4a59      	ldr	r2, [pc, #356]	@ (80064c0 <HAL_ADC_Init+0x2c0>)
 800635c:	e000      	b.n	8006360 <HAL_ADC_Init+0x160>
 800635e:	4a59      	ldr	r2, [pc, #356]	@ (80064c4 <HAL_ADC_Init+0x2c4>)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f7ff fc1e 	bl	8005ba8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a52      	ldr	r2, [pc, #328]	@ (80064bc <HAL_ADC_Init+0x2bc>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d129      	bne.n	80063ca <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	7e5b      	ldrb	r3, [r3, #25]
 800637a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8006380:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8006386:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d013      	beq.n	80063b8 <HAL_ADC_Init+0x1b8>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	2b0c      	cmp	r3, #12
 8006396:	d00d      	beq.n	80063b4 <HAL_ADC_Init+0x1b4>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	2b1c      	cmp	r3, #28
 800639e:	d007      	beq.n	80063b0 <HAL_ADC_Init+0x1b0>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	2b18      	cmp	r3, #24
 80063a6:	d101      	bne.n	80063ac <HAL_ADC_Init+0x1ac>
 80063a8:	2318      	movs	r3, #24
 80063aa:	e006      	b.n	80063ba <HAL_ADC_Init+0x1ba>
 80063ac:	2300      	movs	r3, #0
 80063ae:	e004      	b.n	80063ba <HAL_ADC_Init+0x1ba>
 80063b0:	2310      	movs	r3, #16
 80063b2:	e002      	b.n	80063ba <HAL_ADC_Init+0x1ba>
 80063b4:	2308      	movs	r3, #8
 80063b6:	e000      	b.n	80063ba <HAL_ADC_Init+0x1ba>
 80063b8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80063ba:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063c2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80063c4:	4313      	orrs	r3, r2
 80063c6:	61bb      	str	r3, [r7, #24]
 80063c8:	e00e      	b.n	80063e8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	7e5b      	ldrb	r3, [r3, #25]
 80063ce:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063d4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80063da:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063e2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80063e4:	4313      	orrs	r3, r2
 80063e6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d106      	bne.n	8006400 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f6:	3b01      	subs	r3, #1
 80063f8:	045b      	lsls	r3, r3, #17
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006404:	2b00      	cmp	r3, #0
 8006406:	d009      	beq.n	800641c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006414:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006416:	69ba      	ldr	r2, [r7, #24]
 8006418:	4313      	orrs	r3, r2
 800641a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a26      	ldr	r2, [pc, #152]	@ (80064bc <HAL_ADC_Init+0x2bc>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d115      	bne.n	8006452 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	4b26      	ldr	r3, [pc, #152]	@ (80064c8 <HAL_ADC_Init+0x2c8>)
 800642e:	4013      	ands	r3, r2
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	69b9      	ldr	r1, [r7, #24]
 8006436:	430b      	orrs	r3, r1
 8006438:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	430a      	orrs	r2, r1
 800644e:	611a      	str	r2, [r3, #16]
 8006450:	e009      	b.n	8006466 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68da      	ldr	r2, [r3, #12]
 8006458:	4b1c      	ldr	r3, [pc, #112]	@ (80064cc <HAL_ADC_Init+0x2cc>)
 800645a:	4013      	ands	r3, r2
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6812      	ldr	r2, [r2, #0]
 8006460:	69b9      	ldr	r1, [r7, #24]
 8006462:	430b      	orrs	r3, r1
 8006464:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4618      	mov	r0, r3
 800646c:	f7ff fea2 	bl	80061b4 <LL_ADC_REG_IsConversionOngoing>
 8006470:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4618      	mov	r0, r3
 8006478:	f7ff feaf 	bl	80061da <LL_ADC_INJ_IsConversionOngoing>
 800647c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f040 808e 	bne.w	80065a2 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2b00      	cmp	r3, #0
 800648a:	f040 808a 	bne.w	80065a2 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a0a      	ldr	r2, [pc, #40]	@ (80064bc <HAL_ADC_Init+0x2bc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d11b      	bne.n	80064d0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	7e1b      	ldrb	r3, [r3, #24]
 800649c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80064a4:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80064a6:	4313      	orrs	r3, r2
 80064a8:	61bb      	str	r3, [r7, #24]
 80064aa:	e018      	b.n	80064de <HAL_ADC_Init+0x2de>
 80064ac:	24000000 	.word	0x24000000
 80064b0:	053e2d63 	.word	0x053e2d63
 80064b4:	40022000 	.word	0x40022000
 80064b8:	40022100 	.word	0x40022100
 80064bc:	58026000 	.word	0x58026000
 80064c0:	40022300 	.word	0x40022300
 80064c4:	58026300 	.word	0x58026300
 80064c8:	fff04007 	.word	0xfff04007
 80064cc:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	7e1b      	ldrb	r3, [r3, #24]
 80064d4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80064da:	4313      	orrs	r3, r2
 80064dc:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68da      	ldr	r2, [r3, #12]
 80064e4:	4b46      	ldr	r3, [pc, #280]	@ (8006600 <HAL_ADC_Init+0x400>)
 80064e6:	4013      	ands	r3, r2
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6812      	ldr	r2, [r2, #0]
 80064ec:	69b9      	ldr	r1, [r7, #24]
 80064ee:	430b      	orrs	r3, r1
 80064f0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d137      	bne.n	800656c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006500:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a3f      	ldr	r2, [pc, #252]	@ (8006604 <HAL_ADC_Init+0x404>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d116      	bne.n	800653a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	691a      	ldr	r2, [r3, #16]
 8006512:	4b3d      	ldr	r3, [pc, #244]	@ (8006608 <HAL_ADC_Init+0x408>)
 8006514:	4013      	ands	r3, r2
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800651e:	4311      	orrs	r1, r2
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006524:	4311      	orrs	r1, r2
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800652a:	430a      	orrs	r2, r1
 800652c:	431a      	orrs	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0201 	orr.w	r2, r2, #1
 8006536:	611a      	str	r2, [r3, #16]
 8006538:	e020      	b.n	800657c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	4b32      	ldr	r3, [pc, #200]	@ (800660c <HAL_ADC_Init+0x40c>)
 8006542:	4013      	ands	r3, r2
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006548:	3a01      	subs	r2, #1
 800654a:	0411      	lsls	r1, r2, #16
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006550:	4311      	orrs	r1, r2
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006556:	4311      	orrs	r1, r2
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800655c:	430a      	orrs	r2, r1
 800655e:	431a      	orrs	r2, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f042 0201 	orr.w	r2, r2, #1
 8006568:	611a      	str	r2, [r3, #16]
 800656a:	e007      	b.n	800657c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	691a      	ldr	r2, [r3, #16]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f022 0201 	bic.w	r2, r2, #1
 800657a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a1b      	ldr	r2, [pc, #108]	@ (8006604 <HAL_ADC_Init+0x404>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d002      	beq.n	80065a2 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 ff79 	bl	8007494 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d10c      	bne.n	80065c4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b0:	f023 010f 	bic.w	r1, r3, #15
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	69db      	ldr	r3, [r3, #28]
 80065b8:	1e5a      	subs	r2, r3, #1
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80065c2:	e007      	b.n	80065d4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f022 020f 	bic.w	r2, r2, #15
 80065d2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065d8:	f023 0303 	bic.w	r3, r3, #3
 80065dc:	f043 0201 	orr.w	r2, r3, #1
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	661a      	str	r2, [r3, #96]	@ 0x60
 80065e4:	e007      	b.n	80065f6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065ea:	f043 0210 	orr.w	r2, r3, #16
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80065f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3724      	adds	r7, #36	@ 0x24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd90      	pop	{r4, r7, pc}
 8006600:	ffffbffc 	.word	0xffffbffc
 8006604:	58026000 	.word	0x58026000
 8006608:	fc00f81f 	.word	0xfc00f81f
 800660c:	fc00f81e 	.word	0xfc00f81e

08006610 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	60b9      	str	r1, [r7, #8]
 800661a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a60      	ldr	r2, [pc, #384]	@ (80067a4 <HAL_ADC_Start_DMA+0x194>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d004      	beq.n	8006630 <HAL_ADC_Start_DMA+0x20>
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a5f      	ldr	r2, [pc, #380]	@ (80067a8 <HAL_ADC_Start_DMA+0x198>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d101      	bne.n	8006634 <HAL_ADC_Start_DMA+0x24>
 8006630:	4b5e      	ldr	r3, [pc, #376]	@ (80067ac <HAL_ADC_Start_DMA+0x19c>)
 8006632:	e000      	b.n	8006636 <HAL_ADC_Start_DMA+0x26>
 8006634:	4b5e      	ldr	r3, [pc, #376]	@ (80067b0 <HAL_ADC_Start_DMA+0x1a0>)
 8006636:	4618      	mov	r0, r3
 8006638:	f7ff fcfe 	bl	8006038 <LL_ADC_GetMultimode>
 800663c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4618      	mov	r0, r3
 8006644:	f7ff fdb6 	bl	80061b4 <LL_ADC_REG_IsConversionOngoing>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	f040 80a2 	bne.w	8006794 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006656:	2b01      	cmp	r3, #1
 8006658:	d101      	bne.n	800665e <HAL_ADC_Start_DMA+0x4e>
 800665a:	2302      	movs	r3, #2
 800665c:	e09d      	b.n	800679a <HAL_ADC_Start_DMA+0x18a>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d006      	beq.n	800667a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	2b05      	cmp	r3, #5
 8006670:	d003      	beq.n	800667a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	2b09      	cmp	r3, #9
 8006676:	f040 8086 	bne.w	8006786 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f000 fd8c 	bl	8007198 <ADC_Enable>
 8006680:	4603      	mov	r3, r0
 8006682:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006684:	7dfb      	ldrb	r3, [r7, #23]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d178      	bne.n	800677c <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800668e:	4b49      	ldr	r3, [pc, #292]	@ (80067b4 <HAL_ADC_Start_DMA+0x1a4>)
 8006690:	4013      	ands	r3, r2
 8006692:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a42      	ldr	r2, [pc, #264]	@ (80067a8 <HAL_ADC_Start_DMA+0x198>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d002      	beq.n	80066aa <HAL_ADC_Start_DMA+0x9a>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	e000      	b.n	80066ac <HAL_ADC_Start_DMA+0x9c>
 80066aa:	4b3e      	ldr	r3, [pc, #248]	@ (80067a4 <HAL_ADC_Start_DMA+0x194>)
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d002      	beq.n	80066ba <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d105      	bne.n	80066c6 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066be:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d006      	beq.n	80066e0 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066d6:	f023 0206 	bic.w	r2, r3, #6
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	665a      	str	r2, [r3, #100]	@ 0x64
 80066de:	e002      	b.n	80066e6 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ea:	4a33      	ldr	r2, [pc, #204]	@ (80067b8 <HAL_ADC_Start_DMA+0x1a8>)
 80066ec:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f2:	4a32      	ldr	r2, [pc, #200]	@ (80067bc <HAL_ADC_Start_DMA+0x1ac>)
 80066f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fa:	4a31      	ldr	r2, [pc, #196]	@ (80067c0 <HAL_ADC_Start_DMA+0x1b0>)
 80066fc:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	221c      	movs	r2, #28
 8006704:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f042 0210 	orr.w	r2, r2, #16
 800671c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a28      	ldr	r2, [pc, #160]	@ (80067c4 <HAL_ADC_Start_DMA+0x1b4>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d10f      	bne.n	8006748 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006732:	005b      	lsls	r3, r3, #1
 8006734:	4619      	mov	r1, r3
 8006736:	4610      	mov	r0, r2
 8006738:	f7ff fbf8 	bl	8005f2c <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4618      	mov	r0, r3
 8006742:	f7ff fbe3 	bl	8005f0c <LL_ADC_EnableDMAReq>
 8006746:	e007      	b.n	8006758 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006750:	4619      	mov	r1, r3
 8006752:	4610      	mov	r0, r2
 8006754:	f7ff fbc7 	bl	8005ee6 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3340      	adds	r3, #64	@ 0x40
 8006762:	4619      	mov	r1, r3
 8006764:	68ba      	ldr	r2, [r7, #8]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f001 ff34 	bl	80085d4 <HAL_DMA_Start_IT>
 800676c:	4603      	mov	r3, r0
 800676e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4618      	mov	r0, r3
 8006776:	f7ff fd09 	bl	800618c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800677a:	e00d      	b.n	8006798 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8006784:	e008      	b.n	8006798 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8006792:	e001      	b.n	8006798 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006794:	2302      	movs	r3, #2
 8006796:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006798:	7dfb      	ldrb	r3, [r7, #23]
}
 800679a:	4618      	mov	r0, r3
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	40022000 	.word	0x40022000
 80067a8:	40022100 	.word	0x40022100
 80067ac:	40022300 	.word	0x40022300
 80067b0:	58026300 	.word	0x58026300
 80067b4:	fffff0fe 	.word	0xfffff0fe
 80067b8:	0800736b 	.word	0x0800736b
 80067bc:	08007443 	.word	0x08007443
 80067c0:	0800745f 	.word	0x0800745f
 80067c4:	58026000 	.word	0x58026000

080067c8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80067f0:	b590      	push	{r4, r7, lr}
 80067f2:	b0a5      	sub	sp, #148	@ 0x94
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006800:	2300      	movs	r3, #0
 8006802:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800680a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	4aa4      	ldr	r2, [pc, #656]	@ (8006aa4 <HAL_ADC_ConfigChannel+0x2b4>)
 8006812:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800681a:	2b01      	cmp	r3, #1
 800681c:	d102      	bne.n	8006824 <HAL_ADC_ConfigChannel+0x34>
 800681e:	2302      	movs	r3, #2
 8006820:	f000 bca2 	b.w	8007168 <HAL_ADC_ConfigChannel+0x978>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4618      	mov	r0, r3
 8006832:	f7ff fcbf 	bl	80061b4 <LL_ADC_REG_IsConversionOngoing>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	f040 8486 	bne.w	800714a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	db31      	blt.n	80068aa <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a97      	ldr	r2, [pc, #604]	@ (8006aa8 <HAL_ADC_ConfigChannel+0x2b8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d02c      	beq.n	80068aa <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006858:	2b00      	cmp	r3, #0
 800685a:	d108      	bne.n	800686e <HAL_ADC_ConfigChannel+0x7e>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	0e9b      	lsrs	r3, r3, #26
 8006862:	f003 031f 	and.w	r3, r3, #31
 8006866:	2201      	movs	r2, #1
 8006868:	fa02 f303 	lsl.w	r3, r2, r3
 800686c:	e016      	b.n	800689c <HAL_ADC_ConfigChannel+0xac>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006874:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006876:	fa93 f3a3 	rbit	r3, r3
 800687a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800687c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800687e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006880:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006882:	2b00      	cmp	r3, #0
 8006884:	d101      	bne.n	800688a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8006886:	2320      	movs	r3, #32
 8006888:	e003      	b.n	8006892 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800688a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800688c:	fab3 f383 	clz	r3, r3
 8006890:	b2db      	uxtb	r3, r3
 8006892:	f003 031f 	and.w	r3, r3, #31
 8006896:	2201      	movs	r2, #1
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	6812      	ldr	r2, [r2, #0]
 80068a0:	69d1      	ldr	r1, [r2, #28]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	6812      	ldr	r2, [r2, #0]
 80068a6:	430b      	orrs	r3, r1
 80068a8:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6818      	ldr	r0, [r3, #0]
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	6859      	ldr	r1, [r3, #4]
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	461a      	mov	r2, r3
 80068b8:	f7ff fae9 	bl	8005e8e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7ff fc77 	bl	80061b4 <LL_ADC_REG_IsConversionOngoing>
 80068c6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7ff fc83 	bl	80061da <LL_ADC_INJ_IsConversionOngoing>
 80068d4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80068d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f040 824a 	bne.w	8006d76 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80068e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f040 8245 	bne.w	8006d76 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	6819      	ldr	r1, [r3, #0]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	461a      	mov	r2, r3
 80068fa:	f7ff fb31 	bl	8005f60 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a69      	ldr	r2, [pc, #420]	@ (8006aa8 <HAL_ADC_ConfigChannel+0x2b8>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d10d      	bne.n	8006924 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	695a      	ldr	r2, [r3, #20]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	08db      	lsrs	r3, r3, #3
 8006914:	f003 0303 	and.w	r3, r3, #3
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	fa02 f303 	lsl.w	r3, r2, r3
 800691e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006922:	e032      	b.n	800698a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006924:	4b61      	ldr	r3, [pc, #388]	@ (8006aac <HAL_ADC_ConfigChannel+0x2bc>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800692c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006930:	d10b      	bne.n	800694a <HAL_ADC_ConfigChannel+0x15a>
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	695a      	ldr	r2, [r3, #20]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	089b      	lsrs	r3, r3, #2
 800693e:	f003 0307 	and.w	r3, r3, #7
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	e01d      	b.n	8006986 <HAL_ADC_ConfigChannel+0x196>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	f003 0310 	and.w	r3, r3, #16
 8006954:	2b00      	cmp	r3, #0
 8006956:	d10b      	bne.n	8006970 <HAL_ADC_ConfigChannel+0x180>
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	695a      	ldr	r2, [r3, #20]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	089b      	lsrs	r3, r3, #2
 8006964:	f003 0307 	and.w	r3, r3, #7
 8006968:	005b      	lsls	r3, r3, #1
 800696a:	fa02 f303 	lsl.w	r3, r2, r3
 800696e:	e00a      	b.n	8006986 <HAL_ADC_ConfigChannel+0x196>
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	695a      	ldr	r2, [r3, #20]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	089b      	lsrs	r3, r3, #2
 800697c:	f003 0304 	and.w	r3, r3, #4
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	fa02 f303 	lsl.w	r3, r2, r3
 8006986:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	2b04      	cmp	r3, #4
 8006990:	d048      	beq.n	8006a24 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6818      	ldr	r0, [r3, #0]
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	6919      	ldr	r1, [r3, #16]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069a2:	f7ff f96f 	bl	8005c84 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a3f      	ldr	r2, [pc, #252]	@ (8006aa8 <HAL_ADC_ConfigChannel+0x2b8>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d119      	bne.n	80069e4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	6919      	ldr	r1, [r3, #16]
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	461a      	mov	r2, r3
 80069be:	f7ff fa07 	bl	8005dd0 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6818      	ldr	r0, [r3, #0]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	6919      	ldr	r1, [r3, #16]
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d102      	bne.n	80069da <HAL_ADC_ConfigChannel+0x1ea>
 80069d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80069d8:	e000      	b.n	80069dc <HAL_ADC_ConfigChannel+0x1ec>
 80069da:	2300      	movs	r3, #0
 80069dc:	461a      	mov	r2, r3
 80069de:	f7ff f9d5 	bl	8005d8c <LL_ADC_SetOffsetSaturation>
 80069e2:	e1c8      	b.n	8006d76 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	6919      	ldr	r1, [r3, #16]
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d102      	bne.n	80069fc <HAL_ADC_ConfigChannel+0x20c>
 80069f6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80069fa:	e000      	b.n	80069fe <HAL_ADC_ConfigChannel+0x20e>
 80069fc:	2300      	movs	r3, #0
 80069fe:	461a      	mov	r2, r3
 8006a00:	f7ff f9a2 	bl	8005d48 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6818      	ldr	r0, [r3, #0]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	6919      	ldr	r1, [r3, #16]
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	7e1b      	ldrb	r3, [r3, #24]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d102      	bne.n	8006a1a <HAL_ADC_ConfigChannel+0x22a>
 8006a14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006a18:	e000      	b.n	8006a1c <HAL_ADC_ConfigChannel+0x22c>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f7ff f979 	bl	8005d14 <LL_ADC_SetDataRightShift>
 8006a22:	e1a8      	b.n	8006d76 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a1f      	ldr	r2, [pc, #124]	@ (8006aa8 <HAL_ADC_ConfigChannel+0x2b8>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	f040 815b 	bne.w	8006ce6 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2100      	movs	r1, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7ff f956 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10a      	bne.n	8006a5c <HAL_ADC_ConfigChannel+0x26c>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2100      	movs	r1, #0
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	f7ff f94b 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006a52:	4603      	mov	r3, r0
 8006a54:	0e9b      	lsrs	r3, r3, #26
 8006a56:	f003 021f 	and.w	r2, r3, #31
 8006a5a:	e017      	b.n	8006a8c <HAL_ADC_ConfigChannel+0x29c>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2100      	movs	r1, #0
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff f940 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a6e:	fa93 f3a3 	rbit	r3, r3
 8006a72:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006a74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8006a7e:	2320      	movs	r3, #32
 8006a80:	e003      	b.n	8006a8a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8006a82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a84:	fab3 f383 	clz	r3, r3
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10b      	bne.n	8006ab0 <HAL_ADC_ConfigChannel+0x2c0>
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	0e9b      	lsrs	r3, r3, #26
 8006a9e:	f003 031f 	and.w	r3, r3, #31
 8006aa2:	e017      	b.n	8006ad4 <HAL_ADC_ConfigChannel+0x2e4>
 8006aa4:	47ff0000 	.word	0x47ff0000
 8006aa8:	58026000 	.word	0x58026000
 8006aac:	5c001000 	.word	0x5c001000
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ab6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ab8:	fa93 f3a3 	rbit	r3, r3
 8006abc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006abe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ac0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006ac2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d101      	bne.n	8006acc <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8006ac8:	2320      	movs	r3, #32
 8006aca:	e003      	b.n	8006ad4 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8006acc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ace:	fab3 f383 	clz	r3, r3
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d106      	bne.n	8006ae6 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2200      	movs	r2, #0
 8006ade:	2100      	movs	r1, #0
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7ff f997 	bl	8005e14 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2101      	movs	r1, #1
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff f8fb 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006af2:	4603      	mov	r3, r0
 8006af4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10a      	bne.n	8006b12 <HAL_ADC_ConfigChannel+0x322>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2101      	movs	r1, #1
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7ff f8f0 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	0e9b      	lsrs	r3, r3, #26
 8006b0c:	f003 021f 	and.w	r2, r3, #31
 8006b10:	e017      	b.n	8006b42 <HAL_ADC_ConfigChannel+0x352>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2101      	movs	r1, #1
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7ff f8e5 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b24:	fa93 f3a3 	rbit	r3, r3
 8006b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b2c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006b2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8006b34:	2320      	movs	r3, #32
 8006b36:	e003      	b.n	8006b40 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8006b38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b3a:	fab3 f383 	clz	r3, r3
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	461a      	mov	r2, r3
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d105      	bne.n	8006b5a <HAL_ADC_ConfigChannel+0x36a>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	0e9b      	lsrs	r3, r3, #26
 8006b54:	f003 031f 	and.w	r3, r3, #31
 8006b58:	e011      	b.n	8006b7e <HAL_ADC_ConfigChannel+0x38e>
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b62:	fa93 f3a3 	rbit	r3, r3
 8006b66:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006b68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006b6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8006b72:	2320      	movs	r3, #32
 8006b74:	e003      	b.n	8006b7e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8006b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b78:	fab3 f383 	clz	r3, r3
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d106      	bne.n	8006b90 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	2200      	movs	r2, #0
 8006b88:	2101      	movs	r1, #1
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7ff f942 	bl	8005e14 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2102      	movs	r1, #2
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7ff f8a6 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10a      	bne.n	8006bbc <HAL_ADC_ConfigChannel+0x3cc>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2102      	movs	r1, #2
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7ff f89b 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	0e9b      	lsrs	r3, r3, #26
 8006bb6:	f003 021f 	and.w	r2, r3, #31
 8006bba:	e017      	b.n	8006bec <HAL_ADC_ConfigChannel+0x3fc>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2102      	movs	r1, #2
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7ff f890 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bce:	fa93 f3a3 	rbit	r3, r3
 8006bd2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006bd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8006bde:	2320      	movs	r3, #32
 8006be0:	e003      	b.n	8006bea <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be4:	fab3 f383 	clz	r3, r3
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	461a      	mov	r2, r3
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d105      	bne.n	8006c04 <HAL_ADC_ConfigChannel+0x414>
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	0e9b      	lsrs	r3, r3, #26
 8006bfe:	f003 031f 	and.w	r3, r3, #31
 8006c02:	e011      	b.n	8006c28 <HAL_ADC_ConfigChannel+0x438>
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c0c:	fa93 f3a3 	rbit	r3, r3
 8006c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c14:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	e003      	b.n	8006c28 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c22:	fab3 f383 	clz	r3, r3
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d106      	bne.n	8006c3a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2200      	movs	r2, #0
 8006c32:	2102      	movs	r1, #2
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7ff f8ed 	bl	8005e14 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2103      	movs	r1, #3
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7ff f851 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006c46:	4603      	mov	r3, r0
 8006c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10a      	bne.n	8006c66 <HAL_ADC_ConfigChannel+0x476>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2103      	movs	r1, #3
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7ff f846 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	0e9b      	lsrs	r3, r3, #26
 8006c60:	f003 021f 	and.w	r2, r3, #31
 8006c64:	e017      	b.n	8006c96 <HAL_ADC_ConfigChannel+0x4a6>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2103      	movs	r1, #3
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7ff f83b 	bl	8005ce8 <LL_ADC_GetOffsetChannel>
 8006c72:	4603      	mov	r3, r0
 8006c74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	fa93 f3a3 	rbit	r3, r3
 8006c7c:	61fb      	str	r3, [r7, #28]
  return result;
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006c88:	2320      	movs	r3, #32
 8006c8a:	e003      	b.n	8006c94 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8e:	fab3 f383 	clz	r3, r3
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d105      	bne.n	8006cae <HAL_ADC_ConfigChannel+0x4be>
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	0e9b      	lsrs	r3, r3, #26
 8006ca8:	f003 031f 	and.w	r3, r3, #31
 8006cac:	e011      	b.n	8006cd2 <HAL_ADC_ConfigChannel+0x4e2>
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	fa93 f3a3 	rbit	r3, r3
 8006cba:	613b      	str	r3, [r7, #16]
  return result;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8006cc6:	2320      	movs	r3, #32
 8006cc8:	e003      	b.n	8006cd2 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	fab3 f383 	clz	r3, r3
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d14f      	bne.n	8006d76 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	2103      	movs	r1, #3
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7ff f898 	bl	8005e14 <LL_ADC_SetOffsetState>
 8006ce4:	e047      	b.n	8006d76 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	069b      	lsls	r3, r3, #26
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d107      	bne.n	8006d0a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d08:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d10:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	069b      	lsls	r3, r3, #26
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d107      	bne.n	8006d2e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d2c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	069b      	lsls	r3, r3, #26
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d107      	bne.n	8006d52 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d50:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d58:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	069b      	lsls	r3, r3, #26
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d107      	bne.n	8006d76 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006d74:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7ff f9e0 	bl	8006140 <LL_ADC_IsEnabled>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	f040 81ea 	bne.w	800715c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6818      	ldr	r0, [r3, #0]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	6819      	ldr	r1, [r3, #0]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	461a      	mov	r2, r3
 8006d96:	f7ff f90f 	bl	8005fb8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	4a7a      	ldr	r2, [pc, #488]	@ (8006f88 <HAL_ADC_ConfigChannel+0x798>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	f040 80e0 	bne.w	8006f66 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4977      	ldr	r1, [pc, #476]	@ (8006f8c <HAL_ADC_ConfigChannel+0x79c>)
 8006db0:	428b      	cmp	r3, r1
 8006db2:	d147      	bne.n	8006e44 <HAL_ADC_ConfigChannel+0x654>
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4975      	ldr	r1, [pc, #468]	@ (8006f90 <HAL_ADC_ConfigChannel+0x7a0>)
 8006dba:	428b      	cmp	r3, r1
 8006dbc:	d040      	beq.n	8006e40 <HAL_ADC_ConfigChannel+0x650>
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4974      	ldr	r1, [pc, #464]	@ (8006f94 <HAL_ADC_ConfigChannel+0x7a4>)
 8006dc4:	428b      	cmp	r3, r1
 8006dc6:	d039      	beq.n	8006e3c <HAL_ADC_ConfigChannel+0x64c>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4972      	ldr	r1, [pc, #456]	@ (8006f98 <HAL_ADC_ConfigChannel+0x7a8>)
 8006dce:	428b      	cmp	r3, r1
 8006dd0:	d032      	beq.n	8006e38 <HAL_ADC_ConfigChannel+0x648>
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4971      	ldr	r1, [pc, #452]	@ (8006f9c <HAL_ADC_ConfigChannel+0x7ac>)
 8006dd8:	428b      	cmp	r3, r1
 8006dda:	d02b      	beq.n	8006e34 <HAL_ADC_ConfigChannel+0x644>
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	496f      	ldr	r1, [pc, #444]	@ (8006fa0 <HAL_ADC_ConfigChannel+0x7b0>)
 8006de2:	428b      	cmp	r3, r1
 8006de4:	d024      	beq.n	8006e30 <HAL_ADC_ConfigChannel+0x640>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	496e      	ldr	r1, [pc, #440]	@ (8006fa4 <HAL_ADC_ConfigChannel+0x7b4>)
 8006dec:	428b      	cmp	r3, r1
 8006dee:	d01d      	beq.n	8006e2c <HAL_ADC_ConfigChannel+0x63c>
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	496c      	ldr	r1, [pc, #432]	@ (8006fa8 <HAL_ADC_ConfigChannel+0x7b8>)
 8006df6:	428b      	cmp	r3, r1
 8006df8:	d016      	beq.n	8006e28 <HAL_ADC_ConfigChannel+0x638>
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	496b      	ldr	r1, [pc, #428]	@ (8006fac <HAL_ADC_ConfigChannel+0x7bc>)
 8006e00:	428b      	cmp	r3, r1
 8006e02:	d00f      	beq.n	8006e24 <HAL_ADC_ConfigChannel+0x634>
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4969      	ldr	r1, [pc, #420]	@ (8006fb0 <HAL_ADC_ConfigChannel+0x7c0>)
 8006e0a:	428b      	cmp	r3, r1
 8006e0c:	d008      	beq.n	8006e20 <HAL_ADC_ConfigChannel+0x630>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4968      	ldr	r1, [pc, #416]	@ (8006fb4 <HAL_ADC_ConfigChannel+0x7c4>)
 8006e14:	428b      	cmp	r3, r1
 8006e16:	d101      	bne.n	8006e1c <HAL_ADC_ConfigChannel+0x62c>
 8006e18:	4b67      	ldr	r3, [pc, #412]	@ (8006fb8 <HAL_ADC_ConfigChannel+0x7c8>)
 8006e1a:	e0a0      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	e09e      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e20:	4b66      	ldr	r3, [pc, #408]	@ (8006fbc <HAL_ADC_ConfigChannel+0x7cc>)
 8006e22:	e09c      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e24:	4b66      	ldr	r3, [pc, #408]	@ (8006fc0 <HAL_ADC_ConfigChannel+0x7d0>)
 8006e26:	e09a      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e28:	4b60      	ldr	r3, [pc, #384]	@ (8006fac <HAL_ADC_ConfigChannel+0x7bc>)
 8006e2a:	e098      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8006fa8 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e2e:	e096      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e30:	4b64      	ldr	r3, [pc, #400]	@ (8006fc4 <HAL_ADC_ConfigChannel+0x7d4>)
 8006e32:	e094      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e34:	4b64      	ldr	r3, [pc, #400]	@ (8006fc8 <HAL_ADC_ConfigChannel+0x7d8>)
 8006e36:	e092      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e38:	4b64      	ldr	r3, [pc, #400]	@ (8006fcc <HAL_ADC_ConfigChannel+0x7dc>)
 8006e3a:	e090      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e3c:	4b64      	ldr	r3, [pc, #400]	@ (8006fd0 <HAL_ADC_ConfigChannel+0x7e0>)
 8006e3e:	e08e      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e40:	2301      	movs	r3, #1
 8006e42:	e08c      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4962      	ldr	r1, [pc, #392]	@ (8006fd4 <HAL_ADC_ConfigChannel+0x7e4>)
 8006e4a:	428b      	cmp	r3, r1
 8006e4c:	d140      	bne.n	8006ed0 <HAL_ADC_ConfigChannel+0x6e0>
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	494f      	ldr	r1, [pc, #316]	@ (8006f90 <HAL_ADC_ConfigChannel+0x7a0>)
 8006e54:	428b      	cmp	r3, r1
 8006e56:	d039      	beq.n	8006ecc <HAL_ADC_ConfigChannel+0x6dc>
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	494d      	ldr	r1, [pc, #308]	@ (8006f94 <HAL_ADC_ConfigChannel+0x7a4>)
 8006e5e:	428b      	cmp	r3, r1
 8006e60:	d032      	beq.n	8006ec8 <HAL_ADC_ConfigChannel+0x6d8>
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	494c      	ldr	r1, [pc, #304]	@ (8006f98 <HAL_ADC_ConfigChannel+0x7a8>)
 8006e68:	428b      	cmp	r3, r1
 8006e6a:	d02b      	beq.n	8006ec4 <HAL_ADC_ConfigChannel+0x6d4>
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	494a      	ldr	r1, [pc, #296]	@ (8006f9c <HAL_ADC_ConfigChannel+0x7ac>)
 8006e72:	428b      	cmp	r3, r1
 8006e74:	d024      	beq.n	8006ec0 <HAL_ADC_ConfigChannel+0x6d0>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4949      	ldr	r1, [pc, #292]	@ (8006fa0 <HAL_ADC_ConfigChannel+0x7b0>)
 8006e7c:	428b      	cmp	r3, r1
 8006e7e:	d01d      	beq.n	8006ebc <HAL_ADC_ConfigChannel+0x6cc>
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4947      	ldr	r1, [pc, #284]	@ (8006fa4 <HAL_ADC_ConfigChannel+0x7b4>)
 8006e86:	428b      	cmp	r3, r1
 8006e88:	d016      	beq.n	8006eb8 <HAL_ADC_ConfigChannel+0x6c8>
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4946      	ldr	r1, [pc, #280]	@ (8006fa8 <HAL_ADC_ConfigChannel+0x7b8>)
 8006e90:	428b      	cmp	r3, r1
 8006e92:	d00f      	beq.n	8006eb4 <HAL_ADC_ConfigChannel+0x6c4>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4944      	ldr	r1, [pc, #272]	@ (8006fac <HAL_ADC_ConfigChannel+0x7bc>)
 8006e9a:	428b      	cmp	r3, r1
 8006e9c:	d008      	beq.n	8006eb0 <HAL_ADC_ConfigChannel+0x6c0>
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4944      	ldr	r1, [pc, #272]	@ (8006fb4 <HAL_ADC_ConfigChannel+0x7c4>)
 8006ea4:	428b      	cmp	r3, r1
 8006ea6:	d101      	bne.n	8006eac <HAL_ADC_ConfigChannel+0x6bc>
 8006ea8:	4b43      	ldr	r3, [pc, #268]	@ (8006fb8 <HAL_ADC_ConfigChannel+0x7c8>)
 8006eaa:	e058      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006eac:	2300      	movs	r3, #0
 8006eae:	e056      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006eb0:	4b43      	ldr	r3, [pc, #268]	@ (8006fc0 <HAL_ADC_ConfigChannel+0x7d0>)
 8006eb2:	e054      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006eb4:	4b3d      	ldr	r3, [pc, #244]	@ (8006fac <HAL_ADC_ConfigChannel+0x7bc>)
 8006eb6:	e052      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8006fa8 <HAL_ADC_ConfigChannel+0x7b8>)
 8006eba:	e050      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006ebc:	4b41      	ldr	r3, [pc, #260]	@ (8006fc4 <HAL_ADC_ConfigChannel+0x7d4>)
 8006ebe:	e04e      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006ec0:	4b41      	ldr	r3, [pc, #260]	@ (8006fc8 <HAL_ADC_ConfigChannel+0x7d8>)
 8006ec2:	e04c      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006ec4:	4b41      	ldr	r3, [pc, #260]	@ (8006fcc <HAL_ADC_ConfigChannel+0x7dc>)
 8006ec6:	e04a      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006ec8:	4b41      	ldr	r3, [pc, #260]	@ (8006fd0 <HAL_ADC_ConfigChannel+0x7e0>)
 8006eca:	e048      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e046      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4940      	ldr	r1, [pc, #256]	@ (8006fd8 <HAL_ADC_ConfigChannel+0x7e8>)
 8006ed6:	428b      	cmp	r3, r1
 8006ed8:	d140      	bne.n	8006f5c <HAL_ADC_ConfigChannel+0x76c>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	492c      	ldr	r1, [pc, #176]	@ (8006f90 <HAL_ADC_ConfigChannel+0x7a0>)
 8006ee0:	428b      	cmp	r3, r1
 8006ee2:	d039      	beq.n	8006f58 <HAL_ADC_ConfigChannel+0x768>
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	492a      	ldr	r1, [pc, #168]	@ (8006f94 <HAL_ADC_ConfigChannel+0x7a4>)
 8006eea:	428b      	cmp	r3, r1
 8006eec:	d032      	beq.n	8006f54 <HAL_ADC_ConfigChannel+0x764>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4929      	ldr	r1, [pc, #164]	@ (8006f98 <HAL_ADC_ConfigChannel+0x7a8>)
 8006ef4:	428b      	cmp	r3, r1
 8006ef6:	d02b      	beq.n	8006f50 <HAL_ADC_ConfigChannel+0x760>
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4927      	ldr	r1, [pc, #156]	@ (8006f9c <HAL_ADC_ConfigChannel+0x7ac>)
 8006efe:	428b      	cmp	r3, r1
 8006f00:	d024      	beq.n	8006f4c <HAL_ADC_ConfigChannel+0x75c>
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4926      	ldr	r1, [pc, #152]	@ (8006fa0 <HAL_ADC_ConfigChannel+0x7b0>)
 8006f08:	428b      	cmp	r3, r1
 8006f0a:	d01d      	beq.n	8006f48 <HAL_ADC_ConfigChannel+0x758>
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4924      	ldr	r1, [pc, #144]	@ (8006fa4 <HAL_ADC_ConfigChannel+0x7b4>)
 8006f12:	428b      	cmp	r3, r1
 8006f14:	d016      	beq.n	8006f44 <HAL_ADC_ConfigChannel+0x754>
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4923      	ldr	r1, [pc, #140]	@ (8006fa8 <HAL_ADC_ConfigChannel+0x7b8>)
 8006f1c:	428b      	cmp	r3, r1
 8006f1e:	d00f      	beq.n	8006f40 <HAL_ADC_ConfigChannel+0x750>
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4926      	ldr	r1, [pc, #152]	@ (8006fc0 <HAL_ADC_ConfigChannel+0x7d0>)
 8006f26:	428b      	cmp	r3, r1
 8006f28:	d008      	beq.n	8006f3c <HAL_ADC_ConfigChannel+0x74c>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	492b      	ldr	r1, [pc, #172]	@ (8006fdc <HAL_ADC_ConfigChannel+0x7ec>)
 8006f30:	428b      	cmp	r3, r1
 8006f32:	d101      	bne.n	8006f38 <HAL_ADC_ConfigChannel+0x748>
 8006f34:	4b2a      	ldr	r3, [pc, #168]	@ (8006fe0 <HAL_ADC_ConfigChannel+0x7f0>)
 8006f36:	e012      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e010      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f3c:	4b27      	ldr	r3, [pc, #156]	@ (8006fdc <HAL_ADC_ConfigChannel+0x7ec>)
 8006f3e:	e00e      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f40:	4b1a      	ldr	r3, [pc, #104]	@ (8006fac <HAL_ADC_ConfigChannel+0x7bc>)
 8006f42:	e00c      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f44:	4b18      	ldr	r3, [pc, #96]	@ (8006fa8 <HAL_ADC_ConfigChannel+0x7b8>)
 8006f46:	e00a      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f48:	4b1e      	ldr	r3, [pc, #120]	@ (8006fc4 <HAL_ADC_ConfigChannel+0x7d4>)
 8006f4a:	e008      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8006fc8 <HAL_ADC_ConfigChannel+0x7d8>)
 8006f4e:	e006      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f50:	4b1e      	ldr	r3, [pc, #120]	@ (8006fcc <HAL_ADC_ConfigChannel+0x7dc>)
 8006f52:	e004      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f54:	4b1e      	ldr	r3, [pc, #120]	@ (8006fd0 <HAL_ADC_ConfigChannel+0x7e0>)
 8006f56:	e002      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e000      	b.n	8006f5e <HAL_ADC_ConfigChannel+0x76e>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	4619      	mov	r1, r3
 8006f60:	4610      	mov	r0, r2
 8006f62:	f7fe fe55 	bl	8005c10 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f280 80f6 	bge.w	800715c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a05      	ldr	r2, [pc, #20]	@ (8006f8c <HAL_ADC_ConfigChannel+0x79c>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d004      	beq.n	8006f84 <HAL_ADC_ConfigChannel+0x794>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a15      	ldr	r2, [pc, #84]	@ (8006fd4 <HAL_ADC_ConfigChannel+0x7e4>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d131      	bne.n	8006fe8 <HAL_ADC_ConfigChannel+0x7f8>
 8006f84:	4b17      	ldr	r3, [pc, #92]	@ (8006fe4 <HAL_ADC_ConfigChannel+0x7f4>)
 8006f86:	e030      	b.n	8006fea <HAL_ADC_ConfigChannel+0x7fa>
 8006f88:	47ff0000 	.word	0x47ff0000
 8006f8c:	40022000 	.word	0x40022000
 8006f90:	04300002 	.word	0x04300002
 8006f94:	08600004 	.word	0x08600004
 8006f98:	0c900008 	.word	0x0c900008
 8006f9c:	10c00010 	.word	0x10c00010
 8006fa0:	14f00020 	.word	0x14f00020
 8006fa4:	2a000400 	.word	0x2a000400
 8006fa8:	2e300800 	.word	0x2e300800
 8006fac:	32601000 	.word	0x32601000
 8006fb0:	43210000 	.word	0x43210000
 8006fb4:	4b840000 	.word	0x4b840000
 8006fb8:	4fb80000 	.word	0x4fb80000
 8006fbc:	47520000 	.word	0x47520000
 8006fc0:	36902000 	.word	0x36902000
 8006fc4:	25b00200 	.word	0x25b00200
 8006fc8:	21800100 	.word	0x21800100
 8006fcc:	1d500080 	.word	0x1d500080
 8006fd0:	19200040 	.word	0x19200040
 8006fd4:	40022100 	.word	0x40022100
 8006fd8:	58026000 	.word	0x58026000
 8006fdc:	3ac04000 	.word	0x3ac04000
 8006fe0:	3ef08000 	.word	0x3ef08000
 8006fe4:	40022300 	.word	0x40022300
 8006fe8:	4b61      	ldr	r3, [pc, #388]	@ (8007170 <HAL_ADC_ConfigChannel+0x980>)
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fe fe02 	bl	8005bf4 <LL_ADC_GetCommonPathInternalCh>
 8006ff0:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a5f      	ldr	r2, [pc, #380]	@ (8007174 <HAL_ADC_ConfigChannel+0x984>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d004      	beq.n	8007006 <HAL_ADC_ConfigChannel+0x816>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a5d      	ldr	r2, [pc, #372]	@ (8007178 <HAL_ADC_ConfigChannel+0x988>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d10e      	bne.n	8007024 <HAL_ADC_ConfigChannel+0x834>
 8007006:	485b      	ldr	r0, [pc, #364]	@ (8007174 <HAL_ADC_ConfigChannel+0x984>)
 8007008:	f7ff f89a 	bl	8006140 <LL_ADC_IsEnabled>
 800700c:	4604      	mov	r4, r0
 800700e:	485a      	ldr	r0, [pc, #360]	@ (8007178 <HAL_ADC_ConfigChannel+0x988>)
 8007010:	f7ff f896 	bl	8006140 <LL_ADC_IsEnabled>
 8007014:	4603      	mov	r3, r0
 8007016:	4323      	orrs	r3, r4
 8007018:	2b00      	cmp	r3, #0
 800701a:	bf0c      	ite	eq
 800701c:	2301      	moveq	r3, #1
 800701e:	2300      	movne	r3, #0
 8007020:	b2db      	uxtb	r3, r3
 8007022:	e008      	b.n	8007036 <HAL_ADC_ConfigChannel+0x846>
 8007024:	4855      	ldr	r0, [pc, #340]	@ (800717c <HAL_ADC_ConfigChannel+0x98c>)
 8007026:	f7ff f88b 	bl	8006140 <LL_ADC_IsEnabled>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	bf0c      	ite	eq
 8007030:	2301      	moveq	r3, #1
 8007032:	2300      	movne	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d07d      	beq.n	8007136 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a50      	ldr	r2, [pc, #320]	@ (8007180 <HAL_ADC_ConfigChannel+0x990>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d130      	bne.n	80070a6 <HAL_ADC_ConfigChannel+0x8b6>
 8007044:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007046:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d12b      	bne.n	80070a6 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a4a      	ldr	r2, [pc, #296]	@ (800717c <HAL_ADC_ConfigChannel+0x98c>)
 8007054:	4293      	cmp	r3, r2
 8007056:	f040 8081 	bne.w	800715c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a45      	ldr	r2, [pc, #276]	@ (8007174 <HAL_ADC_ConfigChannel+0x984>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d004      	beq.n	800706e <HAL_ADC_ConfigChannel+0x87e>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a43      	ldr	r2, [pc, #268]	@ (8007178 <HAL_ADC_ConfigChannel+0x988>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d101      	bne.n	8007072 <HAL_ADC_ConfigChannel+0x882>
 800706e:	4a45      	ldr	r2, [pc, #276]	@ (8007184 <HAL_ADC_ConfigChannel+0x994>)
 8007070:	e000      	b.n	8007074 <HAL_ADC_ConfigChannel+0x884>
 8007072:	4a3f      	ldr	r2, [pc, #252]	@ (8007170 <HAL_ADC_ConfigChannel+0x980>)
 8007074:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007076:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800707a:	4619      	mov	r1, r3
 800707c:	4610      	mov	r0, r2
 800707e:	f7fe fda6 	bl	8005bce <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007082:	4b41      	ldr	r3, [pc, #260]	@ (8007188 <HAL_ADC_ConfigChannel+0x998>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	099b      	lsrs	r3, r3, #6
 8007088:	4a40      	ldr	r2, [pc, #256]	@ (800718c <HAL_ADC_ConfigChannel+0x99c>)
 800708a:	fba2 2303 	umull	r2, r3, r2, r3
 800708e:	099b      	lsrs	r3, r3, #6
 8007090:	3301      	adds	r3, #1
 8007092:	005b      	lsls	r3, r3, #1
 8007094:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8007096:	e002      	b.n	800709e <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	3b01      	subs	r3, #1
 800709c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1f9      	bne.n	8007098 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80070a4:	e05a      	b.n	800715c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a39      	ldr	r2, [pc, #228]	@ (8007190 <HAL_ADC_ConfigChannel+0x9a0>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d11e      	bne.n	80070ee <HAL_ADC_ConfigChannel+0x8fe>
 80070b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80070b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d119      	bne.n	80070ee <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a2f      	ldr	r2, [pc, #188]	@ (800717c <HAL_ADC_ConfigChannel+0x98c>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d14b      	bne.n	800715c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a2a      	ldr	r2, [pc, #168]	@ (8007174 <HAL_ADC_ConfigChannel+0x984>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d004      	beq.n	80070d8 <HAL_ADC_ConfigChannel+0x8e8>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a29      	ldr	r2, [pc, #164]	@ (8007178 <HAL_ADC_ConfigChannel+0x988>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d101      	bne.n	80070dc <HAL_ADC_ConfigChannel+0x8ec>
 80070d8:	4a2a      	ldr	r2, [pc, #168]	@ (8007184 <HAL_ADC_ConfigChannel+0x994>)
 80070da:	e000      	b.n	80070de <HAL_ADC_ConfigChannel+0x8ee>
 80070dc:	4a24      	ldr	r2, [pc, #144]	@ (8007170 <HAL_ADC_ConfigChannel+0x980>)
 80070de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80070e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80070e4:	4619      	mov	r1, r3
 80070e6:	4610      	mov	r0, r2
 80070e8:	f7fe fd71 	bl	8005bce <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80070ec:	e036      	b.n	800715c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a28      	ldr	r2, [pc, #160]	@ (8007194 <HAL_ADC_ConfigChannel+0x9a4>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d131      	bne.n	800715c <HAL_ADC_ConfigChannel+0x96c>
 80070f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80070fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d12c      	bne.n	800715c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a1d      	ldr	r2, [pc, #116]	@ (800717c <HAL_ADC_ConfigChannel+0x98c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d127      	bne.n	800715c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a18      	ldr	r2, [pc, #96]	@ (8007174 <HAL_ADC_ConfigChannel+0x984>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d004      	beq.n	8007120 <HAL_ADC_ConfigChannel+0x930>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a17      	ldr	r2, [pc, #92]	@ (8007178 <HAL_ADC_ConfigChannel+0x988>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d101      	bne.n	8007124 <HAL_ADC_ConfigChannel+0x934>
 8007120:	4a18      	ldr	r2, [pc, #96]	@ (8007184 <HAL_ADC_ConfigChannel+0x994>)
 8007122:	e000      	b.n	8007126 <HAL_ADC_ConfigChannel+0x936>
 8007124:	4a12      	ldr	r2, [pc, #72]	@ (8007170 <HAL_ADC_ConfigChannel+0x980>)
 8007126:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007128:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800712c:	4619      	mov	r1, r3
 800712e:	4610      	mov	r0, r2
 8007130:	f7fe fd4d 	bl	8005bce <LL_ADC_SetCommonPathInternalCh>
 8007134:	e012      	b.n	800715c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800713a:	f043 0220 	orr.w	r2, r3, #32
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8007148:	e008      	b.n	800715c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800714e:	f043 0220 	orr.w	r2, r3, #32
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007164:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8007168:	4618      	mov	r0, r3
 800716a:	3794      	adds	r7, #148	@ 0x94
 800716c:	46bd      	mov	sp, r7
 800716e:	bd90      	pop	{r4, r7, pc}
 8007170:	58026300 	.word	0x58026300
 8007174:	40022000 	.word	0x40022000
 8007178:	40022100 	.word	0x40022100
 800717c:	58026000 	.word	0x58026000
 8007180:	c7520000 	.word	0xc7520000
 8007184:	40022300 	.word	0x40022300
 8007188:	24000000 	.word	0x24000000
 800718c:	053e2d63 	.word	0x053e2d63
 8007190:	c3210000 	.word	0xc3210000
 8007194:	cb840000 	.word	0xcb840000

08007198 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fe ffcb 	bl	8006140 <LL_ADC_IsEnabled>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d16e      	bne.n	800728e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	4b38      	ldr	r3, [pc, #224]	@ (8007298 <ADC_Enable+0x100>)
 80071b8:	4013      	ands	r3, r2
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00d      	beq.n	80071da <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071c2:	f043 0210 	orr.w	r2, r3, #16
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071ce:	f043 0201 	orr.w	r2, r3, #1
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e05a      	b.n	8007290 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4618      	mov	r0, r3
 80071e0:	f7fe ff86 	bl	80060f0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80071e4:	f7fe fcb0 	bl	8005b48 <HAL_GetTick>
 80071e8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a2b      	ldr	r2, [pc, #172]	@ (800729c <ADC_Enable+0x104>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d004      	beq.n	80071fe <ADC_Enable+0x66>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a29      	ldr	r2, [pc, #164]	@ (80072a0 <ADC_Enable+0x108>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d101      	bne.n	8007202 <ADC_Enable+0x6a>
 80071fe:	4b29      	ldr	r3, [pc, #164]	@ (80072a4 <ADC_Enable+0x10c>)
 8007200:	e000      	b.n	8007204 <ADC_Enable+0x6c>
 8007202:	4b29      	ldr	r3, [pc, #164]	@ (80072a8 <ADC_Enable+0x110>)
 8007204:	4618      	mov	r0, r3
 8007206:	f7fe ff17 	bl	8006038 <LL_ADC_GetMultimode>
 800720a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a23      	ldr	r2, [pc, #140]	@ (80072a0 <ADC_Enable+0x108>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d002      	beq.n	800721c <ADC_Enable+0x84>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	e000      	b.n	800721e <ADC_Enable+0x86>
 800721c:	4b1f      	ldr	r3, [pc, #124]	@ (800729c <ADC_Enable+0x104>)
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	6812      	ldr	r2, [r2, #0]
 8007222:	4293      	cmp	r3, r2
 8007224:	d02c      	beq.n	8007280 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d130      	bne.n	800728e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800722c:	e028      	b.n	8007280 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4618      	mov	r0, r3
 8007234:	f7fe ff84 	bl	8006140 <LL_ADC_IsEnabled>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d104      	bne.n	8007248 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4618      	mov	r0, r3
 8007244:	f7fe ff54 	bl	80060f0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007248:	f7fe fc7e 	bl	8005b48 <HAL_GetTick>
 800724c:	4602      	mov	r2, r0
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	2b02      	cmp	r3, #2
 8007254:	d914      	bls.n	8007280 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0301 	and.w	r3, r3, #1
 8007260:	2b01      	cmp	r3, #1
 8007262:	d00d      	beq.n	8007280 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007268:	f043 0210 	orr.w	r2, r3, #16
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007274:	f043 0201 	orr.w	r2, r3, #1
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e007      	b.n	8007290 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b01      	cmp	r3, #1
 800728c:	d1cf      	bne.n	800722e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	8000003f 	.word	0x8000003f
 800729c:	40022000 	.word	0x40022000
 80072a0:	40022100 	.word	0x40022100
 80072a4:	40022300 	.word	0x40022300
 80072a8:	58026300 	.word	0x58026300

080072ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7fe ff54 	bl	8006166 <LL_ADC_IsDisableOngoing>
 80072be:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7fe ff3b 	bl	8006140 <LL_ADC_IsEnabled>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d047      	beq.n	8007360 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d144      	bne.n	8007360 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f003 030d 	and.w	r3, r3, #13
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d10c      	bne.n	80072fe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fe ff15 	bl	8006118 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2203      	movs	r2, #3
 80072f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80072f6:	f7fe fc27 	bl	8005b48 <HAL_GetTick>
 80072fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80072fc:	e029      	b.n	8007352 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007302:	f043 0210 	orr.w	r2, r3, #16
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800730e:	f043 0201 	orr.w	r2, r3, #1
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e023      	b.n	8007362 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800731a:	f7fe fc15 	bl	8005b48 <HAL_GetTick>
 800731e:	4602      	mov	r2, r0
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	1ad3      	subs	r3, r2, r3
 8007324:	2b02      	cmp	r3, #2
 8007326:	d914      	bls.n	8007352 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b00      	cmp	r3, #0
 8007334:	d00d      	beq.n	8007352 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800733a:	f043 0210 	orr.w	r2, r3, #16
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007346:	f043 0201 	orr.w	r2, r3, #1
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e007      	b.n	8007362 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d1dc      	bne.n	800731a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b084      	sub	sp, #16
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007376:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800737c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007380:	2b00      	cmp	r3, #0
 8007382:	d14b      	bne.n	800741c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007388:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0308 	and.w	r3, r3, #8
 800739a:	2b00      	cmp	r3, #0
 800739c:	d021      	beq.n	80073e2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7fe fd60 	bl	8005e68 <LL_ADC_REG_IsTriggerSourceSWStart>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d032      	beq.n	8007414 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d12b      	bne.n	8007414 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d11f      	bne.n	8007414 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d8:	f043 0201 	orr.w	r2, r3, #1
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	661a      	str	r2, [r3, #96]	@ 0x60
 80073e0:	e018      	b.n	8007414 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	f003 0303 	and.w	r3, r3, #3
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d111      	bne.n	8007414 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007400:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007404:	2b00      	cmp	r3, #0
 8007406:	d105      	bne.n	8007414 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800740c:	f043 0201 	orr.w	r2, r3, #1
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f7fb fc0b 	bl	8002c30 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800741a:	e00e      	b.n	800743a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007420:	f003 0310 	and.w	r3, r3, #16
 8007424:	2b00      	cmp	r3, #0
 8007426:	d003      	beq.n	8007430 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f7ff f9d7 	bl	80067dc <HAL_ADC_ErrorCallback>
}
 800742e:	e004      	b.n	800743a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	4798      	blx	r3
}
 800743a:	bf00      	nop
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}

08007442 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b084      	sub	sp, #16
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800744e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f7ff f9b9 	bl	80067c8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007456:	bf00      	nop
 8007458:	3710      	adds	r7, #16
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b084      	sub	sp, #16
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800746a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007470:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800747c:	f043 0204 	orr.w	r2, r3, #4
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f7ff f9a9 	bl	80067dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800748a:	bf00      	nop
 800748c:	3710      	adds	r7, #16
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
	...

08007494 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a6c      	ldr	r2, [pc, #432]	@ (8007654 <ADC_ConfigureBoostMode+0x1c0>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d004      	beq.n	80074b0 <ADC_ConfigureBoostMode+0x1c>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a6b      	ldr	r2, [pc, #428]	@ (8007658 <ADC_ConfigureBoostMode+0x1c4>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d109      	bne.n	80074c4 <ADC_ConfigureBoostMode+0x30>
 80074b0:	4b6a      	ldr	r3, [pc, #424]	@ (800765c <ADC_ConfigureBoostMode+0x1c8>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	bf14      	ite	ne
 80074bc:	2301      	movne	r3, #1
 80074be:	2300      	moveq	r3, #0
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	e008      	b.n	80074d6 <ADC_ConfigureBoostMode+0x42>
 80074c4:	4b66      	ldr	r3, [pc, #408]	@ (8007660 <ADC_ConfigureBoostMode+0x1cc>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	bf14      	ite	ne
 80074d0:	2301      	movne	r3, #1
 80074d2:	2300      	moveq	r3, #0
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d01c      	beq.n	8007514 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80074da:	f007 ffbf 	bl	800f45c <HAL_RCC_GetHCLKFreq>
 80074de:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074e8:	d010      	beq.n	800750c <ADC_ConfigureBoostMode+0x78>
 80074ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074ee:	d873      	bhi.n	80075d8 <ADC_ConfigureBoostMode+0x144>
 80074f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074f4:	d002      	beq.n	80074fc <ADC_ConfigureBoostMode+0x68>
 80074f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074fa:	d16d      	bne.n	80075d8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	0c1b      	lsrs	r3, r3, #16
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	fbb2 f3f3 	udiv	r3, r2, r3
 8007508:	60fb      	str	r3, [r7, #12]
        break;
 800750a:	e068      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	089b      	lsrs	r3, r3, #2
 8007510:	60fb      	str	r3, [r7, #12]
        break;
 8007512:	e064      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007514:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007518:	f04f 0100 	mov.w	r1, #0
 800751c:	f009 f9dc 	bl	80108d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007520:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800752a:	d051      	beq.n	80075d0 <ADC_ConfigureBoostMode+0x13c>
 800752c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007530:	d854      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007532:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007536:	d047      	beq.n	80075c8 <ADC_ConfigureBoostMode+0x134>
 8007538:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800753c:	d84e      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800753e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007542:	d03d      	beq.n	80075c0 <ADC_ConfigureBoostMode+0x12c>
 8007544:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007548:	d848      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800754a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800754e:	d033      	beq.n	80075b8 <ADC_ConfigureBoostMode+0x124>
 8007550:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007554:	d842      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007556:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800755a:	d029      	beq.n	80075b0 <ADC_ConfigureBoostMode+0x11c>
 800755c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007560:	d83c      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007562:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007566:	d01a      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007568:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800756c:	d836      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800756e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007572:	d014      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007574:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007578:	d830      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 800757a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800757e:	d00e      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007580:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007584:	d82a      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007586:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800758a:	d008      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 800758c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007590:	d824      	bhi.n	80075dc <ADC_ConfigureBoostMode+0x148>
 8007592:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007596:	d002      	beq.n	800759e <ADC_ConfigureBoostMode+0x10a>
 8007598:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800759c:	d11e      	bne.n	80075dc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	0c9b      	lsrs	r3, r3, #18
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ac:	60fb      	str	r3, [r7, #12]
        break;
 80075ae:	e016      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	091b      	lsrs	r3, r3, #4
 80075b4:	60fb      	str	r3, [r7, #12]
        break;
 80075b6:	e012      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	095b      	lsrs	r3, r3, #5
 80075bc:	60fb      	str	r3, [r7, #12]
        break;
 80075be:	e00e      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	099b      	lsrs	r3, r3, #6
 80075c4:	60fb      	str	r3, [r7, #12]
        break;
 80075c6:	e00a      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	09db      	lsrs	r3, r3, #7
 80075cc:	60fb      	str	r3, [r7, #12]
        break;
 80075ce:	e006      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	0a1b      	lsrs	r3, r3, #8
 80075d4:	60fb      	str	r3, [r7, #12]
        break;
 80075d6:	e002      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
        break;
 80075d8:	bf00      	nop
 80075da:	e000      	b.n	80075de <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80075dc:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	085b      	lsrs	r3, r3, #1
 80075e2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	4a1f      	ldr	r2, [pc, #124]	@ (8007664 <ADC_ConfigureBoostMode+0x1d0>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d808      	bhi.n	80075fe <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689a      	ldr	r2, [r3, #8]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80075fa:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80075fc:	e025      	b.n	800764a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	4a19      	ldr	r2, [pc, #100]	@ (8007668 <ADC_ConfigureBoostMode+0x1d4>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d80a      	bhi.n	800761c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007618:	609a      	str	r2, [r3, #8]
}
 800761a:	e016      	b.n	800764a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	4a13      	ldr	r2, [pc, #76]	@ (800766c <ADC_ConfigureBoostMode+0x1d8>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d80a      	bhi.n	800763a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	689b      	ldr	r3, [r3, #8]
 800762a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007636:	609a      	str	r2, [r3, #8]
}
 8007638:	e007      	b.n	800764a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689a      	ldr	r2, [r3, #8]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007648:	609a      	str	r2, [r3, #8]
}
 800764a:	bf00      	nop
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	40022000 	.word	0x40022000
 8007658:	40022100 	.word	0x40022100
 800765c:	40022300 	.word	0x40022300
 8007660:	58026300 	.word	0x58026300
 8007664:	005f5e10 	.word	0x005f5e10
 8007668:	00bebc20 	.word	0x00bebc20
 800766c:	017d7840 	.word	0x017d7840

08007670 <LL_ADC_SetCalibrationLinearFactor>:
{
 8007670:	b480      	push	{r7}
 8007672:	b087      	sub	sp, #28
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC3)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	4a15      	ldr	r2, [pc, #84]	@ (80076d4 <LL_ADC_SetCalibrationLinearFactor+0x64>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d020      	beq.n	80076c6 <LL_ADC_SetCalibrationLinearFactor+0x56>
    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;
 8007684:	4b14      	ldr	r3, [pc, #80]	@ (80076d8 <LL_ADC_SetCalibrationLinearFactor+0x68>)
 8007686:	617b      	str	r3, [r7, #20]
    MODIFY_REG(ADCx->CALFACT2_RES14, ADC_CALFACT2_LINCALFACT, CalibrationFactor);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800768e:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	431a      	orrs	r2, r3
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    MODIFY_REG(ADCx->CR, ADC_CR_ADCALLIN, LinearityWord);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	431a      	orrs	r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	609a      	str	r2, [r3, #8]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 80076ac:	e002      	b.n	80076b4 <LL_ADC_SetCalibrationLinearFactor+0x44>
      timeout_cpu_cycles--;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	3b01      	subs	r3, #1
 80076b2:	617b      	str	r3, [r7, #20]
    while ((READ_BIT(ADCx->CR, LinearityWord) == 0UL) && (timeout_cpu_cycles > 0UL))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	689a      	ldr	r2, [r3, #8]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	4013      	ands	r3, r2
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d102      	bne.n	80076c6 <LL_ADC_SetCalibrationLinearFactor+0x56>
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1f3      	bne.n	80076ae <LL_ADC_SetCalibrationLinearFactor+0x3e>
}
 80076c6:	bf00      	nop
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	58026000 	.word	0x58026000
 80076d8:	00080070 	.word	0x00080070

080076dc <LL_ADC_IsEnabled>:
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d101      	bne.n	80076f4 <LL_ADC_IsEnabled+0x18>
 80076f0:	2301      	movs	r3, #1
 80076f2:	e000      	b.n	80076f6 <LL_ADC_IsEnabled+0x1a>
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
	...

08007704 <LL_ADC_StartCalibration>:
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	689a      	ldr	r2, [r3, #8]
 8007714:	4b09      	ldr	r3, [pc, #36]	@ (800773c <LL_ADC_StartCalibration+0x38>)
 8007716:	4013      	ands	r3, r2
 8007718:	68ba      	ldr	r2, [r7, #8]
 800771a:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007724:	430a      	orrs	r2, r1
 8007726:	4313      	orrs	r3, r2
 8007728:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	609a      	str	r2, [r3, #8]
}
 8007730:	bf00      	nop
 8007732:	3714      	adds	r7, #20
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	3ffeffc0 	.word	0x3ffeffc0

08007740 <LL_ADC_IsCalibrationOnGoing>:
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007750:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007754:	d101      	bne.n	800775a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007756:	2301      	movs	r3, #1
 8007758:	e000      	b.n	800775c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <LL_ADC_REG_StartConversion>:
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	4b05      	ldr	r3, [pc, #20]	@ (800778c <LL_ADC_REG_StartConversion+0x24>)
 8007776:	4013      	ands	r3, r2
 8007778:	f043 0204 	orr.w	r2, r3, #4
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	609a      	str	r2, [r3, #8]
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr
 800778c:	7fffffc0 	.word	0x7fffffc0

08007790 <LL_ADC_REG_StopConversion>:
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	689a      	ldr	r2, [r3, #8]
 800779c:	4b05      	ldr	r3, [pc, #20]	@ (80077b4 <LL_ADC_REG_StopConversion+0x24>)
 800779e:	4013      	ands	r3, r2
 80077a0:	f043 0210 	orr.w	r2, r3, #16
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	609a      	str	r2, [r3, #8]
}
 80077a8:	bf00      	nop
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr
 80077b4:	7fffffc0 	.word	0x7fffffc0

080077b8 <LL_ADC_REG_IsConversionOngoing>:
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 0304 	and.w	r3, r3, #4
 80077c8:	2b04      	cmp	r3, #4
 80077ca:	d101      	bne.n	80077d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80077cc:	2301      	movs	r3, #1
 80077ce:	e000      	b.n	80077d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
	...

080077e0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80077ec:	2300      	movs	r3, #0
 80077ee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d101      	bne.n	80077fe <HAL_ADCEx_Calibration_Start+0x1e>
 80077fa:	2302      	movs	r3, #2
 80077fc:	e04c      	b.n	8007898 <HAL_ADCEx_Calibration_Start+0xb8>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2201      	movs	r2, #1
 8007802:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f7ff fd50 	bl	80072ac <ADC_Disable>
 800780c:	4603      	mov	r3, r0
 800780e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007810:	7dfb      	ldrb	r3, [r7, #23]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d135      	bne.n	8007882 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800781a:	4b21      	ldr	r3, [pc, #132]	@ (80078a0 <HAL_ADCEx_Calibration_Start+0xc0>)
 800781c:	4013      	ands	r3, r2
 800781e:	f043 0202 	orr.w	r2, r3, #2
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	68b9      	ldr	r1, [r7, #8]
 800782e:	4618      	mov	r0, r3
 8007830:	f7ff ff68 	bl	8007704 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007834:	e014      	b.n	8007860 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	3301      	adds	r3, #1
 800783a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	4a19      	ldr	r2, [pc, #100]	@ (80078a4 <HAL_ADCEx_Calibration_Start+0xc4>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d30d      	bcc.n	8007860 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007848:	f023 0312 	bic.w	r3, r3, #18
 800784c:	f043 0210 	orr.w	r2, r3, #16
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e01b      	b.n	8007898 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4618      	mov	r0, r3
 8007866:	f7ff ff6b 	bl	8007740 <LL_ADC_IsCalibrationOnGoing>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d1e2      	bne.n	8007836 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007874:	f023 0303 	bic.w	r3, r3, #3
 8007878:	f043 0201 	orr.w	r2, r3, #1
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	661a      	str	r2, [r3, #96]	@ 0x60
 8007880:	e005      	b.n	800788e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007886:	f043 0210 	orr.w	r2, r3, #16
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007896:	7dfb      	ldrb	r3, [r7, #23]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3718      	adds	r7, #24
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	ffffeefd 	.word	0xffffeefd
 80078a4:	25c3f800 	.word	0x25c3f800

080078a8 <HAL_ADCEx_LinearCalibration_SetValue>:
  * @param  hadc ADC handle
  * @param  LinearCalib_Buffer: Linear calibration factor
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t *LinearCalib_Buffer)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  uint32_t cnt;
  __IO uint32_t wait_loop_index = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp_REG_IsConversionOngoing = 0UL;
 80078b6:	2300      	movs	r3, #0
 80078b8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state                        */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c8:	d107      	bne.n	80078da <HAL_ADCEx_LinearCalibration_SetValue+0x32>
  {
    /* Exit deep power down mode */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 80078d8:	609a      	str	r2, [r3, #8]
       be relaunched or a previously saved calibration factor
       re-applied once the ADC voltage regulator is enabled */
  }


  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d117      	bne.n	8007918 <HAL_ADCEx_LinearCalibration_SetValue+0x70>
  {
    /* Enable ADC internal voltage regulator                                  */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689a      	ldr	r2, [r3, #8]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80078f6:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time                                       */
    /* Wait loop initialization and execution                                 */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = ((ADC_STAB_DELAY_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80078f8:	4b47      	ldr	r3, [pc, #284]	@ (8007a18 <HAL_ADCEx_LinearCalibration_SetValue+0x170>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	099b      	lsrs	r3, r3, #6
 80078fe:	4a47      	ldr	r2, [pc, #284]	@ (8007a1c <HAL_ADCEx_LinearCalibration_SetValue+0x174>)
 8007900:	fba2 2303 	umull	r2, r3, r2, r3
 8007904:	099b      	lsrs	r3, r3, #6
 8007906:	3301      	adds	r3, #1
 8007908:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800790a:	e002      	b.n	8007912 <HAL_ADCEx_LinearCalibration_SetValue+0x6a>
    {
      wait_loop_index--;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	3b01      	subs	r3, #1
 8007910:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d1f9      	bne.n	800790c <HAL_ADCEx_LinearCalibration_SetValue+0x64>


  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007922:	2b00      	cmp	r3, #0
 8007924:	d10d      	bne.n	8007942 <HAL_ADCEx_LinearCalibration_SetValue+0x9a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800792a:	f043 0210 	orr.w	r2, r3, #16
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007936:	f043 0201 	orr.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	665a      	str	r2, [r3, #100]	@ 0x64

    return  HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e065      	b.n	8007a0e <HAL_ADCEx_LinearCalibration_SetValue+0x166>
  }
  /* Enable the ADC peripheral */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) /* Enable the ADC if it is disabled */
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4618      	mov	r0, r3
 8007948:	f7ff fec8 	bl	80076dc <LL_ADC_IsEnabled>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d128      	bne.n	80079a4 <HAL_ADCEx_LinearCalibration_SetValue+0xfc>
  {
    if (ADC_Enable(hadc) != HAL_OK)
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7ff fc20 	bl	8007198 <ADC_Enable>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d001      	beq.n	8007962 <HAL_ADCEx_LinearCalibration_SetValue+0xba>
    {
      return  HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e055      	b.n	8007a0e <HAL_ADCEx_LinearCalibration_SetValue+0x166>
    }
    else
    {
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007962:	2306      	movs	r3, #6
 8007964:	617b      	str	r3, [r7, #20]
 8007966:	e016      	b.n	8007996 <HAL_ADCEx_LinearCalibration_SetValue+0xee>
      {
        LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	f1c3 0306 	rsb	r3, r3, #6
 8007972:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007976:	fa22 f103 	lsr.w	r1, r2, r3
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007980:	4413      	add	r3, r2
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	4413      	add	r3, r2
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	461a      	mov	r2, r3
 800798c:	f7ff fe70 	bl	8007670 <LL_ADC_SetCalibrationLinearFactor>
      for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	3b01      	subs	r3, #1
 8007994:	617b      	str	r3, [r7, #20]
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d1e5      	bne.n	8007968 <HAL_ADCEx_LinearCalibration_SetValue+0xc0>
      }
      (void)ADC_Disable(hadc);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff fc85 	bl	80072ac <ADC_Disable>
 80079a2:	e033      	b.n	8007a0c <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    }
  }
  else  /* ADC is already enabled, so no need to enable it but need to stop conversion */
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7ff ff05 	bl	80077b8 <LL_ADC_REG_IsConversionOngoing>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d006      	beq.n	80079c2 <HAL_ADCEx_LinearCalibration_SetValue+0x11a>
    {
      LL_ADC_REG_StopConversion(hadc->Instance);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4618      	mov	r0, r3
 80079ba:	f7ff fee9 	bl	8007790 <LL_ADC_REG_StopConversion>
      temp_REG_IsConversionOngoing = 1UL;
 80079be:	2301      	movs	r3, #1
 80079c0:	613b      	str	r3, [r7, #16]
    }
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80079c2:	2306      	movs	r3, #6
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	e016      	b.n	80079f6 <HAL_ADCEx_LinearCalibration_SetValue+0x14e>
    {
      LL_ADC_SetCalibrationLinearFactor(hadc->Instance, ADC_CR_LINCALRDYW6 >> (ADC_LINEAR_CALIB_REG_COUNT - cnt), LinearCalib_Buffer[cnt - 1U]);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6818      	ldr	r0, [r3, #0]
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	f1c3 0306 	rsb	r3, r3, #6
 80079d2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80079d6:	fa22 f103 	lsr.w	r1, r2, r3
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80079e0:	4413      	add	r3, r2
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	683a      	ldr	r2, [r7, #0]
 80079e6:	4413      	add	r3, r2
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	461a      	mov	r2, r3
 80079ec:	f7ff fe40 	bl	8007670 <LL_ADC_SetCalibrationLinearFactor>
    for (cnt = ADC_LINEAR_CALIB_REG_COUNT; cnt > 0UL ; cnt--)
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	3b01      	subs	r3, #1
 80079f4:	617b      	str	r3, [r7, #20]
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1e5      	bne.n	80079c8 <HAL_ADCEx_LinearCalibration_SetValue+0x120>
    }
    if (temp_REG_IsConversionOngoing != 0UL)
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d004      	beq.n	8007a0c <HAL_ADCEx_LinearCalibration_SetValue+0x164>
    {
      LL_ADC_REG_StartConversion(hadc->Instance);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7ff feae 	bl	8007768 <LL_ADC_REG_StartConversion>
    }
  }
  return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3718      	adds	r7, #24
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	24000000 	.word	0x24000000
 8007a1c:	053e2d63 	.word	0x053e2d63

08007a20 <HAL_ADCEx_LinearCalibration_FactorLoad>:
  * @brief  Load the calibration factor from engi bytes
  * @param  hadc ADC handle
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_ADCEx_LinearCalibration_FactorLoad(ADC_HandleTypeDef *hadc)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08c      	sub	sp, #48	@ 0x30
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Linearity calibration is retrieved from engi bytes
     read values from registers and put them to the CALFACT2 register */
  /* If needed linearity calibration can be done in runtime using
     LL_ADC_GetCalibrationLinearFactor()                             */
  if (hadc->Instance == ADC1)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa4 <HAL_ADCEx_LinearCalibration_FactorLoad+0x84>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d102      	bne.n	8007a3e <HAL_ADCEx_LinearCalibration_FactorLoad+0x1e>
  {
    FactorOffset = 0UL;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a3c:	e009      	b.n	8007a52 <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else if (hadc->Instance == ADC2)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a19      	ldr	r2, [pc, #100]	@ (8007aa8 <HAL_ADCEx_LinearCalibration_FactorLoad+0x88>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d102      	bne.n	8007a4e <HAL_ADCEx_LinearCalibration_FactorLoad+0x2e>
  {
    FactorOffset = 8UL;
 8007a48:	2308      	movs	r3, #8
 8007a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a4c:	e001      	b.n	8007a52 <HAL_ADCEx_LinearCalibration_FactorLoad+0x32>
  }
  else   /*Case ADC3*/
  {
    FactorOffset = 16UL;
 8007a4e:	2310      	movs	r3, #16
 8007a50:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 8007a52:	2300      	movs	r3, #0
 8007a54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a56:	e00f      	b.n	8007a78 <HAL_ADCEx_LinearCalibration_FactorLoad+0x58>
  {
    LinearCalib_Buffer[cnt] = *(uint32_t *)(ADC_LINEAR_CALIB_REG_1_ADDR + FactorOffset + cnt);
 8007a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5c:	4413      	add	r3, r2
 8007a5e:	009a      	lsls	r2, r3, #2
 8007a60:	4b12      	ldr	r3, [pc, #72]	@ (8007aac <HAL_ADCEx_LinearCalibration_FactorLoad+0x8c>)
 8007a62:	4413      	add	r3, r2
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	3330      	adds	r3, #48	@ 0x30
 8007a6c:	443b      	add	r3, r7
 8007a6e:	f843 2c24 	str.w	r2, [r3, #-36]
  for (cnt = 0UL; cnt < ADC_LINEAR_CALIB_REG_COUNT; cnt++)
 8007a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a74:	3301      	adds	r3, #1
 8007a76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a7a:	2b05      	cmp	r3, #5
 8007a7c:	d9ec      	bls.n	8007a58 <HAL_ADCEx_LinearCalibration_FactorLoad+0x38>
  }
  if (HAL_ADCEx_LinearCalibration_SetValue(hadc, (uint32_t *)LinearCalib_Buffer) != HAL_OK)
 8007a7e:	f107 030c 	add.w	r3, r7, #12
 8007a82:	4619      	mov	r1, r3
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff ff0f 	bl	80078a8 <HAL_ADCEx_LinearCalibration_SetValue>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d002      	beq.n	8007a96 <HAL_ADCEx_LinearCalibration_FactorLoad+0x76>
  {
    tmp_hal_status = HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return tmp_hal_status;
 8007a96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3730      	adds	r7, #48	@ 0x30
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	40022000 	.word	0x40022000
 8007aa8:	40022100 	.word	0x40022100
 8007aac:	1ff1ec00 	.word	0x1ff1ec00

08007ab0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007ab0:	b590      	push	{r4, r7, lr}
 8007ab2:	b0a3      	sub	sp, #140	@ 0x8c
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007aba:	2300      	movs	r3, #0
 8007abc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d101      	bne.n	8007ace <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e0c1      	b.n	8007c52 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007ada:	2300      	movs	r3, #0
 8007adc:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a5e      	ldr	r2, [pc, #376]	@ (8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d102      	bne.n	8007aee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007ae8:	4b5d      	ldr	r3, [pc, #372]	@ (8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007aea:	60fb      	str	r3, [r7, #12]
 8007aec:	e001      	b.n	8007af2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007aee:	2300      	movs	r3, #0
 8007af0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10b      	bne.n	8007b10 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007afc:	f043 0220 	orr.w	r2, r3, #32
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e0a0      	b.n	8007c52 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7ff fe50 	bl	80077b8 <LL_ADC_REG_IsConversionOngoing>
 8007b18:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7ff fe49 	bl	80077b8 <LL_ADC_REG_IsConversionOngoing>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f040 8081 	bne.w	8007c30 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007b2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d17c      	bne.n	8007c30 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a48      	ldr	r2, [pc, #288]	@ (8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d004      	beq.n	8007b4a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a46      	ldr	r2, [pc, #280]	@ (8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d101      	bne.n	8007b4e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8007b4a:	4b46      	ldr	r3, [pc, #280]	@ (8007c64 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007b4c:	e000      	b.n	8007b50 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007b4e:	4b46      	ldr	r3, [pc, #280]	@ (8007c68 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007b50:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d039      	beq.n	8007bce <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007b5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	431a      	orrs	r2, r3
 8007b68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b6a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a3a      	ldr	r2, [pc, #232]	@ (8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d004      	beq.n	8007b80 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a39      	ldr	r2, [pc, #228]	@ (8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d10e      	bne.n	8007b9e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8007b80:	4836      	ldr	r0, [pc, #216]	@ (8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b82:	f7ff fdab 	bl	80076dc <LL_ADC_IsEnabled>
 8007b86:	4604      	mov	r4, r0
 8007b88:	4835      	ldr	r0, [pc, #212]	@ (8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b8a:	f7ff fda7 	bl	80076dc <LL_ADC_IsEnabled>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	4323      	orrs	r3, r4
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	bf0c      	ite	eq
 8007b96:	2301      	moveq	r3, #1
 8007b98:	2300      	movne	r3, #0
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	e008      	b.n	8007bb0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8007b9e:	4833      	ldr	r0, [pc, #204]	@ (8007c6c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007ba0:	f7ff fd9c 	bl	80076dc <LL_ADC_IsEnabled>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bf0c      	ite	eq
 8007baa:	2301      	moveq	r3, #1
 8007bac:	2300      	movne	r3, #0
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d047      	beq.n	8007c44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007bb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bb6:	689a      	ldr	r2, [r3, #8]
 8007bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8007c70 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007bba:	4013      	ands	r3, r2
 8007bbc:	683a      	ldr	r2, [r7, #0]
 8007bbe:	6811      	ldr	r1, [r2, #0]
 8007bc0:	683a      	ldr	r2, [r7, #0]
 8007bc2:	6892      	ldr	r2, [r2, #8]
 8007bc4:	430a      	orrs	r2, r1
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bca:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007bcc:	e03a      	b.n	8007c44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007bce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007bd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bd8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a1f      	ldr	r2, [pc, #124]	@ (8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d004      	beq.n	8007bee <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a1d      	ldr	r2, [pc, #116]	@ (8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d10e      	bne.n	8007c0c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007bee:	481b      	ldr	r0, [pc, #108]	@ (8007c5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007bf0:	f7ff fd74 	bl	80076dc <LL_ADC_IsEnabled>
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	481a      	ldr	r0, [pc, #104]	@ (8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007bf8:	f7ff fd70 	bl	80076dc <LL_ADC_IsEnabled>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	4323      	orrs	r3, r4
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	bf0c      	ite	eq
 8007c04:	2301      	moveq	r3, #1
 8007c06:	2300      	movne	r3, #0
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	e008      	b.n	8007c1e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007c0c:	4817      	ldr	r0, [pc, #92]	@ (8007c6c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007c0e:	f7ff fd65 	bl	80076dc <LL_ADC_IsEnabled>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bf0c      	ite	eq
 8007c18:	2301      	moveq	r3, #1
 8007c1a:	2300      	movne	r3, #0
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d010      	beq.n	8007c44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007c22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c24:	689a      	ldr	r2, [r3, #8]
 8007c26:	4b12      	ldr	r3, [pc, #72]	@ (8007c70 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8007c28:	4013      	ands	r3, r2
 8007c2a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007c2c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c2e:	e009      	b.n	8007c44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c34:	f043 0220 	orr.w	r2, r3, #32
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8007c42:	e000      	b.n	8007c46 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007c4e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	378c      	adds	r7, #140	@ 0x8c
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd90      	pop	{r4, r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	40022000 	.word	0x40022000
 8007c60:	40022100 	.word	0x40022100
 8007c64:	40022300 	.word	0x40022300
 8007c68:	58026300 	.word	0x58026300
 8007c6c:	58026000 	.word	0x58026000
 8007c70:	fffff0e0 	.word	0xfffff0e0

08007c74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f003 0307 	and.w	r3, r3, #7
 8007c82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c84:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb4 <__NVIC_SetPriorityGrouping+0x40>)
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c8a:	68ba      	ldr	r2, [r7, #8]
 8007c8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007c90:	4013      	ands	r3, r2
 8007c92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007c9c:	4b06      	ldr	r3, [pc, #24]	@ (8007cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ca2:	4a04      	ldr	r2, [pc, #16]	@ (8007cb4 <__NVIC_SetPriorityGrouping+0x40>)
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	60d3      	str	r3, [r2, #12]
}
 8007ca8:	bf00      	nop
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr
 8007cb4:	e000ed00 	.word	0xe000ed00
 8007cb8:	05fa0000 	.word	0x05fa0000

08007cbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007cc0:	4b04      	ldr	r3, [pc, #16]	@ (8007cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	0a1b      	lsrs	r3, r3, #8
 8007cc6:	f003 0307 	and.w	r3, r3, #7
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	e000ed00 	.word	0xe000ed00

08007cd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	4603      	mov	r3, r0
 8007ce0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007ce2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	db0b      	blt.n	8007d02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007cea:	88fb      	ldrh	r3, [r7, #6]
 8007cec:	f003 021f 	and.w	r2, r3, #31
 8007cf0:	4907      	ldr	r1, [pc, #28]	@ (8007d10 <__NVIC_EnableIRQ+0x38>)
 8007cf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cf6:	095b      	lsrs	r3, r3, #5
 8007cf8:	2001      	movs	r0, #1
 8007cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8007cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007d02:	bf00      	nop
 8007d04:	370c      	adds	r7, #12
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	e000e100 	.word	0xe000e100

08007d14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	6039      	str	r1, [r7, #0]
 8007d1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007d20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	db0a      	blt.n	8007d3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	b2da      	uxtb	r2, r3
 8007d2c:	490c      	ldr	r1, [pc, #48]	@ (8007d60 <__NVIC_SetPriority+0x4c>)
 8007d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d32:	0112      	lsls	r2, r2, #4
 8007d34:	b2d2      	uxtb	r2, r2
 8007d36:	440b      	add	r3, r1
 8007d38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007d3c:	e00a      	b.n	8007d54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	4908      	ldr	r1, [pc, #32]	@ (8007d64 <__NVIC_SetPriority+0x50>)
 8007d44:	88fb      	ldrh	r3, [r7, #6]
 8007d46:	f003 030f 	and.w	r3, r3, #15
 8007d4a:	3b04      	subs	r3, #4
 8007d4c:	0112      	lsls	r2, r2, #4
 8007d4e:	b2d2      	uxtb	r2, r2
 8007d50:	440b      	add	r3, r1
 8007d52:	761a      	strb	r2, [r3, #24]
}
 8007d54:	bf00      	nop
 8007d56:	370c      	adds	r7, #12
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	e000e100 	.word	0xe000e100
 8007d64:	e000ed00 	.word	0xe000ed00

08007d68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b089      	sub	sp, #36	@ 0x24
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f003 0307 	and.w	r3, r3, #7
 8007d7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d7c:	69fb      	ldr	r3, [r7, #28]
 8007d7e:	f1c3 0307 	rsb	r3, r3, #7
 8007d82:	2b04      	cmp	r3, #4
 8007d84:	bf28      	it	cs
 8007d86:	2304      	movcs	r3, #4
 8007d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	3304      	adds	r3, #4
 8007d8e:	2b06      	cmp	r3, #6
 8007d90:	d902      	bls.n	8007d98 <NVIC_EncodePriority+0x30>
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	3b03      	subs	r3, #3
 8007d96:	e000      	b.n	8007d9a <NVIC_EncodePriority+0x32>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	fa02 f303 	lsl.w	r3, r2, r3
 8007da6:	43da      	mvns	r2, r3
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	401a      	ands	r2, r3
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007db0:	f04f 31ff 	mov.w	r1, #4294967295
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dba:	43d9      	mvns	r1, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007dc0:	4313      	orrs	r3, r2
         );
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3724      	adds	r7, #36	@ 0x24
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b082      	sub	sp, #8
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7ff ff4c 	bl	8007c74 <__NVIC_SetPriorityGrouping>
}
 8007ddc:	bf00      	nop
 8007dde:	3708      	adds	r7, #8
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	4603      	mov	r3, r0
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
 8007df0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007df2:	f7ff ff63 	bl	8007cbc <__NVIC_GetPriorityGrouping>
 8007df6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	68b9      	ldr	r1, [r7, #8]
 8007dfc:	6978      	ldr	r0, [r7, #20]
 8007dfe:	f7ff ffb3 	bl	8007d68 <NVIC_EncodePriority>
 8007e02:	4602      	mov	r2, r0
 8007e04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7ff ff82 	bl	8007d14 <__NVIC_SetPriority>
}
 8007e10:	bf00      	nop
 8007e12:	3718      	adds	r7, #24
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	4603      	mov	r3, r0
 8007e20:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7ff ff56 	bl	8007cd8 <__NVIC_EnableIRQ>
}
 8007e2c:	bf00      	nop
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007e34:	b480      	push	{r7}
 8007e36:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007e38:	f3bf 8f5f 	dmb	sy
}
 8007e3c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007e3e:	4b07      	ldr	r3, [pc, #28]	@ (8007e5c <HAL_MPU_Disable+0x28>)
 8007e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e42:	4a06      	ldr	r2, [pc, #24]	@ (8007e5c <HAL_MPU_Disable+0x28>)
 8007e44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e48:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007e4a:	4b05      	ldr	r3, [pc, #20]	@ (8007e60 <HAL_MPU_Disable+0x2c>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	605a      	str	r2, [r3, #4]
}
 8007e50:	bf00      	nop
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr
 8007e5a:	bf00      	nop
 8007e5c:	e000ed00 	.word	0xe000ed00
 8007e60:	e000ed90 	.word	0xe000ed90

08007e64 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8007e9c <HAL_MPU_Enable+0x38>)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f043 0301 	orr.w	r3, r3, #1
 8007e74:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007e76:	4b0a      	ldr	r3, [pc, #40]	@ (8007ea0 <HAL_MPU_Enable+0x3c>)
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	4a09      	ldr	r2, [pc, #36]	@ (8007ea0 <HAL_MPU_Enable+0x3c>)
 8007e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e80:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007e82:	f3bf 8f4f 	dsb	sy
}
 8007e86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007e88:	f3bf 8f6f 	isb	sy
}
 8007e8c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007e8e:	bf00      	nop
 8007e90:	370c      	adds	r7, #12
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	e000ed90 	.word	0xe000ed90
 8007ea0:	e000ed00 	.word	0xe000ed00

08007ea4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	785a      	ldrb	r2, [r3, #1]
 8007eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8007f20 <HAL_MPU_ConfigRegion+0x7c>)
 8007eb2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f20 <HAL_MPU_ConfigRegion+0x7c>)
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	4a19      	ldr	r2, [pc, #100]	@ (8007f20 <HAL_MPU_ConfigRegion+0x7c>)
 8007eba:	f023 0301 	bic.w	r3, r3, #1
 8007ebe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007ec0:	4a17      	ldr	r2, [pc, #92]	@ (8007f20 <HAL_MPU_ConfigRegion+0x7c>)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	7b1b      	ldrb	r3, [r3, #12]
 8007ecc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	7adb      	ldrb	r3, [r3, #11]
 8007ed2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007ed4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	7a9b      	ldrb	r3, [r3, #10]
 8007eda:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007edc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	7b5b      	ldrb	r3, [r3, #13]
 8007ee2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007ee4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	7b9b      	ldrb	r3, [r3, #14]
 8007eea:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007eec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	7bdb      	ldrb	r3, [r3, #15]
 8007ef2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007ef4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	7a5b      	ldrb	r3, [r3, #9]
 8007efa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007efc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	7a1b      	ldrb	r3, [r3, #8]
 8007f02:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007f04:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	7812      	ldrb	r2, [r2, #0]
 8007f0a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007f0c:	4a04      	ldr	r2, [pc, #16]	@ (8007f20 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007f0e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007f10:	6113      	str	r3, [r2, #16]
}
 8007f12:	bf00      	nop
 8007f14:	370c      	adds	r7, #12
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	e000ed90 	.word	0xe000ed90

08007f24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007f2c:	f7fd fe0c 	bl	8005b48 <HAL_GetTick>
 8007f30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e312      	b.n	8008562 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a66      	ldr	r2, [pc, #408]	@ (80080dc <HAL_DMA_Init+0x1b8>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d04a      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a65      	ldr	r2, [pc, #404]	@ (80080e0 <HAL_DMA_Init+0x1bc>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d045      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a63      	ldr	r2, [pc, #396]	@ (80080e4 <HAL_DMA_Init+0x1c0>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d040      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a62      	ldr	r2, [pc, #392]	@ (80080e8 <HAL_DMA_Init+0x1c4>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d03b      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a60      	ldr	r2, [pc, #384]	@ (80080ec <HAL_DMA_Init+0x1c8>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d036      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a5f      	ldr	r2, [pc, #380]	@ (80080f0 <HAL_DMA_Init+0x1cc>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d031      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a5d      	ldr	r2, [pc, #372]	@ (80080f4 <HAL_DMA_Init+0x1d0>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d02c      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a5c      	ldr	r2, [pc, #368]	@ (80080f8 <HAL_DMA_Init+0x1d4>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d027      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a5a      	ldr	r2, [pc, #360]	@ (80080fc <HAL_DMA_Init+0x1d8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d022      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4a59      	ldr	r2, [pc, #356]	@ (8008100 <HAL_DMA_Init+0x1dc>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d01d      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a57      	ldr	r2, [pc, #348]	@ (8008104 <HAL_DMA_Init+0x1e0>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d018      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a56      	ldr	r2, [pc, #344]	@ (8008108 <HAL_DMA_Init+0x1e4>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d013      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a54      	ldr	r2, [pc, #336]	@ (800810c <HAL_DMA_Init+0x1e8>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d00e      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a53      	ldr	r2, [pc, #332]	@ (8008110 <HAL_DMA_Init+0x1ec>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d009      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a51      	ldr	r2, [pc, #324]	@ (8008114 <HAL_DMA_Init+0x1f0>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d004      	beq.n	8007fdc <HAL_DMA_Init+0xb8>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a50      	ldr	r2, [pc, #320]	@ (8008118 <HAL_DMA_Init+0x1f4>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d101      	bne.n	8007fe0 <HAL_DMA_Init+0xbc>
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e000      	b.n	8007fe2 <HAL_DMA_Init+0xbe>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 813c 	beq.w	8008260 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a37      	ldr	r2, [pc, #220]	@ (80080dc <HAL_DMA_Init+0x1b8>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d04a      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a36      	ldr	r2, [pc, #216]	@ (80080e0 <HAL_DMA_Init+0x1bc>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d045      	beq.n	8008098 <HAL_DMA_Init+0x174>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a34      	ldr	r2, [pc, #208]	@ (80080e4 <HAL_DMA_Init+0x1c0>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d040      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a33      	ldr	r2, [pc, #204]	@ (80080e8 <HAL_DMA_Init+0x1c4>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d03b      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a31      	ldr	r2, [pc, #196]	@ (80080ec <HAL_DMA_Init+0x1c8>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d036      	beq.n	8008098 <HAL_DMA_Init+0x174>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a30      	ldr	r2, [pc, #192]	@ (80080f0 <HAL_DMA_Init+0x1cc>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d031      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a2e      	ldr	r2, [pc, #184]	@ (80080f4 <HAL_DMA_Init+0x1d0>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d02c      	beq.n	8008098 <HAL_DMA_Init+0x174>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a2d      	ldr	r2, [pc, #180]	@ (80080f8 <HAL_DMA_Init+0x1d4>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d027      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a2b      	ldr	r2, [pc, #172]	@ (80080fc <HAL_DMA_Init+0x1d8>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d022      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a2a      	ldr	r2, [pc, #168]	@ (8008100 <HAL_DMA_Init+0x1dc>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d01d      	beq.n	8008098 <HAL_DMA_Init+0x174>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a28      	ldr	r2, [pc, #160]	@ (8008104 <HAL_DMA_Init+0x1e0>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d018      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a27      	ldr	r2, [pc, #156]	@ (8008108 <HAL_DMA_Init+0x1e4>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d013      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a25      	ldr	r2, [pc, #148]	@ (800810c <HAL_DMA_Init+0x1e8>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d00e      	beq.n	8008098 <HAL_DMA_Init+0x174>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a24      	ldr	r2, [pc, #144]	@ (8008110 <HAL_DMA_Init+0x1ec>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d009      	beq.n	8008098 <HAL_DMA_Init+0x174>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a22      	ldr	r2, [pc, #136]	@ (8008114 <HAL_DMA_Init+0x1f0>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d004      	beq.n	8008098 <HAL_DMA_Init+0x174>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a21      	ldr	r2, [pc, #132]	@ (8008118 <HAL_DMA_Init+0x1f4>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d108      	bne.n	80080aa <HAL_DMA_Init+0x186>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f022 0201 	bic.w	r2, r2, #1
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	e007      	b.n	80080ba <HAL_DMA_Init+0x196>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681a      	ldr	r2, [r3, #0]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f022 0201 	bic.w	r2, r2, #1
 80080b8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80080ba:	e02f      	b.n	800811c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80080bc:	f7fd fd44 	bl	8005b48 <HAL_GetTick>
 80080c0:	4602      	mov	r2, r0
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	2b05      	cmp	r3, #5
 80080c8:	d928      	bls.n	800811c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2220      	movs	r2, #32
 80080ce:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2203      	movs	r2, #3
 80080d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	e242      	b.n	8008562 <HAL_DMA_Init+0x63e>
 80080dc:	40020010 	.word	0x40020010
 80080e0:	40020028 	.word	0x40020028
 80080e4:	40020040 	.word	0x40020040
 80080e8:	40020058 	.word	0x40020058
 80080ec:	40020070 	.word	0x40020070
 80080f0:	40020088 	.word	0x40020088
 80080f4:	400200a0 	.word	0x400200a0
 80080f8:	400200b8 	.word	0x400200b8
 80080fc:	40020410 	.word	0x40020410
 8008100:	40020428 	.word	0x40020428
 8008104:	40020440 	.word	0x40020440
 8008108:	40020458 	.word	0x40020458
 800810c:	40020470 	.word	0x40020470
 8008110:	40020488 	.word	0x40020488
 8008114:	400204a0 	.word	0x400204a0
 8008118:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1c8      	bne.n	80080bc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008132:	697a      	ldr	r2, [r7, #20]
 8008134:	4b83      	ldr	r3, [pc, #524]	@ (8008344 <HAL_DMA_Init+0x420>)
 8008136:	4013      	ands	r3, r2
 8008138:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8008142:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800814e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800815a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a1b      	ldr	r3, [r3, #32]
 8008160:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8008162:	697a      	ldr	r2, [r7, #20]
 8008164:	4313      	orrs	r3, r2
 8008166:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816c:	2b04      	cmp	r3, #4
 800816e:	d107      	bne.n	8008180 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008178:	4313      	orrs	r3, r2
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	4313      	orrs	r3, r2
 800817e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	2b28      	cmp	r3, #40	@ 0x28
 8008186:	d903      	bls.n	8008190 <HAL_DMA_Init+0x26c>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	2b2e      	cmp	r3, #46	@ 0x2e
 800818e:	d91f      	bls.n	80081d0 <HAL_DMA_Init+0x2ac>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	2b3e      	cmp	r3, #62	@ 0x3e
 8008196:	d903      	bls.n	80081a0 <HAL_DMA_Init+0x27c>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	2b42      	cmp	r3, #66	@ 0x42
 800819e:	d917      	bls.n	80081d0 <HAL_DMA_Init+0x2ac>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	2b46      	cmp	r3, #70	@ 0x46
 80081a6:	d903      	bls.n	80081b0 <HAL_DMA_Init+0x28c>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	2b48      	cmp	r3, #72	@ 0x48
 80081ae:	d90f      	bls.n	80081d0 <HAL_DMA_Init+0x2ac>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	2b4e      	cmp	r3, #78	@ 0x4e
 80081b6:	d903      	bls.n	80081c0 <HAL_DMA_Init+0x29c>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	2b52      	cmp	r3, #82	@ 0x52
 80081be:	d907      	bls.n	80081d0 <HAL_DMA_Init+0x2ac>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	2b73      	cmp	r3, #115	@ 0x73
 80081c6:	d905      	bls.n	80081d4 <HAL_DMA_Init+0x2b0>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	2b77      	cmp	r3, #119	@ 0x77
 80081ce:	d801      	bhi.n	80081d4 <HAL_DMA_Init+0x2b0>
 80081d0:	2301      	movs	r3, #1
 80081d2:	e000      	b.n	80081d6 <HAL_DMA_Init+0x2b2>
 80081d4:	2300      	movs	r3, #0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d003      	beq.n	80081e2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081e0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	695b      	ldr	r3, [r3, #20]
 80081f0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	f023 0307 	bic.w	r3, r3, #7
 80081f8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	697a      	ldr	r2, [r7, #20]
 8008200:	4313      	orrs	r3, r2
 8008202:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008208:	2b04      	cmp	r3, #4
 800820a:	d117      	bne.n	800823c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	4313      	orrs	r3, r2
 8008214:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00e      	beq.n	800823c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f002 fb2e 	bl	800a880 <DMA_CheckFifoParam>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d008      	beq.n	800823c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2240      	movs	r2, #64	@ 0x40
 800822e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e192      	b.n	8008562 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f002 fa69 	bl	800a71c <DMA_CalcBaseAndBitshift>
 800824a:	4603      	mov	r3, r0
 800824c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008252:	f003 031f 	and.w	r3, r3, #31
 8008256:	223f      	movs	r2, #63	@ 0x3f
 8008258:	409a      	lsls	r2, r3
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	609a      	str	r2, [r3, #8]
 800825e:	e0c8      	b.n	80083f2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a38      	ldr	r2, [pc, #224]	@ (8008348 <HAL_DMA_Init+0x424>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d022      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a37      	ldr	r2, [pc, #220]	@ (800834c <HAL_DMA_Init+0x428>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d01d      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a35      	ldr	r2, [pc, #212]	@ (8008350 <HAL_DMA_Init+0x42c>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d018      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a34      	ldr	r2, [pc, #208]	@ (8008354 <HAL_DMA_Init+0x430>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d013      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a32      	ldr	r2, [pc, #200]	@ (8008358 <HAL_DMA_Init+0x434>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d00e      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a31      	ldr	r2, [pc, #196]	@ (800835c <HAL_DMA_Init+0x438>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d009      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a2f      	ldr	r2, [pc, #188]	@ (8008360 <HAL_DMA_Init+0x43c>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d004      	beq.n	80082b0 <HAL_DMA_Init+0x38c>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a2e      	ldr	r2, [pc, #184]	@ (8008364 <HAL_DMA_Init+0x440>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d101      	bne.n	80082b4 <HAL_DMA_Init+0x390>
 80082b0:	2301      	movs	r3, #1
 80082b2:	e000      	b.n	80082b6 <HAL_DMA_Init+0x392>
 80082b4:	2300      	movs	r3, #0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	f000 8092 	beq.w	80083e0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a21      	ldr	r2, [pc, #132]	@ (8008348 <HAL_DMA_Init+0x424>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d021      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a20      	ldr	r2, [pc, #128]	@ (800834c <HAL_DMA_Init+0x428>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d01c      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a1e      	ldr	r2, [pc, #120]	@ (8008350 <HAL_DMA_Init+0x42c>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d017      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a1d      	ldr	r2, [pc, #116]	@ (8008354 <HAL_DMA_Init+0x430>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d012      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a1b      	ldr	r2, [pc, #108]	@ (8008358 <HAL_DMA_Init+0x434>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d00d      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a1a      	ldr	r2, [pc, #104]	@ (800835c <HAL_DMA_Init+0x438>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d008      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a18      	ldr	r2, [pc, #96]	@ (8008360 <HAL_DMA_Init+0x43c>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d003      	beq.n	800830a <HAL_DMA_Init+0x3e6>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a17      	ldr	r2, [pc, #92]	@ (8008364 <HAL_DMA_Init+0x440>)
 8008308:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2202      	movs	r2, #2
 800830e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008322:	697a      	ldr	r2, [r7, #20]
 8008324:	4b10      	ldr	r3, [pc, #64]	@ (8008368 <HAL_DMA_Init+0x444>)
 8008326:	4013      	ands	r3, r2
 8008328:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	2b40      	cmp	r3, #64	@ 0x40
 8008330:	d01c      	beq.n	800836c <HAL_DMA_Init+0x448>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	2b80      	cmp	r3, #128	@ 0x80
 8008338:	d102      	bne.n	8008340 <HAL_DMA_Init+0x41c>
 800833a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800833e:	e016      	b.n	800836e <HAL_DMA_Init+0x44a>
 8008340:	2300      	movs	r3, #0
 8008342:	e014      	b.n	800836e <HAL_DMA_Init+0x44a>
 8008344:	fe10803f 	.word	0xfe10803f
 8008348:	58025408 	.word	0x58025408
 800834c:	5802541c 	.word	0x5802541c
 8008350:	58025430 	.word	0x58025430
 8008354:	58025444 	.word	0x58025444
 8008358:	58025458 	.word	0x58025458
 800835c:	5802546c 	.word	0x5802546c
 8008360:	58025480 	.word	0x58025480
 8008364:	58025494 	.word	0x58025494
 8008368:	fffe000f 	.word	0xfffe000f
 800836c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	68d2      	ldr	r2, [r2, #12]
 8008372:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008374:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800837c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	695b      	ldr	r3, [r3, #20]
 8008382:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008384:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800838c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	69db      	ldr	r3, [r3, #28]
 8008392:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008394:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800839c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	697a      	ldr	r2, [r7, #20]
 80083aa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	461a      	mov	r2, r3
 80083b2:	4b6e      	ldr	r3, [pc, #440]	@ (800856c <HAL_DMA_Init+0x648>)
 80083b4:	4413      	add	r3, r2
 80083b6:	4a6e      	ldr	r2, [pc, #440]	@ (8008570 <HAL_DMA_Init+0x64c>)
 80083b8:	fba2 2303 	umull	r2, r3, r2, r3
 80083bc:	091b      	lsrs	r3, r3, #4
 80083be:	009a      	lsls	r2, r3, #2
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f002 f9a9 	bl	800a71c <DMA_CalcBaseAndBitshift>
 80083ca:	4603      	mov	r3, r0
 80083cc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083d2:	f003 031f 	and.w	r3, r3, #31
 80083d6:	2201      	movs	r2, #1
 80083d8:	409a      	lsls	r2, r3
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	605a      	str	r2, [r3, #4]
 80083de:	e008      	b.n	80083f2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2240      	movs	r2, #64	@ 0x40
 80083e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2203      	movs	r2, #3
 80083ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e0b7      	b.n	8008562 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a5f      	ldr	r2, [pc, #380]	@ (8008574 <HAL_DMA_Init+0x650>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d072      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a5d      	ldr	r2, [pc, #372]	@ (8008578 <HAL_DMA_Init+0x654>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d06d      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a5c      	ldr	r2, [pc, #368]	@ (800857c <HAL_DMA_Init+0x658>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d068      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a5a      	ldr	r2, [pc, #360]	@ (8008580 <HAL_DMA_Init+0x65c>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d063      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a59      	ldr	r2, [pc, #356]	@ (8008584 <HAL_DMA_Init+0x660>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d05e      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a57      	ldr	r2, [pc, #348]	@ (8008588 <HAL_DMA_Init+0x664>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d059      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a56      	ldr	r2, [pc, #344]	@ (800858c <HAL_DMA_Init+0x668>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d054      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a54      	ldr	r2, [pc, #336]	@ (8008590 <HAL_DMA_Init+0x66c>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d04f      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a53      	ldr	r2, [pc, #332]	@ (8008594 <HAL_DMA_Init+0x670>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d04a      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a51      	ldr	r2, [pc, #324]	@ (8008598 <HAL_DMA_Init+0x674>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d045      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a50      	ldr	r2, [pc, #320]	@ (800859c <HAL_DMA_Init+0x678>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d040      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a4e      	ldr	r2, [pc, #312]	@ (80085a0 <HAL_DMA_Init+0x67c>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d03b      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a4d      	ldr	r2, [pc, #308]	@ (80085a4 <HAL_DMA_Init+0x680>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d036      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a4b      	ldr	r2, [pc, #300]	@ (80085a8 <HAL_DMA_Init+0x684>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d031      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a4a      	ldr	r2, [pc, #296]	@ (80085ac <HAL_DMA_Init+0x688>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d02c      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a48      	ldr	r2, [pc, #288]	@ (80085b0 <HAL_DMA_Init+0x68c>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d027      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a47      	ldr	r2, [pc, #284]	@ (80085b4 <HAL_DMA_Init+0x690>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d022      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a45      	ldr	r2, [pc, #276]	@ (80085b8 <HAL_DMA_Init+0x694>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d01d      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a44      	ldr	r2, [pc, #272]	@ (80085bc <HAL_DMA_Init+0x698>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d018      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a42      	ldr	r2, [pc, #264]	@ (80085c0 <HAL_DMA_Init+0x69c>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d013      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a41      	ldr	r2, [pc, #260]	@ (80085c4 <HAL_DMA_Init+0x6a0>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d00e      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a3f      	ldr	r2, [pc, #252]	@ (80085c8 <HAL_DMA_Init+0x6a4>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d009      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a3e      	ldr	r2, [pc, #248]	@ (80085cc <HAL_DMA_Init+0x6a8>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d004      	beq.n	80084e2 <HAL_DMA_Init+0x5be>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a3c      	ldr	r2, [pc, #240]	@ (80085d0 <HAL_DMA_Init+0x6ac>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d101      	bne.n	80084e6 <HAL_DMA_Init+0x5c2>
 80084e2:	2301      	movs	r3, #1
 80084e4:	e000      	b.n	80084e8 <HAL_DMA_Init+0x5c4>
 80084e6:	2300      	movs	r3, #0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d032      	beq.n	8008552 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f002 fa43 	bl	800a978 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	2b80      	cmp	r3, #128	@ 0x80
 80084f8:	d102      	bne.n	8008500 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	685a      	ldr	r2, [r3, #4]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008508:	b2d2      	uxtb	r2, r2
 800850a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008514:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d010      	beq.n	8008540 <HAL_DMA_Init+0x61c>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	2b08      	cmp	r3, #8
 8008524:	d80c      	bhi.n	8008540 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f002 fac0 	bl	800aaac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008530:	2200      	movs	r2, #0
 8008532:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008538:	687a      	ldr	r2, [r7, #4]
 800853a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800853c:	605a      	str	r2, [r3, #4]
 800853e:	e008      	b.n	8008552 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3718      	adds	r7, #24
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	a7fdabf8 	.word	0xa7fdabf8
 8008570:	cccccccd 	.word	0xcccccccd
 8008574:	40020010 	.word	0x40020010
 8008578:	40020028 	.word	0x40020028
 800857c:	40020040 	.word	0x40020040
 8008580:	40020058 	.word	0x40020058
 8008584:	40020070 	.word	0x40020070
 8008588:	40020088 	.word	0x40020088
 800858c:	400200a0 	.word	0x400200a0
 8008590:	400200b8 	.word	0x400200b8
 8008594:	40020410 	.word	0x40020410
 8008598:	40020428 	.word	0x40020428
 800859c:	40020440 	.word	0x40020440
 80085a0:	40020458 	.word	0x40020458
 80085a4:	40020470 	.word	0x40020470
 80085a8:	40020488 	.word	0x40020488
 80085ac:	400204a0 	.word	0x400204a0
 80085b0:	400204b8 	.word	0x400204b8
 80085b4:	58025408 	.word	0x58025408
 80085b8:	5802541c 	.word	0x5802541c
 80085bc:	58025430 	.word	0x58025430
 80085c0:	58025444 	.word	0x58025444
 80085c4:	58025458 	.word	0x58025458
 80085c8:	5802546c 	.word	0x5802546c
 80085cc:	58025480 	.word	0x58025480
 80085d0:	58025494 	.word	0x58025494

080085d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b086      	sub	sp, #24
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085e2:	2300      	movs	r3, #0
 80085e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e226      	b.n	8008a3e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80085f6:	2b01      	cmp	r3, #1
 80085f8:	d101      	bne.n	80085fe <HAL_DMA_Start_IT+0x2a>
 80085fa:	2302      	movs	r3, #2
 80085fc:	e21f      	b.n	8008a3e <HAL_DMA_Start_IT+0x46a>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b01      	cmp	r3, #1
 8008610:	f040 820a 	bne.w	8008a28 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	2202      	movs	r2, #2
 8008618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a68      	ldr	r2, [pc, #416]	@ (80087c8 <HAL_DMA_Start_IT+0x1f4>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d04a      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a66      	ldr	r2, [pc, #408]	@ (80087cc <HAL_DMA_Start_IT+0x1f8>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d045      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a65      	ldr	r2, [pc, #404]	@ (80087d0 <HAL_DMA_Start_IT+0x1fc>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d040      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a63      	ldr	r2, [pc, #396]	@ (80087d4 <HAL_DMA_Start_IT+0x200>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d03b      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a62      	ldr	r2, [pc, #392]	@ (80087d8 <HAL_DMA_Start_IT+0x204>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d036      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a60      	ldr	r2, [pc, #384]	@ (80087dc <HAL_DMA_Start_IT+0x208>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d031      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a5f      	ldr	r2, [pc, #380]	@ (80087e0 <HAL_DMA_Start_IT+0x20c>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d02c      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a5d      	ldr	r2, [pc, #372]	@ (80087e4 <HAL_DMA_Start_IT+0x210>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d027      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a5c      	ldr	r2, [pc, #368]	@ (80087e8 <HAL_DMA_Start_IT+0x214>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d022      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a5a      	ldr	r2, [pc, #360]	@ (80087ec <HAL_DMA_Start_IT+0x218>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d01d      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a59      	ldr	r2, [pc, #356]	@ (80087f0 <HAL_DMA_Start_IT+0x21c>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d018      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a57      	ldr	r2, [pc, #348]	@ (80087f4 <HAL_DMA_Start_IT+0x220>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d013      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a56      	ldr	r2, [pc, #344]	@ (80087f8 <HAL_DMA_Start_IT+0x224>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d00e      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a54      	ldr	r2, [pc, #336]	@ (80087fc <HAL_DMA_Start_IT+0x228>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d009      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a53      	ldr	r2, [pc, #332]	@ (8008800 <HAL_DMA_Start_IT+0x22c>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d004      	beq.n	80086c2 <HAL_DMA_Start_IT+0xee>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a51      	ldr	r2, [pc, #324]	@ (8008804 <HAL_DMA_Start_IT+0x230>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d108      	bne.n	80086d4 <HAL_DMA_Start_IT+0x100>
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f022 0201 	bic.w	r2, r2, #1
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	e007      	b.n	80086e4 <HAL_DMA_Start_IT+0x110>
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	681a      	ldr	r2, [r3, #0]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f022 0201 	bic.w	r2, r2, #1
 80086e2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	68b9      	ldr	r1, [r7, #8]
 80086ea:	68f8      	ldr	r0, [r7, #12]
 80086ec:	f001 fe6a 	bl	800a3c4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a34      	ldr	r2, [pc, #208]	@ (80087c8 <HAL_DMA_Start_IT+0x1f4>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d04a      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a33      	ldr	r2, [pc, #204]	@ (80087cc <HAL_DMA_Start_IT+0x1f8>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d045      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a31      	ldr	r2, [pc, #196]	@ (80087d0 <HAL_DMA_Start_IT+0x1fc>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d040      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a30      	ldr	r2, [pc, #192]	@ (80087d4 <HAL_DMA_Start_IT+0x200>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d03b      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a2e      	ldr	r2, [pc, #184]	@ (80087d8 <HAL_DMA_Start_IT+0x204>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d036      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a2d      	ldr	r2, [pc, #180]	@ (80087dc <HAL_DMA_Start_IT+0x208>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d031      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a2b      	ldr	r2, [pc, #172]	@ (80087e0 <HAL_DMA_Start_IT+0x20c>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d02c      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a2a      	ldr	r2, [pc, #168]	@ (80087e4 <HAL_DMA_Start_IT+0x210>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d027      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a28      	ldr	r2, [pc, #160]	@ (80087e8 <HAL_DMA_Start_IT+0x214>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d022      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a27      	ldr	r2, [pc, #156]	@ (80087ec <HAL_DMA_Start_IT+0x218>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d01d      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a25      	ldr	r2, [pc, #148]	@ (80087f0 <HAL_DMA_Start_IT+0x21c>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d018      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a24      	ldr	r2, [pc, #144]	@ (80087f4 <HAL_DMA_Start_IT+0x220>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d013      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a22      	ldr	r2, [pc, #136]	@ (80087f8 <HAL_DMA_Start_IT+0x224>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d00e      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a21      	ldr	r2, [pc, #132]	@ (80087fc <HAL_DMA_Start_IT+0x228>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d009      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a1f      	ldr	r2, [pc, #124]	@ (8008800 <HAL_DMA_Start_IT+0x22c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d004      	beq.n	8008790 <HAL_DMA_Start_IT+0x1bc>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a1e      	ldr	r2, [pc, #120]	@ (8008804 <HAL_DMA_Start_IT+0x230>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d101      	bne.n	8008794 <HAL_DMA_Start_IT+0x1c0>
 8008790:	2301      	movs	r3, #1
 8008792:	e000      	b.n	8008796 <HAL_DMA_Start_IT+0x1c2>
 8008794:	2300      	movs	r3, #0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d036      	beq.n	8008808 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f023 021e 	bic.w	r2, r3, #30
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f042 0216 	orr.w	r2, r2, #22
 80087ac:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d03e      	beq.n	8008834 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f042 0208 	orr.w	r2, r2, #8
 80087c4:	601a      	str	r2, [r3, #0]
 80087c6:	e035      	b.n	8008834 <HAL_DMA_Start_IT+0x260>
 80087c8:	40020010 	.word	0x40020010
 80087cc:	40020028 	.word	0x40020028
 80087d0:	40020040 	.word	0x40020040
 80087d4:	40020058 	.word	0x40020058
 80087d8:	40020070 	.word	0x40020070
 80087dc:	40020088 	.word	0x40020088
 80087e0:	400200a0 	.word	0x400200a0
 80087e4:	400200b8 	.word	0x400200b8
 80087e8:	40020410 	.word	0x40020410
 80087ec:	40020428 	.word	0x40020428
 80087f0:	40020440 	.word	0x40020440
 80087f4:	40020458 	.word	0x40020458
 80087f8:	40020470 	.word	0x40020470
 80087fc:	40020488 	.word	0x40020488
 8008800:	400204a0 	.word	0x400204a0
 8008804:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f023 020e 	bic.w	r2, r3, #14
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f042 020a 	orr.w	r2, r2, #10
 800881a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008820:	2b00      	cmp	r3, #0
 8008822:	d007      	beq.n	8008834 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f042 0204 	orr.w	r2, r2, #4
 8008832:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a83      	ldr	r2, [pc, #524]	@ (8008a48 <HAL_DMA_Start_IT+0x474>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d072      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a82      	ldr	r2, [pc, #520]	@ (8008a4c <HAL_DMA_Start_IT+0x478>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d06d      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a80      	ldr	r2, [pc, #512]	@ (8008a50 <HAL_DMA_Start_IT+0x47c>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d068      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a7f      	ldr	r2, [pc, #508]	@ (8008a54 <HAL_DMA_Start_IT+0x480>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d063      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a7d      	ldr	r2, [pc, #500]	@ (8008a58 <HAL_DMA_Start_IT+0x484>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d05e      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a7c      	ldr	r2, [pc, #496]	@ (8008a5c <HAL_DMA_Start_IT+0x488>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d059      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a7a      	ldr	r2, [pc, #488]	@ (8008a60 <HAL_DMA_Start_IT+0x48c>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d054      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a79      	ldr	r2, [pc, #484]	@ (8008a64 <HAL_DMA_Start_IT+0x490>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d04f      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a77      	ldr	r2, [pc, #476]	@ (8008a68 <HAL_DMA_Start_IT+0x494>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d04a      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a76      	ldr	r2, [pc, #472]	@ (8008a6c <HAL_DMA_Start_IT+0x498>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d045      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a74      	ldr	r2, [pc, #464]	@ (8008a70 <HAL_DMA_Start_IT+0x49c>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d040      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a73      	ldr	r2, [pc, #460]	@ (8008a74 <HAL_DMA_Start_IT+0x4a0>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d03b      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a71      	ldr	r2, [pc, #452]	@ (8008a78 <HAL_DMA_Start_IT+0x4a4>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d036      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a70      	ldr	r2, [pc, #448]	@ (8008a7c <HAL_DMA_Start_IT+0x4a8>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d031      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a6e      	ldr	r2, [pc, #440]	@ (8008a80 <HAL_DMA_Start_IT+0x4ac>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d02c      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a6d      	ldr	r2, [pc, #436]	@ (8008a84 <HAL_DMA_Start_IT+0x4b0>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d027      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a6b      	ldr	r2, [pc, #428]	@ (8008a88 <HAL_DMA_Start_IT+0x4b4>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d022      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4a6a      	ldr	r2, [pc, #424]	@ (8008a8c <HAL_DMA_Start_IT+0x4b8>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d01d      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a68      	ldr	r2, [pc, #416]	@ (8008a90 <HAL_DMA_Start_IT+0x4bc>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d018      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a67      	ldr	r2, [pc, #412]	@ (8008a94 <HAL_DMA_Start_IT+0x4c0>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d013      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a65      	ldr	r2, [pc, #404]	@ (8008a98 <HAL_DMA_Start_IT+0x4c4>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d00e      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a64      	ldr	r2, [pc, #400]	@ (8008a9c <HAL_DMA_Start_IT+0x4c8>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d009      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a62      	ldr	r2, [pc, #392]	@ (8008aa0 <HAL_DMA_Start_IT+0x4cc>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d004      	beq.n	8008924 <HAL_DMA_Start_IT+0x350>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a61      	ldr	r2, [pc, #388]	@ (8008aa4 <HAL_DMA_Start_IT+0x4d0>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d101      	bne.n	8008928 <HAL_DMA_Start_IT+0x354>
 8008924:	2301      	movs	r3, #1
 8008926:	e000      	b.n	800892a <HAL_DMA_Start_IT+0x356>
 8008928:	2300      	movs	r3, #0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d01a      	beq.n	8008964 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d007      	beq.n	800894c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008946:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800894a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008950:	2b00      	cmp	r3, #0
 8008952:	d007      	beq.n	8008964 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800895e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008962:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a37      	ldr	r2, [pc, #220]	@ (8008a48 <HAL_DMA_Start_IT+0x474>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d04a      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a36      	ldr	r2, [pc, #216]	@ (8008a4c <HAL_DMA_Start_IT+0x478>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d045      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a34      	ldr	r2, [pc, #208]	@ (8008a50 <HAL_DMA_Start_IT+0x47c>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d040      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a33      	ldr	r2, [pc, #204]	@ (8008a54 <HAL_DMA_Start_IT+0x480>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d03b      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a31      	ldr	r2, [pc, #196]	@ (8008a58 <HAL_DMA_Start_IT+0x484>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d036      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a30      	ldr	r2, [pc, #192]	@ (8008a5c <HAL_DMA_Start_IT+0x488>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d031      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a2e      	ldr	r2, [pc, #184]	@ (8008a60 <HAL_DMA_Start_IT+0x48c>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d02c      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a2d      	ldr	r2, [pc, #180]	@ (8008a64 <HAL_DMA_Start_IT+0x490>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d027      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a2b      	ldr	r2, [pc, #172]	@ (8008a68 <HAL_DMA_Start_IT+0x494>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d022      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a2a      	ldr	r2, [pc, #168]	@ (8008a6c <HAL_DMA_Start_IT+0x498>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d01d      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a28      	ldr	r2, [pc, #160]	@ (8008a70 <HAL_DMA_Start_IT+0x49c>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d018      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a27      	ldr	r2, [pc, #156]	@ (8008a74 <HAL_DMA_Start_IT+0x4a0>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d013      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a25      	ldr	r2, [pc, #148]	@ (8008a78 <HAL_DMA_Start_IT+0x4a4>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d00e      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a24      	ldr	r2, [pc, #144]	@ (8008a7c <HAL_DMA_Start_IT+0x4a8>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d009      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a22      	ldr	r2, [pc, #136]	@ (8008a80 <HAL_DMA_Start_IT+0x4ac>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d004      	beq.n	8008a04 <HAL_DMA_Start_IT+0x430>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a21      	ldr	r2, [pc, #132]	@ (8008a84 <HAL_DMA_Start_IT+0x4b0>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d108      	bne.n	8008a16 <HAL_DMA_Start_IT+0x442>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f042 0201 	orr.w	r2, r2, #1
 8008a12:	601a      	str	r2, [r3, #0]
 8008a14:	e012      	b.n	8008a3c <HAL_DMA_Start_IT+0x468>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681a      	ldr	r2, [r3, #0]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f042 0201 	orr.w	r2, r2, #1
 8008a24:	601a      	str	r2, [r3, #0]
 8008a26:	e009      	b.n	8008a3c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a2e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2200      	movs	r2, #0
 8008a34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3718      	adds	r7, #24
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	40020010 	.word	0x40020010
 8008a4c:	40020028 	.word	0x40020028
 8008a50:	40020040 	.word	0x40020040
 8008a54:	40020058 	.word	0x40020058
 8008a58:	40020070 	.word	0x40020070
 8008a5c:	40020088 	.word	0x40020088
 8008a60:	400200a0 	.word	0x400200a0
 8008a64:	400200b8 	.word	0x400200b8
 8008a68:	40020410 	.word	0x40020410
 8008a6c:	40020428 	.word	0x40020428
 8008a70:	40020440 	.word	0x40020440
 8008a74:	40020458 	.word	0x40020458
 8008a78:	40020470 	.word	0x40020470
 8008a7c:	40020488 	.word	0x40020488
 8008a80:	400204a0 	.word	0x400204a0
 8008a84:	400204b8 	.word	0x400204b8
 8008a88:	58025408 	.word	0x58025408
 8008a8c:	5802541c 	.word	0x5802541c
 8008a90:	58025430 	.word	0x58025430
 8008a94:	58025444 	.word	0x58025444
 8008a98:	58025458 	.word	0x58025458
 8008a9c:	5802546c 	.word	0x5802546c
 8008aa0:	58025480 	.word	0x58025480
 8008aa4:	58025494 	.word	0x58025494

08008aa8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008ab0:	f7fd f84a 	bl	8005b48 <HAL_GetTick>
 8008ab4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d101      	bne.n	8008ac0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008abc:	2301      	movs	r3, #1
 8008abe:	e2dc      	b.n	800907a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	2b02      	cmp	r3, #2
 8008aca:	d008      	beq.n	8008ade <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2280      	movs	r2, #128	@ 0x80
 8008ad0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e2cd      	b.n	800907a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a76      	ldr	r2, [pc, #472]	@ (8008cbc <HAL_DMA_Abort+0x214>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d04a      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a74      	ldr	r2, [pc, #464]	@ (8008cc0 <HAL_DMA_Abort+0x218>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d045      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a73      	ldr	r2, [pc, #460]	@ (8008cc4 <HAL_DMA_Abort+0x21c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d040      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a71      	ldr	r2, [pc, #452]	@ (8008cc8 <HAL_DMA_Abort+0x220>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d03b      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a70      	ldr	r2, [pc, #448]	@ (8008ccc <HAL_DMA_Abort+0x224>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d036      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a6e      	ldr	r2, [pc, #440]	@ (8008cd0 <HAL_DMA_Abort+0x228>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d031      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a6d      	ldr	r2, [pc, #436]	@ (8008cd4 <HAL_DMA_Abort+0x22c>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d02c      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a6b      	ldr	r2, [pc, #428]	@ (8008cd8 <HAL_DMA_Abort+0x230>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d027      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a6a      	ldr	r2, [pc, #424]	@ (8008cdc <HAL_DMA_Abort+0x234>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d022      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a68      	ldr	r2, [pc, #416]	@ (8008ce0 <HAL_DMA_Abort+0x238>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d01d      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a67      	ldr	r2, [pc, #412]	@ (8008ce4 <HAL_DMA_Abort+0x23c>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d018      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a65      	ldr	r2, [pc, #404]	@ (8008ce8 <HAL_DMA_Abort+0x240>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d013      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a64      	ldr	r2, [pc, #400]	@ (8008cec <HAL_DMA_Abort+0x244>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d00e      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a62      	ldr	r2, [pc, #392]	@ (8008cf0 <HAL_DMA_Abort+0x248>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d009      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a61      	ldr	r2, [pc, #388]	@ (8008cf4 <HAL_DMA_Abort+0x24c>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d004      	beq.n	8008b7e <HAL_DMA_Abort+0xd6>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a5f      	ldr	r2, [pc, #380]	@ (8008cf8 <HAL_DMA_Abort+0x250>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d101      	bne.n	8008b82 <HAL_DMA_Abort+0xda>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e000      	b.n	8008b84 <HAL_DMA_Abort+0xdc>
 8008b82:	2300      	movs	r3, #0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d013      	beq.n	8008bb0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f022 021e 	bic.w	r2, r2, #30
 8008b96:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	695a      	ldr	r2, [r3, #20]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ba6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	617b      	str	r3, [r7, #20]
 8008bae:	e00a      	b.n	8008bc6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681a      	ldr	r2, [r3, #0]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f022 020e 	bic.w	r2, r2, #14
 8008bbe:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a3c      	ldr	r2, [pc, #240]	@ (8008cbc <HAL_DMA_Abort+0x214>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d072      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a3a      	ldr	r2, [pc, #232]	@ (8008cc0 <HAL_DMA_Abort+0x218>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d06d      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a39      	ldr	r2, [pc, #228]	@ (8008cc4 <HAL_DMA_Abort+0x21c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d068      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a37      	ldr	r2, [pc, #220]	@ (8008cc8 <HAL_DMA_Abort+0x220>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d063      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a36      	ldr	r2, [pc, #216]	@ (8008ccc <HAL_DMA_Abort+0x224>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d05e      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a34      	ldr	r2, [pc, #208]	@ (8008cd0 <HAL_DMA_Abort+0x228>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d059      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a33      	ldr	r2, [pc, #204]	@ (8008cd4 <HAL_DMA_Abort+0x22c>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d054      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a31      	ldr	r2, [pc, #196]	@ (8008cd8 <HAL_DMA_Abort+0x230>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d04f      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a30      	ldr	r2, [pc, #192]	@ (8008cdc <HAL_DMA_Abort+0x234>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d04a      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a2e      	ldr	r2, [pc, #184]	@ (8008ce0 <HAL_DMA_Abort+0x238>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d045      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a2d      	ldr	r2, [pc, #180]	@ (8008ce4 <HAL_DMA_Abort+0x23c>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d040      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a2b      	ldr	r2, [pc, #172]	@ (8008ce8 <HAL_DMA_Abort+0x240>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d03b      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a2a      	ldr	r2, [pc, #168]	@ (8008cec <HAL_DMA_Abort+0x244>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d036      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a28      	ldr	r2, [pc, #160]	@ (8008cf0 <HAL_DMA_Abort+0x248>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d031      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a27      	ldr	r2, [pc, #156]	@ (8008cf4 <HAL_DMA_Abort+0x24c>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d02c      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a25      	ldr	r2, [pc, #148]	@ (8008cf8 <HAL_DMA_Abort+0x250>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d027      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a24      	ldr	r2, [pc, #144]	@ (8008cfc <HAL_DMA_Abort+0x254>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d022      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a22      	ldr	r2, [pc, #136]	@ (8008d00 <HAL_DMA_Abort+0x258>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d01d      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a21      	ldr	r2, [pc, #132]	@ (8008d04 <HAL_DMA_Abort+0x25c>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d018      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a1f      	ldr	r2, [pc, #124]	@ (8008d08 <HAL_DMA_Abort+0x260>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d013      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a1e      	ldr	r2, [pc, #120]	@ (8008d0c <HAL_DMA_Abort+0x264>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d00e      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a1c      	ldr	r2, [pc, #112]	@ (8008d10 <HAL_DMA_Abort+0x268>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d009      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8008d14 <HAL_DMA_Abort+0x26c>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d004      	beq.n	8008cb6 <HAL_DMA_Abort+0x20e>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a19      	ldr	r2, [pc, #100]	@ (8008d18 <HAL_DMA_Abort+0x270>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d132      	bne.n	8008d1c <HAL_DMA_Abort+0x274>
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e031      	b.n	8008d1e <HAL_DMA_Abort+0x276>
 8008cba:	bf00      	nop
 8008cbc:	40020010 	.word	0x40020010
 8008cc0:	40020028 	.word	0x40020028
 8008cc4:	40020040 	.word	0x40020040
 8008cc8:	40020058 	.word	0x40020058
 8008ccc:	40020070 	.word	0x40020070
 8008cd0:	40020088 	.word	0x40020088
 8008cd4:	400200a0 	.word	0x400200a0
 8008cd8:	400200b8 	.word	0x400200b8
 8008cdc:	40020410 	.word	0x40020410
 8008ce0:	40020428 	.word	0x40020428
 8008ce4:	40020440 	.word	0x40020440
 8008ce8:	40020458 	.word	0x40020458
 8008cec:	40020470 	.word	0x40020470
 8008cf0:	40020488 	.word	0x40020488
 8008cf4:	400204a0 	.word	0x400204a0
 8008cf8:	400204b8 	.word	0x400204b8
 8008cfc:	58025408 	.word	0x58025408
 8008d00:	5802541c 	.word	0x5802541c
 8008d04:	58025430 	.word	0x58025430
 8008d08:	58025444 	.word	0x58025444
 8008d0c:	58025458 	.word	0x58025458
 8008d10:	5802546c 	.word	0x5802546c
 8008d14:	58025480 	.word	0x58025480
 8008d18:	58025494 	.word	0x58025494
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d007      	beq.n	8008d32 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d26:	681a      	ldr	r2, [r3, #0]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d30:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a6d      	ldr	r2, [pc, #436]	@ (8008eec <HAL_DMA_Abort+0x444>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d04a      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a6b      	ldr	r2, [pc, #428]	@ (8008ef0 <HAL_DMA_Abort+0x448>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d045      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a6a      	ldr	r2, [pc, #424]	@ (8008ef4 <HAL_DMA_Abort+0x44c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d040      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a68      	ldr	r2, [pc, #416]	@ (8008ef8 <HAL_DMA_Abort+0x450>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d03b      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a67      	ldr	r2, [pc, #412]	@ (8008efc <HAL_DMA_Abort+0x454>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d036      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a65      	ldr	r2, [pc, #404]	@ (8008f00 <HAL_DMA_Abort+0x458>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d031      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a64      	ldr	r2, [pc, #400]	@ (8008f04 <HAL_DMA_Abort+0x45c>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d02c      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a62      	ldr	r2, [pc, #392]	@ (8008f08 <HAL_DMA_Abort+0x460>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d027      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a61      	ldr	r2, [pc, #388]	@ (8008f0c <HAL_DMA_Abort+0x464>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d022      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a5f      	ldr	r2, [pc, #380]	@ (8008f10 <HAL_DMA_Abort+0x468>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d01d      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a5e      	ldr	r2, [pc, #376]	@ (8008f14 <HAL_DMA_Abort+0x46c>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d018      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a5c      	ldr	r2, [pc, #368]	@ (8008f18 <HAL_DMA_Abort+0x470>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d013      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a5b      	ldr	r2, [pc, #364]	@ (8008f1c <HAL_DMA_Abort+0x474>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d00e      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a59      	ldr	r2, [pc, #356]	@ (8008f20 <HAL_DMA_Abort+0x478>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d009      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a58      	ldr	r2, [pc, #352]	@ (8008f24 <HAL_DMA_Abort+0x47c>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d004      	beq.n	8008dd2 <HAL_DMA_Abort+0x32a>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a56      	ldr	r2, [pc, #344]	@ (8008f28 <HAL_DMA_Abort+0x480>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d108      	bne.n	8008de4 <HAL_DMA_Abort+0x33c>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f022 0201 	bic.w	r2, r2, #1
 8008de0:	601a      	str	r2, [r3, #0]
 8008de2:	e007      	b.n	8008df4 <HAL_DMA_Abort+0x34c>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f022 0201 	bic.w	r2, r2, #1
 8008df2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008df4:	e013      	b.n	8008e1e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008df6:	f7fc fea7 	bl	8005b48 <HAL_GetTick>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	1ad3      	subs	r3, r2, r3
 8008e00:	2b05      	cmp	r3, #5
 8008e02:	d90c      	bls.n	8008e1e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2220      	movs	r2, #32
 8008e08:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2203      	movs	r2, #3
 8008e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e12d      	b.n	800907a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 0301 	and.w	r3, r3, #1
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1e5      	bne.n	8008df6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a2f      	ldr	r2, [pc, #188]	@ (8008eec <HAL_DMA_Abort+0x444>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d04a      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a2d      	ldr	r2, [pc, #180]	@ (8008ef0 <HAL_DMA_Abort+0x448>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d045      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a2c      	ldr	r2, [pc, #176]	@ (8008ef4 <HAL_DMA_Abort+0x44c>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d040      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a2a      	ldr	r2, [pc, #168]	@ (8008ef8 <HAL_DMA_Abort+0x450>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d03b      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a29      	ldr	r2, [pc, #164]	@ (8008efc <HAL_DMA_Abort+0x454>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d036      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a27      	ldr	r2, [pc, #156]	@ (8008f00 <HAL_DMA_Abort+0x458>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d031      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a26      	ldr	r2, [pc, #152]	@ (8008f04 <HAL_DMA_Abort+0x45c>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d02c      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a24      	ldr	r2, [pc, #144]	@ (8008f08 <HAL_DMA_Abort+0x460>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d027      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a23      	ldr	r2, [pc, #140]	@ (8008f0c <HAL_DMA_Abort+0x464>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d022      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a21      	ldr	r2, [pc, #132]	@ (8008f10 <HAL_DMA_Abort+0x468>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d01d      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a20      	ldr	r2, [pc, #128]	@ (8008f14 <HAL_DMA_Abort+0x46c>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d018      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8008f18 <HAL_DMA_Abort+0x470>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d013      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8008f1c <HAL_DMA_Abort+0x474>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d00e      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8008f20 <HAL_DMA_Abort+0x478>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d009      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a1a      	ldr	r2, [pc, #104]	@ (8008f24 <HAL_DMA_Abort+0x47c>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d004      	beq.n	8008eca <HAL_DMA_Abort+0x422>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a18      	ldr	r2, [pc, #96]	@ (8008f28 <HAL_DMA_Abort+0x480>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d101      	bne.n	8008ece <HAL_DMA_Abort+0x426>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e000      	b.n	8008ed0 <HAL_DMA_Abort+0x428>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d02b      	beq.n	8008f2c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ed8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ede:	f003 031f 	and.w	r3, r3, #31
 8008ee2:	223f      	movs	r2, #63	@ 0x3f
 8008ee4:	409a      	lsls	r2, r3
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	609a      	str	r2, [r3, #8]
 8008eea:	e02a      	b.n	8008f42 <HAL_DMA_Abort+0x49a>
 8008eec:	40020010 	.word	0x40020010
 8008ef0:	40020028 	.word	0x40020028
 8008ef4:	40020040 	.word	0x40020040
 8008ef8:	40020058 	.word	0x40020058
 8008efc:	40020070 	.word	0x40020070
 8008f00:	40020088 	.word	0x40020088
 8008f04:	400200a0 	.word	0x400200a0
 8008f08:	400200b8 	.word	0x400200b8
 8008f0c:	40020410 	.word	0x40020410
 8008f10:	40020428 	.word	0x40020428
 8008f14:	40020440 	.word	0x40020440
 8008f18:	40020458 	.word	0x40020458
 8008f1c:	40020470 	.word	0x40020470
 8008f20:	40020488 	.word	0x40020488
 8008f24:	400204a0 	.word	0x400204a0
 8008f28:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f30:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f36:	f003 031f 	and.w	r3, r3, #31
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	409a      	lsls	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a4f      	ldr	r2, [pc, #316]	@ (8009084 <HAL_DMA_Abort+0x5dc>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d072      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a4d      	ldr	r2, [pc, #308]	@ (8009088 <HAL_DMA_Abort+0x5e0>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d06d      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a4c      	ldr	r2, [pc, #304]	@ (800908c <HAL_DMA_Abort+0x5e4>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d068      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a4a      	ldr	r2, [pc, #296]	@ (8009090 <HAL_DMA_Abort+0x5e8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d063      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a49      	ldr	r2, [pc, #292]	@ (8009094 <HAL_DMA_Abort+0x5ec>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d05e      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4a47      	ldr	r2, [pc, #284]	@ (8009098 <HAL_DMA_Abort+0x5f0>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d059      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a46      	ldr	r2, [pc, #280]	@ (800909c <HAL_DMA_Abort+0x5f4>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d054      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a44      	ldr	r2, [pc, #272]	@ (80090a0 <HAL_DMA_Abort+0x5f8>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d04f      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a43      	ldr	r2, [pc, #268]	@ (80090a4 <HAL_DMA_Abort+0x5fc>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d04a      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a41      	ldr	r2, [pc, #260]	@ (80090a8 <HAL_DMA_Abort+0x600>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d045      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a40      	ldr	r2, [pc, #256]	@ (80090ac <HAL_DMA_Abort+0x604>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d040      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a3e      	ldr	r2, [pc, #248]	@ (80090b0 <HAL_DMA_Abort+0x608>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d03b      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80090b4 <HAL_DMA_Abort+0x60c>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d036      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a3b      	ldr	r2, [pc, #236]	@ (80090b8 <HAL_DMA_Abort+0x610>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d031      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a3a      	ldr	r2, [pc, #232]	@ (80090bc <HAL_DMA_Abort+0x614>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d02c      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a38      	ldr	r2, [pc, #224]	@ (80090c0 <HAL_DMA_Abort+0x618>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d027      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a37      	ldr	r2, [pc, #220]	@ (80090c4 <HAL_DMA_Abort+0x61c>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d022      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a35      	ldr	r2, [pc, #212]	@ (80090c8 <HAL_DMA_Abort+0x620>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d01d      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a34      	ldr	r2, [pc, #208]	@ (80090cc <HAL_DMA_Abort+0x624>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d018      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a32      	ldr	r2, [pc, #200]	@ (80090d0 <HAL_DMA_Abort+0x628>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d013      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	4a31      	ldr	r2, [pc, #196]	@ (80090d4 <HAL_DMA_Abort+0x62c>)
 8009010:	4293      	cmp	r3, r2
 8009012:	d00e      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a2f      	ldr	r2, [pc, #188]	@ (80090d8 <HAL_DMA_Abort+0x630>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d009      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a2e      	ldr	r2, [pc, #184]	@ (80090dc <HAL_DMA_Abort+0x634>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d004      	beq.n	8009032 <HAL_DMA_Abort+0x58a>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a2c      	ldr	r2, [pc, #176]	@ (80090e0 <HAL_DMA_Abort+0x638>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d101      	bne.n	8009036 <HAL_DMA_Abort+0x58e>
 8009032:	2301      	movs	r3, #1
 8009034:	e000      	b.n	8009038 <HAL_DMA_Abort+0x590>
 8009036:	2300      	movs	r3, #0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d015      	beq.n	8009068 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009044:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800904a:	2b00      	cmp	r3, #0
 800904c:	d00c      	beq.n	8009068 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009058:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800905c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009066:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8009078:	2300      	movs	r3, #0
}
 800907a:	4618      	mov	r0, r3
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	40020010 	.word	0x40020010
 8009088:	40020028 	.word	0x40020028
 800908c:	40020040 	.word	0x40020040
 8009090:	40020058 	.word	0x40020058
 8009094:	40020070 	.word	0x40020070
 8009098:	40020088 	.word	0x40020088
 800909c:	400200a0 	.word	0x400200a0
 80090a0:	400200b8 	.word	0x400200b8
 80090a4:	40020410 	.word	0x40020410
 80090a8:	40020428 	.word	0x40020428
 80090ac:	40020440 	.word	0x40020440
 80090b0:	40020458 	.word	0x40020458
 80090b4:	40020470 	.word	0x40020470
 80090b8:	40020488 	.word	0x40020488
 80090bc:	400204a0 	.word	0x400204a0
 80090c0:	400204b8 	.word	0x400204b8
 80090c4:	58025408 	.word	0x58025408
 80090c8:	5802541c 	.word	0x5802541c
 80090cc:	58025430 	.word	0x58025430
 80090d0:	58025444 	.word	0x58025444
 80090d4:	58025458 	.word	0x58025458
 80090d8:	5802546c 	.word	0x5802546c
 80090dc:	58025480 	.word	0x58025480
 80090e0:	58025494 	.word	0x58025494

080090e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d101      	bne.n	80090f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e237      	b.n	8009566 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b02      	cmp	r3, #2
 8009100:	d004      	beq.n	800910c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2280      	movs	r2, #128	@ 0x80
 8009106:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	e22c      	b.n	8009566 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a5c      	ldr	r2, [pc, #368]	@ (8009284 <HAL_DMA_Abort_IT+0x1a0>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d04a      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a5b      	ldr	r2, [pc, #364]	@ (8009288 <HAL_DMA_Abort_IT+0x1a4>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d045      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a59      	ldr	r2, [pc, #356]	@ (800928c <HAL_DMA_Abort_IT+0x1a8>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d040      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a58      	ldr	r2, [pc, #352]	@ (8009290 <HAL_DMA_Abort_IT+0x1ac>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d03b      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a56      	ldr	r2, [pc, #344]	@ (8009294 <HAL_DMA_Abort_IT+0x1b0>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d036      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a55      	ldr	r2, [pc, #340]	@ (8009298 <HAL_DMA_Abort_IT+0x1b4>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d031      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a53      	ldr	r2, [pc, #332]	@ (800929c <HAL_DMA_Abort_IT+0x1b8>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d02c      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a52      	ldr	r2, [pc, #328]	@ (80092a0 <HAL_DMA_Abort_IT+0x1bc>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d027      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a50      	ldr	r2, [pc, #320]	@ (80092a4 <HAL_DMA_Abort_IT+0x1c0>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d022      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a4f      	ldr	r2, [pc, #316]	@ (80092a8 <HAL_DMA_Abort_IT+0x1c4>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d01d      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a4d      	ldr	r2, [pc, #308]	@ (80092ac <HAL_DMA_Abort_IT+0x1c8>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d018      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a4c      	ldr	r2, [pc, #304]	@ (80092b0 <HAL_DMA_Abort_IT+0x1cc>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d013      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a4a      	ldr	r2, [pc, #296]	@ (80092b4 <HAL_DMA_Abort_IT+0x1d0>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d00e      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a49      	ldr	r2, [pc, #292]	@ (80092b8 <HAL_DMA_Abort_IT+0x1d4>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d009      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a47      	ldr	r2, [pc, #284]	@ (80092bc <HAL_DMA_Abort_IT+0x1d8>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d004      	beq.n	80091ac <HAL_DMA_Abort_IT+0xc8>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a46      	ldr	r2, [pc, #280]	@ (80092c0 <HAL_DMA_Abort_IT+0x1dc>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d101      	bne.n	80091b0 <HAL_DMA_Abort_IT+0xcc>
 80091ac:	2301      	movs	r3, #1
 80091ae:	e000      	b.n	80091b2 <HAL_DMA_Abort_IT+0xce>
 80091b0:	2300      	movs	r3, #0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 8086 	beq.w	80092c4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2204      	movs	r2, #4
 80091bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a2f      	ldr	r2, [pc, #188]	@ (8009284 <HAL_DMA_Abort_IT+0x1a0>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d04a      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a2e      	ldr	r2, [pc, #184]	@ (8009288 <HAL_DMA_Abort_IT+0x1a4>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d045      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a2c      	ldr	r2, [pc, #176]	@ (800928c <HAL_DMA_Abort_IT+0x1a8>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d040      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a2b      	ldr	r2, [pc, #172]	@ (8009290 <HAL_DMA_Abort_IT+0x1ac>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d03b      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a29      	ldr	r2, [pc, #164]	@ (8009294 <HAL_DMA_Abort_IT+0x1b0>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d036      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a28      	ldr	r2, [pc, #160]	@ (8009298 <HAL_DMA_Abort_IT+0x1b4>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d031      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a26      	ldr	r2, [pc, #152]	@ (800929c <HAL_DMA_Abort_IT+0x1b8>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d02c      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a25      	ldr	r2, [pc, #148]	@ (80092a0 <HAL_DMA_Abort_IT+0x1bc>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d027      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a23      	ldr	r2, [pc, #140]	@ (80092a4 <HAL_DMA_Abort_IT+0x1c0>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d022      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a22      	ldr	r2, [pc, #136]	@ (80092a8 <HAL_DMA_Abort_IT+0x1c4>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d01d      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a20      	ldr	r2, [pc, #128]	@ (80092ac <HAL_DMA_Abort_IT+0x1c8>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d018      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a1f      	ldr	r2, [pc, #124]	@ (80092b0 <HAL_DMA_Abort_IT+0x1cc>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d013      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a1d      	ldr	r2, [pc, #116]	@ (80092b4 <HAL_DMA_Abort_IT+0x1d0>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d00e      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a1c      	ldr	r2, [pc, #112]	@ (80092b8 <HAL_DMA_Abort_IT+0x1d4>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d009      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a1a      	ldr	r2, [pc, #104]	@ (80092bc <HAL_DMA_Abort_IT+0x1d8>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d004      	beq.n	8009260 <HAL_DMA_Abort_IT+0x17c>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a19      	ldr	r2, [pc, #100]	@ (80092c0 <HAL_DMA_Abort_IT+0x1dc>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d108      	bne.n	8009272 <HAL_DMA_Abort_IT+0x18e>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f022 0201 	bic.w	r2, r2, #1
 800926e:	601a      	str	r2, [r3, #0]
 8009270:	e178      	b.n	8009564 <HAL_DMA_Abort_IT+0x480>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f022 0201 	bic.w	r2, r2, #1
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	e16f      	b.n	8009564 <HAL_DMA_Abort_IT+0x480>
 8009284:	40020010 	.word	0x40020010
 8009288:	40020028 	.word	0x40020028
 800928c:	40020040 	.word	0x40020040
 8009290:	40020058 	.word	0x40020058
 8009294:	40020070 	.word	0x40020070
 8009298:	40020088 	.word	0x40020088
 800929c:	400200a0 	.word	0x400200a0
 80092a0:	400200b8 	.word	0x400200b8
 80092a4:	40020410 	.word	0x40020410
 80092a8:	40020428 	.word	0x40020428
 80092ac:	40020440 	.word	0x40020440
 80092b0:	40020458 	.word	0x40020458
 80092b4:	40020470 	.word	0x40020470
 80092b8:	40020488 	.word	0x40020488
 80092bc:	400204a0 	.word	0x400204a0
 80092c0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f022 020e 	bic.w	r2, r2, #14
 80092d2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a6c      	ldr	r2, [pc, #432]	@ (800948c <HAL_DMA_Abort_IT+0x3a8>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d04a      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a6b      	ldr	r2, [pc, #428]	@ (8009490 <HAL_DMA_Abort_IT+0x3ac>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d045      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a69      	ldr	r2, [pc, #420]	@ (8009494 <HAL_DMA_Abort_IT+0x3b0>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d040      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a68      	ldr	r2, [pc, #416]	@ (8009498 <HAL_DMA_Abort_IT+0x3b4>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d03b      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a66      	ldr	r2, [pc, #408]	@ (800949c <HAL_DMA_Abort_IT+0x3b8>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d036      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a65      	ldr	r2, [pc, #404]	@ (80094a0 <HAL_DMA_Abort_IT+0x3bc>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d031      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a63      	ldr	r2, [pc, #396]	@ (80094a4 <HAL_DMA_Abort_IT+0x3c0>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d02c      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	4a62      	ldr	r2, [pc, #392]	@ (80094a8 <HAL_DMA_Abort_IT+0x3c4>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d027      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a60      	ldr	r2, [pc, #384]	@ (80094ac <HAL_DMA_Abort_IT+0x3c8>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d022      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a5f      	ldr	r2, [pc, #380]	@ (80094b0 <HAL_DMA_Abort_IT+0x3cc>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d01d      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a5d      	ldr	r2, [pc, #372]	@ (80094b4 <HAL_DMA_Abort_IT+0x3d0>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d018      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a5c      	ldr	r2, [pc, #368]	@ (80094b8 <HAL_DMA_Abort_IT+0x3d4>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d013      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a5a      	ldr	r2, [pc, #360]	@ (80094bc <HAL_DMA_Abort_IT+0x3d8>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d00e      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a59      	ldr	r2, [pc, #356]	@ (80094c0 <HAL_DMA_Abort_IT+0x3dc>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d009      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a57      	ldr	r2, [pc, #348]	@ (80094c4 <HAL_DMA_Abort_IT+0x3e0>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d004      	beq.n	8009374 <HAL_DMA_Abort_IT+0x290>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a56      	ldr	r2, [pc, #344]	@ (80094c8 <HAL_DMA_Abort_IT+0x3e4>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d108      	bne.n	8009386 <HAL_DMA_Abort_IT+0x2a2>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f022 0201 	bic.w	r2, r2, #1
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	e007      	b.n	8009396 <HAL_DMA_Abort_IT+0x2b2>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f022 0201 	bic.w	r2, r2, #1
 8009394:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a3c      	ldr	r2, [pc, #240]	@ (800948c <HAL_DMA_Abort_IT+0x3a8>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d072      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a3a      	ldr	r2, [pc, #232]	@ (8009490 <HAL_DMA_Abort_IT+0x3ac>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d06d      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a39      	ldr	r2, [pc, #228]	@ (8009494 <HAL_DMA_Abort_IT+0x3b0>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d068      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	4a37      	ldr	r2, [pc, #220]	@ (8009498 <HAL_DMA_Abort_IT+0x3b4>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d063      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4a36      	ldr	r2, [pc, #216]	@ (800949c <HAL_DMA_Abort_IT+0x3b8>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d05e      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a34      	ldr	r2, [pc, #208]	@ (80094a0 <HAL_DMA_Abort_IT+0x3bc>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d059      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a33      	ldr	r2, [pc, #204]	@ (80094a4 <HAL_DMA_Abort_IT+0x3c0>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d054      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a31      	ldr	r2, [pc, #196]	@ (80094a8 <HAL_DMA_Abort_IT+0x3c4>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d04f      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4a30      	ldr	r2, [pc, #192]	@ (80094ac <HAL_DMA_Abort_IT+0x3c8>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d04a      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a2e      	ldr	r2, [pc, #184]	@ (80094b0 <HAL_DMA_Abort_IT+0x3cc>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d045      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a2d      	ldr	r2, [pc, #180]	@ (80094b4 <HAL_DMA_Abort_IT+0x3d0>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d040      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a2b      	ldr	r2, [pc, #172]	@ (80094b8 <HAL_DMA_Abort_IT+0x3d4>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d03b      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a2a      	ldr	r2, [pc, #168]	@ (80094bc <HAL_DMA_Abort_IT+0x3d8>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d036      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a28      	ldr	r2, [pc, #160]	@ (80094c0 <HAL_DMA_Abort_IT+0x3dc>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d031      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a27      	ldr	r2, [pc, #156]	@ (80094c4 <HAL_DMA_Abort_IT+0x3e0>)
 8009428:	4293      	cmp	r3, r2
 800942a:	d02c      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a25      	ldr	r2, [pc, #148]	@ (80094c8 <HAL_DMA_Abort_IT+0x3e4>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d027      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	4a24      	ldr	r2, [pc, #144]	@ (80094cc <HAL_DMA_Abort_IT+0x3e8>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d022      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a22      	ldr	r2, [pc, #136]	@ (80094d0 <HAL_DMA_Abort_IT+0x3ec>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d01d      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a21      	ldr	r2, [pc, #132]	@ (80094d4 <HAL_DMA_Abort_IT+0x3f0>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d018      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a1f      	ldr	r2, [pc, #124]	@ (80094d8 <HAL_DMA_Abort_IT+0x3f4>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d013      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a1e      	ldr	r2, [pc, #120]	@ (80094dc <HAL_DMA_Abort_IT+0x3f8>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d00e      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a1c      	ldr	r2, [pc, #112]	@ (80094e0 <HAL_DMA_Abort_IT+0x3fc>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d009      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a1b      	ldr	r2, [pc, #108]	@ (80094e4 <HAL_DMA_Abort_IT+0x400>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d004      	beq.n	8009486 <HAL_DMA_Abort_IT+0x3a2>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a19      	ldr	r2, [pc, #100]	@ (80094e8 <HAL_DMA_Abort_IT+0x404>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d132      	bne.n	80094ec <HAL_DMA_Abort_IT+0x408>
 8009486:	2301      	movs	r3, #1
 8009488:	e031      	b.n	80094ee <HAL_DMA_Abort_IT+0x40a>
 800948a:	bf00      	nop
 800948c:	40020010 	.word	0x40020010
 8009490:	40020028 	.word	0x40020028
 8009494:	40020040 	.word	0x40020040
 8009498:	40020058 	.word	0x40020058
 800949c:	40020070 	.word	0x40020070
 80094a0:	40020088 	.word	0x40020088
 80094a4:	400200a0 	.word	0x400200a0
 80094a8:	400200b8 	.word	0x400200b8
 80094ac:	40020410 	.word	0x40020410
 80094b0:	40020428 	.word	0x40020428
 80094b4:	40020440 	.word	0x40020440
 80094b8:	40020458 	.word	0x40020458
 80094bc:	40020470 	.word	0x40020470
 80094c0:	40020488 	.word	0x40020488
 80094c4:	400204a0 	.word	0x400204a0
 80094c8:	400204b8 	.word	0x400204b8
 80094cc:	58025408 	.word	0x58025408
 80094d0:	5802541c 	.word	0x5802541c
 80094d4:	58025430 	.word	0x58025430
 80094d8:	58025444 	.word	0x58025444
 80094dc:	58025458 	.word	0x58025458
 80094e0:	5802546c 	.word	0x5802546c
 80094e4:	58025480 	.word	0x58025480
 80094e8:	58025494 	.word	0x58025494
 80094ec:	2300      	movs	r3, #0
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d028      	beq.n	8009544 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094f6:	681a      	ldr	r2, [r3, #0]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009500:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009506:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800950c:	f003 031f 	and.w	r3, r3, #31
 8009510:	2201      	movs	r2, #1
 8009512:	409a      	lsls	r2, r3
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009520:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00c      	beq.n	8009544 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009534:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009538:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009542:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009558:	2b00      	cmp	r3, #0
 800955a:	d003      	beq.n	8009564 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	3710      	adds	r7, #16
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop

08009570 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b08a      	sub	sp, #40	@ 0x28
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009578:	2300      	movs	r3, #0
 800957a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800957c:	4b67      	ldr	r3, [pc, #412]	@ (800971c <HAL_DMA_IRQHandler+0x1ac>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a67      	ldr	r2, [pc, #412]	@ (8009720 <HAL_DMA_IRQHandler+0x1b0>)
 8009582:	fba2 2303 	umull	r2, r3, r2, r3
 8009586:	0a9b      	lsrs	r3, r3, #10
 8009588:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800958e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009594:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8009596:	6a3b      	ldr	r3, [r7, #32]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a5f      	ldr	r2, [pc, #380]	@ (8009724 <HAL_DMA_IRQHandler+0x1b4>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d04a      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a5d      	ldr	r2, [pc, #372]	@ (8009728 <HAL_DMA_IRQHandler+0x1b8>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d045      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a5c      	ldr	r2, [pc, #368]	@ (800972c <HAL_DMA_IRQHandler+0x1bc>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d040      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a5a      	ldr	r2, [pc, #360]	@ (8009730 <HAL_DMA_IRQHandler+0x1c0>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d03b      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a59      	ldr	r2, [pc, #356]	@ (8009734 <HAL_DMA_IRQHandler+0x1c4>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d036      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4a57      	ldr	r2, [pc, #348]	@ (8009738 <HAL_DMA_IRQHandler+0x1c8>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d031      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4a56      	ldr	r2, [pc, #344]	@ (800973c <HAL_DMA_IRQHandler+0x1cc>)
 80095e4:	4293      	cmp	r3, r2
 80095e6:	d02c      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a54      	ldr	r2, [pc, #336]	@ (8009740 <HAL_DMA_IRQHandler+0x1d0>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d027      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a53      	ldr	r2, [pc, #332]	@ (8009744 <HAL_DMA_IRQHandler+0x1d4>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d022      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a51      	ldr	r2, [pc, #324]	@ (8009748 <HAL_DMA_IRQHandler+0x1d8>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d01d      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a50      	ldr	r2, [pc, #320]	@ (800974c <HAL_DMA_IRQHandler+0x1dc>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d018      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a4e      	ldr	r2, [pc, #312]	@ (8009750 <HAL_DMA_IRQHandler+0x1e0>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d013      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a4d      	ldr	r2, [pc, #308]	@ (8009754 <HAL_DMA_IRQHandler+0x1e4>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d00e      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a4b      	ldr	r2, [pc, #300]	@ (8009758 <HAL_DMA_IRQHandler+0x1e8>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d009      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a4a      	ldr	r2, [pc, #296]	@ (800975c <HAL_DMA_IRQHandler+0x1ec>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d004      	beq.n	8009642 <HAL_DMA_IRQHandler+0xd2>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a48      	ldr	r2, [pc, #288]	@ (8009760 <HAL_DMA_IRQHandler+0x1f0>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d101      	bne.n	8009646 <HAL_DMA_IRQHandler+0xd6>
 8009642:	2301      	movs	r3, #1
 8009644:	e000      	b.n	8009648 <HAL_DMA_IRQHandler+0xd8>
 8009646:	2300      	movs	r3, #0
 8009648:	2b00      	cmp	r3, #0
 800964a:	f000 842b 	beq.w	8009ea4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009652:	f003 031f 	and.w	r3, r3, #31
 8009656:	2208      	movs	r2, #8
 8009658:	409a      	lsls	r2, r3
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	4013      	ands	r3, r2
 800965e:	2b00      	cmp	r3, #0
 8009660:	f000 80a2 	beq.w	80097a8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a2e      	ldr	r2, [pc, #184]	@ (8009724 <HAL_DMA_IRQHandler+0x1b4>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d04a      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a2d      	ldr	r2, [pc, #180]	@ (8009728 <HAL_DMA_IRQHandler+0x1b8>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d045      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a2b      	ldr	r2, [pc, #172]	@ (800972c <HAL_DMA_IRQHandler+0x1bc>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d040      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a2a      	ldr	r2, [pc, #168]	@ (8009730 <HAL_DMA_IRQHandler+0x1c0>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d03b      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a28      	ldr	r2, [pc, #160]	@ (8009734 <HAL_DMA_IRQHandler+0x1c4>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d036      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a27      	ldr	r2, [pc, #156]	@ (8009738 <HAL_DMA_IRQHandler+0x1c8>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d031      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a25      	ldr	r2, [pc, #148]	@ (800973c <HAL_DMA_IRQHandler+0x1cc>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d02c      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a24      	ldr	r2, [pc, #144]	@ (8009740 <HAL_DMA_IRQHandler+0x1d0>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d027      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a22      	ldr	r2, [pc, #136]	@ (8009744 <HAL_DMA_IRQHandler+0x1d4>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d022      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a21      	ldr	r2, [pc, #132]	@ (8009748 <HAL_DMA_IRQHandler+0x1d8>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d01d      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a1f      	ldr	r2, [pc, #124]	@ (800974c <HAL_DMA_IRQHandler+0x1dc>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d018      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a1e      	ldr	r2, [pc, #120]	@ (8009750 <HAL_DMA_IRQHandler+0x1e0>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d013      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a1c      	ldr	r2, [pc, #112]	@ (8009754 <HAL_DMA_IRQHandler+0x1e4>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d00e      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a1b      	ldr	r2, [pc, #108]	@ (8009758 <HAL_DMA_IRQHandler+0x1e8>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d009      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a19      	ldr	r2, [pc, #100]	@ (800975c <HAL_DMA_IRQHandler+0x1ec>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d004      	beq.n	8009704 <HAL_DMA_IRQHandler+0x194>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a18      	ldr	r2, [pc, #96]	@ (8009760 <HAL_DMA_IRQHandler+0x1f0>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d12f      	bne.n	8009764 <HAL_DMA_IRQHandler+0x1f4>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f003 0304 	and.w	r3, r3, #4
 800970e:	2b00      	cmp	r3, #0
 8009710:	bf14      	ite	ne
 8009712:	2301      	movne	r3, #1
 8009714:	2300      	moveq	r3, #0
 8009716:	b2db      	uxtb	r3, r3
 8009718:	e02e      	b.n	8009778 <HAL_DMA_IRQHandler+0x208>
 800971a:	bf00      	nop
 800971c:	24000000 	.word	0x24000000
 8009720:	1b4e81b5 	.word	0x1b4e81b5
 8009724:	40020010 	.word	0x40020010
 8009728:	40020028 	.word	0x40020028
 800972c:	40020040 	.word	0x40020040
 8009730:	40020058 	.word	0x40020058
 8009734:	40020070 	.word	0x40020070
 8009738:	40020088 	.word	0x40020088
 800973c:	400200a0 	.word	0x400200a0
 8009740:	400200b8 	.word	0x400200b8
 8009744:	40020410 	.word	0x40020410
 8009748:	40020428 	.word	0x40020428
 800974c:	40020440 	.word	0x40020440
 8009750:	40020458 	.word	0x40020458
 8009754:	40020470 	.word	0x40020470
 8009758:	40020488 	.word	0x40020488
 800975c:	400204a0 	.word	0x400204a0
 8009760:	400204b8 	.word	0x400204b8
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f003 0308 	and.w	r3, r3, #8
 800976e:	2b00      	cmp	r3, #0
 8009770:	bf14      	ite	ne
 8009772:	2301      	movne	r3, #1
 8009774:	2300      	moveq	r3, #0
 8009776:	b2db      	uxtb	r3, r3
 8009778:	2b00      	cmp	r3, #0
 800977a:	d015      	beq.n	80097a8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f022 0204 	bic.w	r2, r2, #4
 800978a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009790:	f003 031f 	and.w	r3, r3, #31
 8009794:	2208      	movs	r2, #8
 8009796:	409a      	lsls	r2, r3
 8009798:	6a3b      	ldr	r3, [r7, #32]
 800979a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097a0:	f043 0201 	orr.w	r2, r3, #1
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ac:	f003 031f 	and.w	r3, r3, #31
 80097b0:	69ba      	ldr	r2, [r7, #24]
 80097b2:	fa22 f303 	lsr.w	r3, r2, r3
 80097b6:	f003 0301 	and.w	r3, r3, #1
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d06e      	beq.n	800989c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a69      	ldr	r2, [pc, #420]	@ (8009968 <HAL_DMA_IRQHandler+0x3f8>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d04a      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a67      	ldr	r2, [pc, #412]	@ (800996c <HAL_DMA_IRQHandler+0x3fc>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d045      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a66      	ldr	r2, [pc, #408]	@ (8009970 <HAL_DMA_IRQHandler+0x400>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d040      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a64      	ldr	r2, [pc, #400]	@ (8009974 <HAL_DMA_IRQHandler+0x404>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d03b      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a63      	ldr	r2, [pc, #396]	@ (8009978 <HAL_DMA_IRQHandler+0x408>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d036      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a61      	ldr	r2, [pc, #388]	@ (800997c <HAL_DMA_IRQHandler+0x40c>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d031      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a60      	ldr	r2, [pc, #384]	@ (8009980 <HAL_DMA_IRQHandler+0x410>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d02c      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a5e      	ldr	r2, [pc, #376]	@ (8009984 <HAL_DMA_IRQHandler+0x414>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d027      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a5d      	ldr	r2, [pc, #372]	@ (8009988 <HAL_DMA_IRQHandler+0x418>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d022      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a5b      	ldr	r2, [pc, #364]	@ (800998c <HAL_DMA_IRQHandler+0x41c>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d01d      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4a5a      	ldr	r2, [pc, #360]	@ (8009990 <HAL_DMA_IRQHandler+0x420>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d018      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4a58      	ldr	r2, [pc, #352]	@ (8009994 <HAL_DMA_IRQHandler+0x424>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d013      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a57      	ldr	r2, [pc, #348]	@ (8009998 <HAL_DMA_IRQHandler+0x428>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d00e      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a55      	ldr	r2, [pc, #340]	@ (800999c <HAL_DMA_IRQHandler+0x42c>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d009      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a54      	ldr	r2, [pc, #336]	@ (80099a0 <HAL_DMA_IRQHandler+0x430>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d004      	beq.n	800985e <HAL_DMA_IRQHandler+0x2ee>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a52      	ldr	r2, [pc, #328]	@ (80099a4 <HAL_DMA_IRQHandler+0x434>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d10a      	bne.n	8009874 <HAL_DMA_IRQHandler+0x304>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	695b      	ldr	r3, [r3, #20]
 8009864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009868:	2b00      	cmp	r3, #0
 800986a:	bf14      	ite	ne
 800986c:	2301      	movne	r3, #1
 800986e:	2300      	moveq	r3, #0
 8009870:	b2db      	uxtb	r3, r3
 8009872:	e003      	b.n	800987c <HAL_DMA_IRQHandler+0x30c>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	2300      	movs	r3, #0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00d      	beq.n	800989c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009884:	f003 031f 	and.w	r3, r3, #31
 8009888:	2201      	movs	r2, #1
 800988a:	409a      	lsls	r2, r3
 800988c:	6a3b      	ldr	r3, [r7, #32]
 800988e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009894:	f043 0202 	orr.w	r2, r3, #2
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098a0:	f003 031f 	and.w	r3, r3, #31
 80098a4:	2204      	movs	r2, #4
 80098a6:	409a      	lsls	r2, r3
 80098a8:	69bb      	ldr	r3, [r7, #24]
 80098aa:	4013      	ands	r3, r2
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	f000 808f 	beq.w	80099d0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a2c      	ldr	r2, [pc, #176]	@ (8009968 <HAL_DMA_IRQHandler+0x3f8>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d04a      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a2a      	ldr	r2, [pc, #168]	@ (800996c <HAL_DMA_IRQHandler+0x3fc>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d045      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a29      	ldr	r2, [pc, #164]	@ (8009970 <HAL_DMA_IRQHandler+0x400>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d040      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a27      	ldr	r2, [pc, #156]	@ (8009974 <HAL_DMA_IRQHandler+0x404>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d03b      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a26      	ldr	r2, [pc, #152]	@ (8009978 <HAL_DMA_IRQHandler+0x408>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d036      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a24      	ldr	r2, [pc, #144]	@ (800997c <HAL_DMA_IRQHandler+0x40c>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d031      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a23      	ldr	r2, [pc, #140]	@ (8009980 <HAL_DMA_IRQHandler+0x410>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d02c      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a21      	ldr	r2, [pc, #132]	@ (8009984 <HAL_DMA_IRQHandler+0x414>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d027      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a20      	ldr	r2, [pc, #128]	@ (8009988 <HAL_DMA_IRQHandler+0x418>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d022      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	4a1e      	ldr	r2, [pc, #120]	@ (800998c <HAL_DMA_IRQHandler+0x41c>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d01d      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a1d      	ldr	r2, [pc, #116]	@ (8009990 <HAL_DMA_IRQHandler+0x420>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d018      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a1b      	ldr	r2, [pc, #108]	@ (8009994 <HAL_DMA_IRQHandler+0x424>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d013      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a1a      	ldr	r2, [pc, #104]	@ (8009998 <HAL_DMA_IRQHandler+0x428>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d00e      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a18      	ldr	r2, [pc, #96]	@ (800999c <HAL_DMA_IRQHandler+0x42c>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d009      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a17      	ldr	r2, [pc, #92]	@ (80099a0 <HAL_DMA_IRQHandler+0x430>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d004      	beq.n	8009952 <HAL_DMA_IRQHandler+0x3e2>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a15      	ldr	r2, [pc, #84]	@ (80099a4 <HAL_DMA_IRQHandler+0x434>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d12a      	bne.n	80099a8 <HAL_DMA_IRQHandler+0x438>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f003 0302 	and.w	r3, r3, #2
 800995c:	2b00      	cmp	r3, #0
 800995e:	bf14      	ite	ne
 8009960:	2301      	movne	r3, #1
 8009962:	2300      	moveq	r3, #0
 8009964:	b2db      	uxtb	r3, r3
 8009966:	e023      	b.n	80099b0 <HAL_DMA_IRQHandler+0x440>
 8009968:	40020010 	.word	0x40020010
 800996c:	40020028 	.word	0x40020028
 8009970:	40020040 	.word	0x40020040
 8009974:	40020058 	.word	0x40020058
 8009978:	40020070 	.word	0x40020070
 800997c:	40020088 	.word	0x40020088
 8009980:	400200a0 	.word	0x400200a0
 8009984:	400200b8 	.word	0x400200b8
 8009988:	40020410 	.word	0x40020410
 800998c:	40020428 	.word	0x40020428
 8009990:	40020440 	.word	0x40020440
 8009994:	40020458 	.word	0x40020458
 8009998:	40020470 	.word	0x40020470
 800999c:	40020488 	.word	0x40020488
 80099a0:	400204a0 	.word	0x400204a0
 80099a4:	400204b8 	.word	0x400204b8
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2300      	movs	r3, #0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00d      	beq.n	80099d0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099b8:	f003 031f 	and.w	r3, r3, #31
 80099bc:	2204      	movs	r2, #4
 80099be:	409a      	lsls	r2, r3
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099c8:	f043 0204 	orr.w	r2, r3, #4
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099d4:	f003 031f 	and.w	r3, r3, #31
 80099d8:	2210      	movs	r2, #16
 80099da:	409a      	lsls	r2, r3
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	4013      	ands	r3, r2
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	f000 80a6 	beq.w	8009b32 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a85      	ldr	r2, [pc, #532]	@ (8009c00 <HAL_DMA_IRQHandler+0x690>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d04a      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a83      	ldr	r2, [pc, #524]	@ (8009c04 <HAL_DMA_IRQHandler+0x694>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d045      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a82      	ldr	r2, [pc, #520]	@ (8009c08 <HAL_DMA_IRQHandler+0x698>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d040      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a80      	ldr	r2, [pc, #512]	@ (8009c0c <HAL_DMA_IRQHandler+0x69c>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d03b      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a7f      	ldr	r2, [pc, #508]	@ (8009c10 <HAL_DMA_IRQHandler+0x6a0>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d036      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a7d      	ldr	r2, [pc, #500]	@ (8009c14 <HAL_DMA_IRQHandler+0x6a4>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d031      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a7c      	ldr	r2, [pc, #496]	@ (8009c18 <HAL_DMA_IRQHandler+0x6a8>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d02c      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a7a      	ldr	r2, [pc, #488]	@ (8009c1c <HAL_DMA_IRQHandler+0x6ac>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d027      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a79      	ldr	r2, [pc, #484]	@ (8009c20 <HAL_DMA_IRQHandler+0x6b0>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d022      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a77      	ldr	r2, [pc, #476]	@ (8009c24 <HAL_DMA_IRQHandler+0x6b4>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d01d      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a76      	ldr	r2, [pc, #472]	@ (8009c28 <HAL_DMA_IRQHandler+0x6b8>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d018      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a74      	ldr	r2, [pc, #464]	@ (8009c2c <HAL_DMA_IRQHandler+0x6bc>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d013      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a73      	ldr	r2, [pc, #460]	@ (8009c30 <HAL_DMA_IRQHandler+0x6c0>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d00e      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a71      	ldr	r2, [pc, #452]	@ (8009c34 <HAL_DMA_IRQHandler+0x6c4>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d009      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a70      	ldr	r2, [pc, #448]	@ (8009c38 <HAL_DMA_IRQHandler+0x6c8>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d004      	beq.n	8009a86 <HAL_DMA_IRQHandler+0x516>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a6e      	ldr	r2, [pc, #440]	@ (8009c3c <HAL_DMA_IRQHandler+0x6cc>)
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d10a      	bne.n	8009a9c <HAL_DMA_IRQHandler+0x52c>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0308 	and.w	r3, r3, #8
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	bf14      	ite	ne
 8009a94:	2301      	movne	r3, #1
 8009a96:	2300      	moveq	r3, #0
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	e009      	b.n	8009ab0 <HAL_DMA_IRQHandler+0x540>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0304 	and.w	r3, r3, #4
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	bf14      	ite	ne
 8009aaa:	2301      	movne	r3, #1
 8009aac:	2300      	moveq	r3, #0
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d03e      	beq.n	8009b32 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ab8:	f003 031f 	and.w	r3, r3, #31
 8009abc:	2210      	movs	r2, #16
 8009abe:	409a      	lsls	r2, r3
 8009ac0:	6a3b      	ldr	r3, [r7, #32]
 8009ac2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d018      	beq.n	8009b04 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d108      	bne.n	8009af2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d024      	beq.n	8009b32 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	4798      	blx	r3
 8009af0:	e01f      	b.n	8009b32 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d01b      	beq.n	8009b32 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	4798      	blx	r3
 8009b02:	e016      	b.n	8009b32 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d107      	bne.n	8009b22 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	681a      	ldr	r2, [r3, #0]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f022 0208 	bic.w	r2, r2, #8
 8009b20:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b36:	f003 031f 	and.w	r3, r3, #31
 8009b3a:	2220      	movs	r2, #32
 8009b3c:	409a      	lsls	r2, r3
 8009b3e:	69bb      	ldr	r3, [r7, #24]
 8009b40:	4013      	ands	r3, r2
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	f000 8110 	beq.w	8009d68 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a2c      	ldr	r2, [pc, #176]	@ (8009c00 <HAL_DMA_IRQHandler+0x690>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d04a      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a2b      	ldr	r2, [pc, #172]	@ (8009c04 <HAL_DMA_IRQHandler+0x694>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d045      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a29      	ldr	r2, [pc, #164]	@ (8009c08 <HAL_DMA_IRQHandler+0x698>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d040      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a28      	ldr	r2, [pc, #160]	@ (8009c0c <HAL_DMA_IRQHandler+0x69c>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d03b      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a26      	ldr	r2, [pc, #152]	@ (8009c10 <HAL_DMA_IRQHandler+0x6a0>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d036      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a25      	ldr	r2, [pc, #148]	@ (8009c14 <HAL_DMA_IRQHandler+0x6a4>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d031      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a23      	ldr	r2, [pc, #140]	@ (8009c18 <HAL_DMA_IRQHandler+0x6a8>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d02c      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a22      	ldr	r2, [pc, #136]	@ (8009c1c <HAL_DMA_IRQHandler+0x6ac>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d027      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a20      	ldr	r2, [pc, #128]	@ (8009c20 <HAL_DMA_IRQHandler+0x6b0>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d022      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8009c24 <HAL_DMA_IRQHandler+0x6b4>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d01d      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8009c28 <HAL_DMA_IRQHandler+0x6b8>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d018      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a1c      	ldr	r2, [pc, #112]	@ (8009c2c <HAL_DMA_IRQHandler+0x6bc>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d013      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a1a      	ldr	r2, [pc, #104]	@ (8009c30 <HAL_DMA_IRQHandler+0x6c0>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d00e      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a19      	ldr	r2, [pc, #100]	@ (8009c34 <HAL_DMA_IRQHandler+0x6c4>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d009      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a17      	ldr	r2, [pc, #92]	@ (8009c38 <HAL_DMA_IRQHandler+0x6c8>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d004      	beq.n	8009be8 <HAL_DMA_IRQHandler+0x678>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a16      	ldr	r2, [pc, #88]	@ (8009c3c <HAL_DMA_IRQHandler+0x6cc>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d12b      	bne.n	8009c40 <HAL_DMA_IRQHandler+0x6d0>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f003 0310 	and.w	r3, r3, #16
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	bf14      	ite	ne
 8009bf6:	2301      	movne	r3, #1
 8009bf8:	2300      	moveq	r3, #0
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	e02a      	b.n	8009c54 <HAL_DMA_IRQHandler+0x6e4>
 8009bfe:	bf00      	nop
 8009c00:	40020010 	.word	0x40020010
 8009c04:	40020028 	.word	0x40020028
 8009c08:	40020040 	.word	0x40020040
 8009c0c:	40020058 	.word	0x40020058
 8009c10:	40020070 	.word	0x40020070
 8009c14:	40020088 	.word	0x40020088
 8009c18:	400200a0 	.word	0x400200a0
 8009c1c:	400200b8 	.word	0x400200b8
 8009c20:	40020410 	.word	0x40020410
 8009c24:	40020428 	.word	0x40020428
 8009c28:	40020440 	.word	0x40020440
 8009c2c:	40020458 	.word	0x40020458
 8009c30:	40020470 	.word	0x40020470
 8009c34:	40020488 	.word	0x40020488
 8009c38:	400204a0 	.word	0x400204a0
 8009c3c:	400204b8 	.word	0x400204b8
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f003 0302 	and.w	r3, r3, #2
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	bf14      	ite	ne
 8009c4e:	2301      	movne	r3, #1
 8009c50:	2300      	moveq	r3, #0
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	f000 8087 	beq.w	8009d68 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c5e:	f003 031f 	and.w	r3, r3, #31
 8009c62:	2220      	movs	r2, #32
 8009c64:	409a      	lsls	r2, r3
 8009c66:	6a3b      	ldr	r3, [r7, #32]
 8009c68:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	2b04      	cmp	r3, #4
 8009c74:	d139      	bne.n	8009cea <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f022 0216 	bic.w	r2, r2, #22
 8009c84:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	695a      	ldr	r2, [r3, #20]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c94:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d103      	bne.n	8009ca6 <HAL_DMA_IRQHandler+0x736>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d007      	beq.n	8009cb6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681a      	ldr	r2, [r3, #0]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f022 0208 	bic.w	r2, r2, #8
 8009cb4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cba:	f003 031f 	and.w	r3, r3, #31
 8009cbe:	223f      	movs	r2, #63	@ 0x3f
 8009cc0:	409a      	lsls	r2, r3
 8009cc2:	6a3b      	ldr	r3, [r7, #32]
 8009cc4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	f000 834a 	beq.w	800a374 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	4798      	blx	r3
          }
          return;
 8009ce8:	e344      	b.n	800a374 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d018      	beq.n	8009d2a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d108      	bne.n	8009d18 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d02c      	beq.n	8009d68 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	4798      	blx	r3
 8009d16:	e027      	b.n	8009d68 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d023      	beq.n	8009d68 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	4798      	blx	r3
 8009d28:	e01e      	b.n	8009d68 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d10f      	bne.n	8009d58 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f022 0210 	bic.w	r2, r2, #16
 8009d46:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d003      	beq.n	8009d68 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f000 8306 	beq.w	800a37e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d76:	f003 0301 	and.w	r3, r3, #1
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	f000 8088 	beq.w	8009e90 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2204      	movs	r2, #4
 8009d84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a7a      	ldr	r2, [pc, #488]	@ (8009f78 <HAL_DMA_IRQHandler+0xa08>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d04a      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a79      	ldr	r2, [pc, #484]	@ (8009f7c <HAL_DMA_IRQHandler+0xa0c>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d045      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a77      	ldr	r2, [pc, #476]	@ (8009f80 <HAL_DMA_IRQHandler+0xa10>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d040      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a76      	ldr	r2, [pc, #472]	@ (8009f84 <HAL_DMA_IRQHandler+0xa14>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d03b      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a74      	ldr	r2, [pc, #464]	@ (8009f88 <HAL_DMA_IRQHandler+0xa18>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d036      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a73      	ldr	r2, [pc, #460]	@ (8009f8c <HAL_DMA_IRQHandler+0xa1c>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d031      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a71      	ldr	r2, [pc, #452]	@ (8009f90 <HAL_DMA_IRQHandler+0xa20>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d02c      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4a70      	ldr	r2, [pc, #448]	@ (8009f94 <HAL_DMA_IRQHandler+0xa24>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d027      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a6e      	ldr	r2, [pc, #440]	@ (8009f98 <HAL_DMA_IRQHandler+0xa28>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d022      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a6d      	ldr	r2, [pc, #436]	@ (8009f9c <HAL_DMA_IRQHandler+0xa2c>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d01d      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a6b      	ldr	r2, [pc, #428]	@ (8009fa0 <HAL_DMA_IRQHandler+0xa30>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d018      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a6a      	ldr	r2, [pc, #424]	@ (8009fa4 <HAL_DMA_IRQHandler+0xa34>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d013      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a68      	ldr	r2, [pc, #416]	@ (8009fa8 <HAL_DMA_IRQHandler+0xa38>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d00e      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a67      	ldr	r2, [pc, #412]	@ (8009fac <HAL_DMA_IRQHandler+0xa3c>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d009      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4a65      	ldr	r2, [pc, #404]	@ (8009fb0 <HAL_DMA_IRQHandler+0xa40>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d004      	beq.n	8009e28 <HAL_DMA_IRQHandler+0x8b8>
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	4a64      	ldr	r2, [pc, #400]	@ (8009fb4 <HAL_DMA_IRQHandler+0xa44>)
 8009e24:	4293      	cmp	r3, r2
 8009e26:	d108      	bne.n	8009e3a <HAL_DMA_IRQHandler+0x8ca>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	681a      	ldr	r2, [r3, #0]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f022 0201 	bic.w	r2, r2, #1
 8009e36:	601a      	str	r2, [r3, #0]
 8009e38:	e007      	b.n	8009e4a <HAL_DMA_IRQHandler+0x8da>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	681a      	ldr	r2, [r3, #0]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f022 0201 	bic.w	r2, r2, #1
 8009e48:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	60fb      	str	r3, [r7, #12]
 8009e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d307      	bcc.n	8009e66 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 0301 	and.w	r3, r3, #1
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1f2      	bne.n	8009e4a <HAL_DMA_IRQHandler+0x8da>
 8009e64:	e000      	b.n	8009e68 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009e66:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f003 0301 	and.w	r3, r3, #1
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d004      	beq.n	8009e80 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2203      	movs	r2, #3
 8009e7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009e7e:	e003      	b.n	8009e88 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	f000 8272 	beq.w	800a37e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	4798      	blx	r3
 8009ea2:	e26c      	b.n	800a37e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a43      	ldr	r2, [pc, #268]	@ (8009fb8 <HAL_DMA_IRQHandler+0xa48>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d022      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4a42      	ldr	r2, [pc, #264]	@ (8009fbc <HAL_DMA_IRQHandler+0xa4c>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d01d      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a40      	ldr	r2, [pc, #256]	@ (8009fc0 <HAL_DMA_IRQHandler+0xa50>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d018      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8009fc4 <HAL_DMA_IRQHandler+0xa54>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d013      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a3d      	ldr	r2, [pc, #244]	@ (8009fc8 <HAL_DMA_IRQHandler+0xa58>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d00e      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a3c      	ldr	r2, [pc, #240]	@ (8009fcc <HAL_DMA_IRQHandler+0xa5c>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d009      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a3a      	ldr	r2, [pc, #232]	@ (8009fd0 <HAL_DMA_IRQHandler+0xa60>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d004      	beq.n	8009ef4 <HAL_DMA_IRQHandler+0x984>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a39      	ldr	r2, [pc, #228]	@ (8009fd4 <HAL_DMA_IRQHandler+0xa64>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d101      	bne.n	8009ef8 <HAL_DMA_IRQHandler+0x988>
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e000      	b.n	8009efa <HAL_DMA_IRQHandler+0x98a>
 8009ef8:	2300      	movs	r3, #0
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	f000 823f 	beq.w	800a37e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f0c:	f003 031f 	and.w	r3, r3, #31
 8009f10:	2204      	movs	r2, #4
 8009f12:	409a      	lsls	r2, r3
 8009f14:	697b      	ldr	r3, [r7, #20]
 8009f16:	4013      	ands	r3, r2
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	f000 80cd 	beq.w	800a0b8 <HAL_DMA_IRQHandler+0xb48>
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	f003 0304 	and.w	r3, r3, #4
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	f000 80c7 	beq.w	800a0b8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f2e:	f003 031f 	and.w	r3, r3, #31
 8009f32:	2204      	movs	r2, #4
 8009f34:	409a      	lsls	r2, r3
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d049      	beq.n	8009fd8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d109      	bne.n	8009f62 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	f000 8210 	beq.w	800a378 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009f60:	e20a      	b.n	800a378 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	f000 8206 	beq.w	800a378 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009f74:	e200      	b.n	800a378 <HAL_DMA_IRQHandler+0xe08>
 8009f76:	bf00      	nop
 8009f78:	40020010 	.word	0x40020010
 8009f7c:	40020028 	.word	0x40020028
 8009f80:	40020040 	.word	0x40020040
 8009f84:	40020058 	.word	0x40020058
 8009f88:	40020070 	.word	0x40020070
 8009f8c:	40020088 	.word	0x40020088
 8009f90:	400200a0 	.word	0x400200a0
 8009f94:	400200b8 	.word	0x400200b8
 8009f98:	40020410 	.word	0x40020410
 8009f9c:	40020428 	.word	0x40020428
 8009fa0:	40020440 	.word	0x40020440
 8009fa4:	40020458 	.word	0x40020458
 8009fa8:	40020470 	.word	0x40020470
 8009fac:	40020488 	.word	0x40020488
 8009fb0:	400204a0 	.word	0x400204a0
 8009fb4:	400204b8 	.word	0x400204b8
 8009fb8:	58025408 	.word	0x58025408
 8009fbc:	5802541c 	.word	0x5802541c
 8009fc0:	58025430 	.word	0x58025430
 8009fc4:	58025444 	.word	0x58025444
 8009fc8:	58025458 	.word	0x58025458
 8009fcc:	5802546c 	.word	0x5802546c
 8009fd0:	58025480 	.word	0x58025480
 8009fd4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	f003 0320 	and.w	r3, r3, #32
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d160      	bne.n	800a0a4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a7f      	ldr	r2, [pc, #508]	@ (800a1e4 <HAL_DMA_IRQHandler+0xc74>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d04a      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a7d      	ldr	r2, [pc, #500]	@ (800a1e8 <HAL_DMA_IRQHandler+0xc78>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d045      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a7c      	ldr	r2, [pc, #496]	@ (800a1ec <HAL_DMA_IRQHandler+0xc7c>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d040      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a7a      	ldr	r2, [pc, #488]	@ (800a1f0 <HAL_DMA_IRQHandler+0xc80>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d03b      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4a79      	ldr	r2, [pc, #484]	@ (800a1f4 <HAL_DMA_IRQHandler+0xc84>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d036      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a77      	ldr	r2, [pc, #476]	@ (800a1f8 <HAL_DMA_IRQHandler+0xc88>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d031      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a76      	ldr	r2, [pc, #472]	@ (800a1fc <HAL_DMA_IRQHandler+0xc8c>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d02c      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a74      	ldr	r2, [pc, #464]	@ (800a200 <HAL_DMA_IRQHandler+0xc90>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d027      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	4a73      	ldr	r2, [pc, #460]	@ (800a204 <HAL_DMA_IRQHandler+0xc94>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d022      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a71      	ldr	r2, [pc, #452]	@ (800a208 <HAL_DMA_IRQHandler+0xc98>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d01d      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a70      	ldr	r2, [pc, #448]	@ (800a20c <HAL_DMA_IRQHandler+0xc9c>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d018      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a6e      	ldr	r2, [pc, #440]	@ (800a210 <HAL_DMA_IRQHandler+0xca0>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d013      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a6d      	ldr	r2, [pc, #436]	@ (800a214 <HAL_DMA_IRQHandler+0xca4>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d00e      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a6b      	ldr	r2, [pc, #428]	@ (800a218 <HAL_DMA_IRQHandler+0xca8>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d009      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a6a      	ldr	r2, [pc, #424]	@ (800a21c <HAL_DMA_IRQHandler+0xcac>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d004      	beq.n	800a082 <HAL_DMA_IRQHandler+0xb12>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a68      	ldr	r2, [pc, #416]	@ (800a220 <HAL_DMA_IRQHandler+0xcb0>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d108      	bne.n	800a094 <HAL_DMA_IRQHandler+0xb24>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 0208 	bic.w	r2, r2, #8
 800a090:	601a      	str	r2, [r3, #0]
 800a092:	e007      	b.n	800a0a4 <HAL_DMA_IRQHandler+0xb34>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f022 0204 	bic.w	r2, r2, #4
 800a0a2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f000 8165 	beq.w	800a378 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a0b6:	e15f      	b.n	800a378 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0bc:	f003 031f 	and.w	r3, r3, #31
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	409a      	lsls	r2, r3
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	f000 80c5 	beq.w	800a258 <HAL_DMA_IRQHandler+0xce8>
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	f003 0302 	and.w	r3, r3, #2
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	f000 80bf 	beq.w	800a258 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0de:	f003 031f 	and.w	r3, r3, #31
 800a0e2:	2202      	movs	r2, #2
 800a0e4:	409a      	lsls	r2, r3
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d018      	beq.n	800a126 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d109      	bne.n	800a112 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a102:	2b00      	cmp	r3, #0
 800a104:	f000 813a 	beq.w	800a37c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a110:	e134      	b.n	800a37c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a116:	2b00      	cmp	r3, #0
 800a118:	f000 8130 	beq.w	800a37c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a124:	e12a      	b.n	800a37c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	f003 0320 	and.w	r3, r3, #32
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f040 8089 	bne.w	800a244 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a2b      	ldr	r2, [pc, #172]	@ (800a1e4 <HAL_DMA_IRQHandler+0xc74>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d04a      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a29      	ldr	r2, [pc, #164]	@ (800a1e8 <HAL_DMA_IRQHandler+0xc78>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d045      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a28      	ldr	r2, [pc, #160]	@ (800a1ec <HAL_DMA_IRQHandler+0xc7c>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d040      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a26      	ldr	r2, [pc, #152]	@ (800a1f0 <HAL_DMA_IRQHandler+0xc80>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d03b      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a25      	ldr	r2, [pc, #148]	@ (800a1f4 <HAL_DMA_IRQHandler+0xc84>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d036      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a23      	ldr	r2, [pc, #140]	@ (800a1f8 <HAL_DMA_IRQHandler+0xc88>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d031      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a22      	ldr	r2, [pc, #136]	@ (800a1fc <HAL_DMA_IRQHandler+0xc8c>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d02c      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a20      	ldr	r2, [pc, #128]	@ (800a200 <HAL_DMA_IRQHandler+0xc90>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d027      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a1f      	ldr	r2, [pc, #124]	@ (800a204 <HAL_DMA_IRQHandler+0xc94>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d022      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a1d      	ldr	r2, [pc, #116]	@ (800a208 <HAL_DMA_IRQHandler+0xc98>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d01d      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a1c      	ldr	r2, [pc, #112]	@ (800a20c <HAL_DMA_IRQHandler+0xc9c>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d018      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4a1a      	ldr	r2, [pc, #104]	@ (800a210 <HAL_DMA_IRQHandler+0xca0>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d013      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a19      	ldr	r2, [pc, #100]	@ (800a214 <HAL_DMA_IRQHandler+0xca4>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d00e      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a17      	ldr	r2, [pc, #92]	@ (800a218 <HAL_DMA_IRQHandler+0xca8>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d009      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a16      	ldr	r2, [pc, #88]	@ (800a21c <HAL_DMA_IRQHandler+0xcac>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d004      	beq.n	800a1d2 <HAL_DMA_IRQHandler+0xc62>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a14      	ldr	r2, [pc, #80]	@ (800a220 <HAL_DMA_IRQHandler+0xcb0>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d128      	bne.n	800a224 <HAL_DMA_IRQHandler+0xcb4>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f022 0214 	bic.w	r2, r2, #20
 800a1e0:	601a      	str	r2, [r3, #0]
 800a1e2:	e027      	b.n	800a234 <HAL_DMA_IRQHandler+0xcc4>
 800a1e4:	40020010 	.word	0x40020010
 800a1e8:	40020028 	.word	0x40020028
 800a1ec:	40020040 	.word	0x40020040
 800a1f0:	40020058 	.word	0x40020058
 800a1f4:	40020070 	.word	0x40020070
 800a1f8:	40020088 	.word	0x40020088
 800a1fc:	400200a0 	.word	0x400200a0
 800a200:	400200b8 	.word	0x400200b8
 800a204:	40020410 	.word	0x40020410
 800a208:	40020428 	.word	0x40020428
 800a20c:	40020440 	.word	0x40020440
 800a210:	40020458 	.word	0x40020458
 800a214:	40020470 	.word	0x40020470
 800a218:	40020488 	.word	0x40020488
 800a21c:	400204a0 	.word	0x400204a0
 800a220:	400204b8 	.word	0x400204b8
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f022 020a 	bic.w	r2, r2, #10
 800a232:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f000 8097 	beq.w	800a37c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a256:	e091      	b.n	800a37c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a25c:	f003 031f 	and.w	r3, r3, #31
 800a260:	2208      	movs	r2, #8
 800a262:	409a      	lsls	r2, r3
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	4013      	ands	r3, r2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 8088 	beq.w	800a37e <HAL_DMA_IRQHandler+0xe0e>
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	f003 0308 	and.w	r3, r3, #8
 800a274:	2b00      	cmp	r3, #0
 800a276:	f000 8082 	beq.w	800a37e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a41      	ldr	r2, [pc, #260]	@ (800a384 <HAL_DMA_IRQHandler+0xe14>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d04a      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a3f      	ldr	r2, [pc, #252]	@ (800a388 <HAL_DMA_IRQHandler+0xe18>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d045      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a3e      	ldr	r2, [pc, #248]	@ (800a38c <HAL_DMA_IRQHandler+0xe1c>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d040      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a3c      	ldr	r2, [pc, #240]	@ (800a390 <HAL_DMA_IRQHandler+0xe20>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d03b      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a3b      	ldr	r2, [pc, #236]	@ (800a394 <HAL_DMA_IRQHandler+0xe24>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d036      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a39      	ldr	r2, [pc, #228]	@ (800a398 <HAL_DMA_IRQHandler+0xe28>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d031      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a38      	ldr	r2, [pc, #224]	@ (800a39c <HAL_DMA_IRQHandler+0xe2c>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d02c      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a36      	ldr	r2, [pc, #216]	@ (800a3a0 <HAL_DMA_IRQHandler+0xe30>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d027      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a35      	ldr	r2, [pc, #212]	@ (800a3a4 <HAL_DMA_IRQHandler+0xe34>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d022      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a33      	ldr	r2, [pc, #204]	@ (800a3a8 <HAL_DMA_IRQHandler+0xe38>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d01d      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a32      	ldr	r2, [pc, #200]	@ (800a3ac <HAL_DMA_IRQHandler+0xe3c>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d018      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a30      	ldr	r2, [pc, #192]	@ (800a3b0 <HAL_DMA_IRQHandler+0xe40>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d013      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a2f      	ldr	r2, [pc, #188]	@ (800a3b4 <HAL_DMA_IRQHandler+0xe44>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d00e      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a2d      	ldr	r2, [pc, #180]	@ (800a3b8 <HAL_DMA_IRQHandler+0xe48>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d009      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a2c      	ldr	r2, [pc, #176]	@ (800a3bc <HAL_DMA_IRQHandler+0xe4c>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d004      	beq.n	800a31a <HAL_DMA_IRQHandler+0xdaa>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a2a      	ldr	r2, [pc, #168]	@ (800a3c0 <HAL_DMA_IRQHandler+0xe50>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d108      	bne.n	800a32c <HAL_DMA_IRQHandler+0xdbc>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f022 021c 	bic.w	r2, r2, #28
 800a328:	601a      	str	r2, [r3, #0]
 800a32a:	e007      	b.n	800a33c <HAL_DMA_IRQHandler+0xdcc>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f022 020e 	bic.w	r2, r2, #14
 800a33a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a340:	f003 031f 	and.w	r3, r3, #31
 800a344:	2201      	movs	r2, #1
 800a346:	409a      	lsls	r2, r3
 800a348:	69fb      	ldr	r3, [r7, #28]
 800a34a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2201      	movs	r2, #1
 800a350:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2201      	movs	r2, #1
 800a356:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2200      	movs	r2, #0
 800a35e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a366:	2b00      	cmp	r3, #0
 800a368:	d009      	beq.n	800a37e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	4798      	blx	r3
 800a372:	e004      	b.n	800a37e <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a374:	bf00      	nop
 800a376:	e002      	b.n	800a37e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a378:	bf00      	nop
 800a37a:	e000      	b.n	800a37e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a37c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a37e:	3728      	adds	r7, #40	@ 0x28
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	40020010 	.word	0x40020010
 800a388:	40020028 	.word	0x40020028
 800a38c:	40020040 	.word	0x40020040
 800a390:	40020058 	.word	0x40020058
 800a394:	40020070 	.word	0x40020070
 800a398:	40020088 	.word	0x40020088
 800a39c:	400200a0 	.word	0x400200a0
 800a3a0:	400200b8 	.word	0x400200b8
 800a3a4:	40020410 	.word	0x40020410
 800a3a8:	40020428 	.word	0x40020428
 800a3ac:	40020440 	.word	0x40020440
 800a3b0:	40020458 	.word	0x40020458
 800a3b4:	40020470 	.word	0x40020470
 800a3b8:	40020488 	.word	0x40020488
 800a3bc:	400204a0 	.word	0x400204a0
 800a3c0:	400204b8 	.word	0x400204b8

0800a3c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b087      	sub	sp, #28
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	60f8      	str	r0, [r7, #12]
 800a3cc:	60b9      	str	r1, [r7, #8]
 800a3ce:	607a      	str	r2, [r7, #4]
 800a3d0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3d6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3dc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a7f      	ldr	r2, [pc, #508]	@ (800a5e0 <DMA_SetConfig+0x21c>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d072      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a7d      	ldr	r2, [pc, #500]	@ (800a5e4 <DMA_SetConfig+0x220>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d06d      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a7c      	ldr	r2, [pc, #496]	@ (800a5e8 <DMA_SetConfig+0x224>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d068      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a7a      	ldr	r2, [pc, #488]	@ (800a5ec <DMA_SetConfig+0x228>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d063      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a79      	ldr	r2, [pc, #484]	@ (800a5f0 <DMA_SetConfig+0x22c>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d05e      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a77      	ldr	r2, [pc, #476]	@ (800a5f4 <DMA_SetConfig+0x230>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d059      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a76      	ldr	r2, [pc, #472]	@ (800a5f8 <DMA_SetConfig+0x234>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d054      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a74      	ldr	r2, [pc, #464]	@ (800a5fc <DMA_SetConfig+0x238>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d04f      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a73      	ldr	r2, [pc, #460]	@ (800a600 <DMA_SetConfig+0x23c>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d04a      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a71      	ldr	r2, [pc, #452]	@ (800a604 <DMA_SetConfig+0x240>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d045      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a70      	ldr	r2, [pc, #448]	@ (800a608 <DMA_SetConfig+0x244>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d040      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a6e      	ldr	r2, [pc, #440]	@ (800a60c <DMA_SetConfig+0x248>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d03b      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a6d      	ldr	r2, [pc, #436]	@ (800a610 <DMA_SetConfig+0x24c>)
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d036      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a6b      	ldr	r2, [pc, #428]	@ (800a614 <DMA_SetConfig+0x250>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d031      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	4a6a      	ldr	r2, [pc, #424]	@ (800a618 <DMA_SetConfig+0x254>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d02c      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4a68      	ldr	r2, [pc, #416]	@ (800a61c <DMA_SetConfig+0x258>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d027      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a67      	ldr	r2, [pc, #412]	@ (800a620 <DMA_SetConfig+0x25c>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d022      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4a65      	ldr	r2, [pc, #404]	@ (800a624 <DMA_SetConfig+0x260>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d01d      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	4a64      	ldr	r2, [pc, #400]	@ (800a628 <DMA_SetConfig+0x264>)
 800a498:	4293      	cmp	r3, r2
 800a49a:	d018      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a62      	ldr	r2, [pc, #392]	@ (800a62c <DMA_SetConfig+0x268>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d013      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a61      	ldr	r2, [pc, #388]	@ (800a630 <DMA_SetConfig+0x26c>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d00e      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a5f      	ldr	r2, [pc, #380]	@ (800a634 <DMA_SetConfig+0x270>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d009      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a5e      	ldr	r2, [pc, #376]	@ (800a638 <DMA_SetConfig+0x274>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d004      	beq.n	800a4ce <DMA_SetConfig+0x10a>
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a5c      	ldr	r2, [pc, #368]	@ (800a63c <DMA_SetConfig+0x278>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d101      	bne.n	800a4d2 <DMA_SetConfig+0x10e>
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e000      	b.n	800a4d4 <DMA_SetConfig+0x110>
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00d      	beq.n	800a4f4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800a4e0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d004      	beq.n	800a4f4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a4f2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a39      	ldr	r2, [pc, #228]	@ (800a5e0 <DMA_SetConfig+0x21c>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d04a      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a38      	ldr	r2, [pc, #224]	@ (800a5e4 <DMA_SetConfig+0x220>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d045      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a36      	ldr	r2, [pc, #216]	@ (800a5e8 <DMA_SetConfig+0x224>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d040      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a35      	ldr	r2, [pc, #212]	@ (800a5ec <DMA_SetConfig+0x228>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d03b      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a33      	ldr	r2, [pc, #204]	@ (800a5f0 <DMA_SetConfig+0x22c>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d036      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a32      	ldr	r2, [pc, #200]	@ (800a5f4 <DMA_SetConfig+0x230>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d031      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a30      	ldr	r2, [pc, #192]	@ (800a5f8 <DMA_SetConfig+0x234>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d02c      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a2f      	ldr	r2, [pc, #188]	@ (800a5fc <DMA_SetConfig+0x238>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d027      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a2d      	ldr	r2, [pc, #180]	@ (800a600 <DMA_SetConfig+0x23c>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d022      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4a2c      	ldr	r2, [pc, #176]	@ (800a604 <DMA_SetConfig+0x240>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d01d      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a2a      	ldr	r2, [pc, #168]	@ (800a608 <DMA_SetConfig+0x244>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d018      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a29      	ldr	r2, [pc, #164]	@ (800a60c <DMA_SetConfig+0x248>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d013      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a27      	ldr	r2, [pc, #156]	@ (800a610 <DMA_SetConfig+0x24c>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d00e      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a26      	ldr	r2, [pc, #152]	@ (800a614 <DMA_SetConfig+0x250>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d009      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a24      	ldr	r2, [pc, #144]	@ (800a618 <DMA_SetConfig+0x254>)
 800a586:	4293      	cmp	r3, r2
 800a588:	d004      	beq.n	800a594 <DMA_SetConfig+0x1d0>
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	4a23      	ldr	r2, [pc, #140]	@ (800a61c <DMA_SetConfig+0x258>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d101      	bne.n	800a598 <DMA_SetConfig+0x1d4>
 800a594:	2301      	movs	r3, #1
 800a596:	e000      	b.n	800a59a <DMA_SetConfig+0x1d6>
 800a598:	2300      	movs	r3, #0
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d059      	beq.n	800a652 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5a2:	f003 031f 	and.w	r3, r3, #31
 800a5a6:	223f      	movs	r2, #63	@ 0x3f
 800a5a8:	409a      	lsls	r2, r3
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	681a      	ldr	r2, [r3, #0]
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a5bc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	683a      	ldr	r2, [r7, #0]
 800a5c4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	2b40      	cmp	r3, #64	@ 0x40
 800a5cc:	d138      	bne.n	800a640 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	68ba      	ldr	r2, [r7, #8]
 800a5dc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a5de:	e086      	b.n	800a6ee <DMA_SetConfig+0x32a>
 800a5e0:	40020010 	.word	0x40020010
 800a5e4:	40020028 	.word	0x40020028
 800a5e8:	40020040 	.word	0x40020040
 800a5ec:	40020058 	.word	0x40020058
 800a5f0:	40020070 	.word	0x40020070
 800a5f4:	40020088 	.word	0x40020088
 800a5f8:	400200a0 	.word	0x400200a0
 800a5fc:	400200b8 	.word	0x400200b8
 800a600:	40020410 	.word	0x40020410
 800a604:	40020428 	.word	0x40020428
 800a608:	40020440 	.word	0x40020440
 800a60c:	40020458 	.word	0x40020458
 800a610:	40020470 	.word	0x40020470
 800a614:	40020488 	.word	0x40020488
 800a618:	400204a0 	.word	0x400204a0
 800a61c:	400204b8 	.word	0x400204b8
 800a620:	58025408 	.word	0x58025408
 800a624:	5802541c 	.word	0x5802541c
 800a628:	58025430 	.word	0x58025430
 800a62c:	58025444 	.word	0x58025444
 800a630:	58025458 	.word	0x58025458
 800a634:	5802546c 	.word	0x5802546c
 800a638:	58025480 	.word	0x58025480
 800a63c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	68ba      	ldr	r2, [r7, #8]
 800a646:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	60da      	str	r2, [r3, #12]
}
 800a650:	e04d      	b.n	800a6ee <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a29      	ldr	r2, [pc, #164]	@ (800a6fc <DMA_SetConfig+0x338>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d022      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a27      	ldr	r2, [pc, #156]	@ (800a700 <DMA_SetConfig+0x33c>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d01d      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a26      	ldr	r2, [pc, #152]	@ (800a704 <DMA_SetConfig+0x340>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d018      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a24      	ldr	r2, [pc, #144]	@ (800a708 <DMA_SetConfig+0x344>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d013      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4a23      	ldr	r2, [pc, #140]	@ (800a70c <DMA_SetConfig+0x348>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d00e      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a21      	ldr	r2, [pc, #132]	@ (800a710 <DMA_SetConfig+0x34c>)
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d009      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a20      	ldr	r2, [pc, #128]	@ (800a714 <DMA_SetConfig+0x350>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d004      	beq.n	800a6a2 <DMA_SetConfig+0x2de>
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4a1e      	ldr	r2, [pc, #120]	@ (800a718 <DMA_SetConfig+0x354>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d101      	bne.n	800a6a6 <DMA_SetConfig+0x2e2>
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e000      	b.n	800a6a8 <DMA_SetConfig+0x2e4>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d020      	beq.n	800a6ee <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6b0:	f003 031f 	and.w	r3, r3, #31
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	409a      	lsls	r2, r3
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	683a      	ldr	r2, [r7, #0]
 800a6c2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	2b40      	cmp	r3, #64	@ 0x40
 800a6ca:	d108      	bne.n	800a6de <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	687a      	ldr	r2, [r7, #4]
 800a6d2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68ba      	ldr	r2, [r7, #8]
 800a6da:	60da      	str	r2, [r3, #12]
}
 800a6dc:	e007      	b.n	800a6ee <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	68ba      	ldr	r2, [r7, #8]
 800a6e4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	60da      	str	r2, [r3, #12]
}
 800a6ee:	bf00      	nop
 800a6f0:	371c      	adds	r7, #28
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	58025408 	.word	0x58025408
 800a700:	5802541c 	.word	0x5802541c
 800a704:	58025430 	.word	0x58025430
 800a708:	58025444 	.word	0x58025444
 800a70c:	58025458 	.word	0x58025458
 800a710:	5802546c 	.word	0x5802546c
 800a714:	58025480 	.word	0x58025480
 800a718:	58025494 	.word	0x58025494

0800a71c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b085      	sub	sp, #20
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a42      	ldr	r2, [pc, #264]	@ (800a834 <DMA_CalcBaseAndBitshift+0x118>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d04a      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a41      	ldr	r2, [pc, #260]	@ (800a838 <DMA_CalcBaseAndBitshift+0x11c>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d045      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4a3f      	ldr	r2, [pc, #252]	@ (800a83c <DMA_CalcBaseAndBitshift+0x120>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d040      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a3e      	ldr	r2, [pc, #248]	@ (800a840 <DMA_CalcBaseAndBitshift+0x124>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d03b      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a3c      	ldr	r2, [pc, #240]	@ (800a844 <DMA_CalcBaseAndBitshift+0x128>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d036      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a3b      	ldr	r2, [pc, #236]	@ (800a848 <DMA_CalcBaseAndBitshift+0x12c>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d031      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4a39      	ldr	r2, [pc, #228]	@ (800a84c <DMA_CalcBaseAndBitshift+0x130>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d02c      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4a38      	ldr	r2, [pc, #224]	@ (800a850 <DMA_CalcBaseAndBitshift+0x134>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d027      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	4a36      	ldr	r2, [pc, #216]	@ (800a854 <DMA_CalcBaseAndBitshift+0x138>)
 800a77a:	4293      	cmp	r3, r2
 800a77c:	d022      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	4a35      	ldr	r2, [pc, #212]	@ (800a858 <DMA_CalcBaseAndBitshift+0x13c>)
 800a784:	4293      	cmp	r3, r2
 800a786:	d01d      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a33      	ldr	r2, [pc, #204]	@ (800a85c <DMA_CalcBaseAndBitshift+0x140>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d018      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	4a32      	ldr	r2, [pc, #200]	@ (800a860 <DMA_CalcBaseAndBitshift+0x144>)
 800a798:	4293      	cmp	r3, r2
 800a79a:	d013      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a30      	ldr	r2, [pc, #192]	@ (800a864 <DMA_CalcBaseAndBitshift+0x148>)
 800a7a2:	4293      	cmp	r3, r2
 800a7a4:	d00e      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	4a2f      	ldr	r2, [pc, #188]	@ (800a868 <DMA_CalcBaseAndBitshift+0x14c>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d009      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a2d      	ldr	r2, [pc, #180]	@ (800a86c <DMA_CalcBaseAndBitshift+0x150>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d004      	beq.n	800a7c4 <DMA_CalcBaseAndBitshift+0xa8>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4a2c      	ldr	r2, [pc, #176]	@ (800a870 <DMA_CalcBaseAndBitshift+0x154>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d101      	bne.n	800a7c8 <DMA_CalcBaseAndBitshift+0xac>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e000      	b.n	800a7ca <DMA_CalcBaseAndBitshift+0xae>
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d024      	beq.n	800a818 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	3b10      	subs	r3, #16
 800a7d6:	4a27      	ldr	r2, [pc, #156]	@ (800a874 <DMA_CalcBaseAndBitshift+0x158>)
 800a7d8:	fba2 2303 	umull	r2, r3, r2, r3
 800a7dc:	091b      	lsrs	r3, r3, #4
 800a7de:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f003 0307 	and.w	r3, r3, #7
 800a7e6:	4a24      	ldr	r2, [pc, #144]	@ (800a878 <DMA_CalcBaseAndBitshift+0x15c>)
 800a7e8:	5cd3      	ldrb	r3, [r2, r3]
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2b03      	cmp	r3, #3
 800a7f4:	d908      	bls.n	800a808 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	461a      	mov	r2, r3
 800a7fc:	4b1f      	ldr	r3, [pc, #124]	@ (800a87c <DMA_CalcBaseAndBitshift+0x160>)
 800a7fe:	4013      	ands	r3, r2
 800a800:	1d1a      	adds	r2, r3, #4
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	659a      	str	r2, [r3, #88]	@ 0x58
 800a806:	e00d      	b.n	800a824 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	461a      	mov	r2, r3
 800a80e:	4b1b      	ldr	r3, [pc, #108]	@ (800a87c <DMA_CalcBaseAndBitshift+0x160>)
 800a810:	4013      	ands	r3, r2
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	6593      	str	r3, [r2, #88]	@ 0x58
 800a816:	e005      	b.n	800a824 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3714      	adds	r7, #20
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr
 800a834:	40020010 	.word	0x40020010
 800a838:	40020028 	.word	0x40020028
 800a83c:	40020040 	.word	0x40020040
 800a840:	40020058 	.word	0x40020058
 800a844:	40020070 	.word	0x40020070
 800a848:	40020088 	.word	0x40020088
 800a84c:	400200a0 	.word	0x400200a0
 800a850:	400200b8 	.word	0x400200b8
 800a854:	40020410 	.word	0x40020410
 800a858:	40020428 	.word	0x40020428
 800a85c:	40020440 	.word	0x40020440
 800a860:	40020458 	.word	0x40020458
 800a864:	40020470 	.word	0x40020470
 800a868:	40020488 	.word	0x40020488
 800a86c:	400204a0 	.word	0x400204a0
 800a870:	400204b8 	.word	0x400204b8
 800a874:	aaaaaaab 	.word	0xaaaaaaab
 800a878:	0801f490 	.word	0x0801f490
 800a87c:	fffffc00 	.word	0xfffffc00

0800a880 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a880:	b480      	push	{r7}
 800a882:	b085      	sub	sp, #20
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a888:	2300      	movs	r3, #0
 800a88a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	699b      	ldr	r3, [r3, #24]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d120      	bne.n	800a8d6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a898:	2b03      	cmp	r3, #3
 800a89a:	d858      	bhi.n	800a94e <DMA_CheckFifoParam+0xce>
 800a89c:	a201      	add	r2, pc, #4	@ (adr r2, 800a8a4 <DMA_CheckFifoParam+0x24>)
 800a89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a2:	bf00      	nop
 800a8a4:	0800a8b5 	.word	0x0800a8b5
 800a8a8:	0800a8c7 	.word	0x0800a8c7
 800a8ac:	0800a8b5 	.word	0x0800a8b5
 800a8b0:	0800a94f 	.word	0x0800a94f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d048      	beq.n	800a952 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a8c4:	e045      	b.n	800a952 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a8ce:	d142      	bne.n	800a956 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a8d4:	e03f      	b.n	800a956 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	699b      	ldr	r3, [r3, #24]
 800a8da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8de:	d123      	bne.n	800a928 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8e4:	2b03      	cmp	r3, #3
 800a8e6:	d838      	bhi.n	800a95a <DMA_CheckFifoParam+0xda>
 800a8e8:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f0 <DMA_CheckFifoParam+0x70>)
 800a8ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ee:	bf00      	nop
 800a8f0:	0800a901 	.word	0x0800a901
 800a8f4:	0800a907 	.word	0x0800a907
 800a8f8:	0800a901 	.word	0x0800a901
 800a8fc:	0800a919 	.word	0x0800a919
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	73fb      	strb	r3, [r7, #15]
        break;
 800a904:	e030      	b.n	800a968 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a90a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d025      	beq.n	800a95e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a912:	2301      	movs	r3, #1
 800a914:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a916:	e022      	b.n	800a95e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a920:	d11f      	bne.n	800a962 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a926:	e01c      	b.n	800a962 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92c:	2b02      	cmp	r3, #2
 800a92e:	d902      	bls.n	800a936 <DMA_CheckFifoParam+0xb6>
 800a930:	2b03      	cmp	r3, #3
 800a932:	d003      	beq.n	800a93c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a934:	e018      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a936:	2301      	movs	r3, #1
 800a938:	73fb      	strb	r3, [r7, #15]
        break;
 800a93a:	e015      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a940:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00e      	beq.n	800a966 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a948:	2301      	movs	r3, #1
 800a94a:	73fb      	strb	r3, [r7, #15]
    break;
 800a94c:	e00b      	b.n	800a966 <DMA_CheckFifoParam+0xe6>
        break;
 800a94e:	bf00      	nop
 800a950:	e00a      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        break;
 800a952:	bf00      	nop
 800a954:	e008      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        break;
 800a956:	bf00      	nop
 800a958:	e006      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        break;
 800a95a:	bf00      	nop
 800a95c:	e004      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        break;
 800a95e:	bf00      	nop
 800a960:	e002      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
        break;
 800a962:	bf00      	nop
 800a964:	e000      	b.n	800a968 <DMA_CheckFifoParam+0xe8>
    break;
 800a966:	bf00      	nop
    }
  }

  return status;
 800a968:	7bfb      	ldrb	r3, [r7, #15]
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3714      	adds	r7, #20
 800a96e:	46bd      	mov	sp, r7
 800a970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop

0800a978 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	4a38      	ldr	r2, [pc, #224]	@ (800aa6c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a98c:	4293      	cmp	r3, r2
 800a98e:	d022      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a36      	ldr	r2, [pc, #216]	@ (800aa70 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d01d      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4a35      	ldr	r2, [pc, #212]	@ (800aa74 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d018      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	4a33      	ldr	r2, [pc, #204]	@ (800aa78 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d013      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	4a32      	ldr	r2, [pc, #200]	@ (800aa7c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d00e      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	4a30      	ldr	r2, [pc, #192]	@ (800aa80 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d009      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	4a2f      	ldr	r2, [pc, #188]	@ (800aa84 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d004      	beq.n	800a9d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a2d      	ldr	r2, [pc, #180]	@ (800aa88 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d101      	bne.n	800a9da <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	e000      	b.n	800a9dc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a9da:	2300      	movs	r3, #0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d01a      	beq.n	800aa16 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	3b08      	subs	r3, #8
 800a9e8:	4a28      	ldr	r2, [pc, #160]	@ (800aa8c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a9ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a9ee:	091b      	lsrs	r3, r3, #4
 800a9f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a9f2:	68fa      	ldr	r2, [r7, #12]
 800a9f4:	4b26      	ldr	r3, [pc, #152]	@ (800aa90 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a9f6:	4413      	add	r3, r2
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	4a24      	ldr	r2, [pc, #144]	@ (800aa94 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800aa04:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f003 031f 	and.w	r3, r3, #31
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	409a      	lsls	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800aa14:	e024      	b.n	800aa60 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	3b10      	subs	r3, #16
 800aa1e:	4a1e      	ldr	r2, [pc, #120]	@ (800aa98 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800aa20:	fba2 2303 	umull	r2, r3, r2, r3
 800aa24:	091b      	lsrs	r3, r3, #4
 800aa26:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	4a1c      	ldr	r2, [pc, #112]	@ (800aa9c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d806      	bhi.n	800aa3e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	4a1b      	ldr	r2, [pc, #108]	@ (800aaa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d902      	bls.n	800aa3e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	3308      	adds	r3, #8
 800aa3c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800aa3e:	68fa      	ldr	r2, [r7, #12]
 800aa40:	4b18      	ldr	r3, [pc, #96]	@ (800aaa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800aa42:	4413      	add	r3, r2
 800aa44:	009b      	lsls	r3, r3, #2
 800aa46:	461a      	mov	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	4a16      	ldr	r2, [pc, #88]	@ (800aaa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800aa50:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	f003 031f 	and.w	r3, r3, #31
 800aa58:	2201      	movs	r2, #1
 800aa5a:	409a      	lsls	r2, r3
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800aa60:	bf00      	nop
 800aa62:	3714      	adds	r7, #20
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr
 800aa6c:	58025408 	.word	0x58025408
 800aa70:	5802541c 	.word	0x5802541c
 800aa74:	58025430 	.word	0x58025430
 800aa78:	58025444 	.word	0x58025444
 800aa7c:	58025458 	.word	0x58025458
 800aa80:	5802546c 	.word	0x5802546c
 800aa84:	58025480 	.word	0x58025480
 800aa88:	58025494 	.word	0x58025494
 800aa8c:	cccccccd 	.word	0xcccccccd
 800aa90:	16009600 	.word	0x16009600
 800aa94:	58025880 	.word	0x58025880
 800aa98:	aaaaaaab 	.word	0xaaaaaaab
 800aa9c:	400204b8 	.word	0x400204b8
 800aaa0:	4002040f 	.word	0x4002040f
 800aaa4:	10008200 	.word	0x10008200
 800aaa8:	40020880 	.word	0x40020880

0800aaac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	b2db      	uxtb	r3, r3
 800aaba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d04a      	beq.n	800ab58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	2b08      	cmp	r3, #8
 800aac6:	d847      	bhi.n	800ab58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a25      	ldr	r2, [pc, #148]	@ (800ab64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d022      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	4a24      	ldr	r2, [pc, #144]	@ (800ab68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d01d      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	4a22      	ldr	r2, [pc, #136]	@ (800ab6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d018      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4a21      	ldr	r2, [pc, #132]	@ (800ab70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d013      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a1f      	ldr	r2, [pc, #124]	@ (800ab74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	d00e      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4a1e      	ldr	r2, [pc, #120]	@ (800ab78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d009      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a1c      	ldr	r2, [pc, #112]	@ (800ab7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d004      	beq.n	800ab18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4a1b      	ldr	r2, [pc, #108]	@ (800ab80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d101      	bne.n	800ab1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800ab18:	2301      	movs	r3, #1
 800ab1a:	e000      	b.n	800ab1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d00a      	beq.n	800ab38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800ab22:	68fa      	ldr	r2, [r7, #12]
 800ab24:	4b17      	ldr	r3, [pc, #92]	@ (800ab84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800ab26:	4413      	add	r3, r2
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	461a      	mov	r2, r3
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4a15      	ldr	r2, [pc, #84]	@ (800ab88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800ab34:	671a      	str	r2, [r3, #112]	@ 0x70
 800ab36:	e009      	b.n	800ab4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ab38:	68fa      	ldr	r2, [r7, #12]
 800ab3a:	4b14      	ldr	r3, [pc, #80]	@ (800ab8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800ab3c:	4413      	add	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	461a      	mov	r2, r3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	4a11      	ldr	r2, [pc, #68]	@ (800ab90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800ab4a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	2201      	movs	r2, #1
 800ab52:	409a      	lsls	r2, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800ab58:	bf00      	nop
 800ab5a:	3714      	adds	r7, #20
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr
 800ab64:	58025408 	.word	0x58025408
 800ab68:	5802541c 	.word	0x5802541c
 800ab6c:	58025430 	.word	0x58025430
 800ab70:	58025444 	.word	0x58025444
 800ab74:	58025458 	.word	0x58025458
 800ab78:	5802546c 	.word	0x5802546c
 800ab7c:	58025480 	.word	0x58025480
 800ab80:	58025494 	.word	0x58025494
 800ab84:	1600963f 	.word	0x1600963f
 800ab88:	58025940 	.word	0x58025940
 800ab8c:	1000823f 	.word	0x1000823f
 800ab90:	40020940 	.word	0x40020940

0800ab94 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b098      	sub	sp, #96	@ 0x60
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800ab9c:	4a84      	ldr	r2, [pc, #528]	@ (800adb0 <HAL_FDCAN_Init+0x21c>)
 800ab9e:	f107 030c 	add.w	r3, r7, #12
 800aba2:	4611      	mov	r1, r2
 800aba4:	224c      	movs	r2, #76	@ 0x4c
 800aba6:	4618      	mov	r0, r3
 800aba8:	f010 f9d3 	bl	801af52 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d101      	bne.n	800abb6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800abb2:	2301      	movs	r3, #1
 800abb4:	e1c6      	b.n	800af44 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a7e      	ldr	r2, [pc, #504]	@ (800adb4 <HAL_FDCAN_Init+0x220>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d106      	bne.n	800abce <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800abc8:	461a      	mov	r2, r3
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d106      	bne.n	800abe8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2200      	movs	r2, #0
 800abde:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f7f7 fb34 	bl	8002250 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	699a      	ldr	r2, [r3, #24]
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f022 0210 	bic.w	r2, r2, #16
 800abf6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800abf8:	f7fa ffa6 	bl	8005b48 <HAL_GetTick>
 800abfc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800abfe:	e014      	b.n	800ac2a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ac00:	f7fa ffa2 	bl	8005b48 <HAL_GetTick>
 800ac04:	4602      	mov	r2, r0
 800ac06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	2b0a      	cmp	r3, #10
 800ac0c:	d90d      	bls.n	800ac2a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac14:	f043 0201 	orr.w	r2, r3, #1
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2203      	movs	r2, #3
 800ac22:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ac26:	2301      	movs	r3, #1
 800ac28:	e18c      	b.n	800af44 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	699b      	ldr	r3, [r3, #24]
 800ac30:	f003 0308 	and.w	r3, r3, #8
 800ac34:	2b08      	cmp	r3, #8
 800ac36:	d0e3      	beq.n	800ac00 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	699a      	ldr	r2, [r3, #24]
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f042 0201 	orr.w	r2, r2, #1
 800ac46:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ac48:	f7fa ff7e 	bl	8005b48 <HAL_GetTick>
 800ac4c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ac4e:	e014      	b.n	800ac7a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ac50:	f7fa ff7a 	bl	8005b48 <HAL_GetTick>
 800ac54:	4602      	mov	r2, r0
 800ac56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac58:	1ad3      	subs	r3, r2, r3
 800ac5a:	2b0a      	cmp	r3, #10
 800ac5c:	d90d      	bls.n	800ac7a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac64:	f043 0201 	orr.w	r2, r3, #1
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2203      	movs	r2, #3
 800ac72:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ac76:	2301      	movs	r3, #1
 800ac78:	e164      	b.n	800af44 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	699b      	ldr	r3, [r3, #24]
 800ac80:	f003 0301 	and.w	r3, r3, #1
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d0e3      	beq.n	800ac50 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	699a      	ldr	r2, [r3, #24]
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f042 0202 	orr.w	r2, r2, #2
 800ac96:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	7c1b      	ldrb	r3, [r3, #16]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d108      	bne.n	800acb2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	699a      	ldr	r2, [r3, #24]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800acae:	619a      	str	r2, [r3, #24]
 800acb0:	e007      	b.n	800acc2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	699a      	ldr	r2, [r3, #24]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acc0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	7c5b      	ldrb	r3, [r3, #17]
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d108      	bne.n	800acdc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	699a      	ldr	r2, [r3, #24]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800acd8:	619a      	str	r2, [r3, #24]
 800acda:	e007      	b.n	800acec <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	699a      	ldr	r2, [r3, #24]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800acea:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	7c9b      	ldrb	r3, [r3, #18]
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d108      	bne.n	800ad06 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	699a      	ldr	r2, [r3, #24]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ad02:	619a      	str	r2, [r3, #24]
 800ad04:	e007      	b.n	800ad16 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	699a      	ldr	r2, [r3, #24]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ad14:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	699b      	ldr	r3, [r3, #24]
 800ad1c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	689a      	ldr	r2, [r3, #8]
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	430a      	orrs	r2, r1
 800ad2a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	699a      	ldr	r2, [r3, #24]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800ad3a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	691a      	ldr	r2, [r3, #16]
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f022 0210 	bic.w	r2, r2, #16
 800ad4a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	2b01      	cmp	r3, #1
 800ad52:	d108      	bne.n	800ad66 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	699a      	ldr	r2, [r3, #24]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f042 0204 	orr.w	r2, r2, #4
 800ad62:	619a      	str	r2, [r3, #24]
 800ad64:	e030      	b.n	800adc8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	68db      	ldr	r3, [r3, #12]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d02c      	beq.n	800adc8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	68db      	ldr	r3, [r3, #12]
 800ad72:	2b02      	cmp	r3, #2
 800ad74:	d020      	beq.n	800adb8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	699a      	ldr	r2, [r3, #24]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ad84:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	691a      	ldr	r2, [r3, #16]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f042 0210 	orr.w	r2, r2, #16
 800ad94:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	2b03      	cmp	r3, #3
 800ad9c:	d114      	bne.n	800adc8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	699a      	ldr	r2, [r3, #24]
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	f042 0220 	orr.w	r2, r2, #32
 800adac:	619a      	str	r2, [r3, #24]
 800adae:	e00b      	b.n	800adc8 <HAL_FDCAN_Init+0x234>
 800adb0:	0801f1b8 	.word	0x0801f1b8
 800adb4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	699a      	ldr	r2, [r3, #24]
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f042 0220 	orr.w	r2, r2, #32
 800adc6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	699b      	ldr	r3, [r3, #24]
 800adcc:	3b01      	subs	r3, #1
 800adce:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	69db      	ldr	r3, [r3, #28]
 800add4:	3b01      	subs	r3, #1
 800add6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800add8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6a1b      	ldr	r3, [r3, #32]
 800adde:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800ade0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	695b      	ldr	r3, [r3, #20]
 800ade8:	3b01      	subs	r3, #1
 800adea:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800adf0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800adf2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800adfc:	d115      	bne.n	800ae2a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae02:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae08:	3b01      	subs	r3, #1
 800ae0a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ae0c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae12:	3b01      	subs	r3, #1
 800ae14:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800ae16:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae1e:	3b01      	subs	r3, #1
 800ae20:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ae26:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ae28:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d00a      	beq.n	800ae48 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	430a      	orrs	r2, r1
 800ae44:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae50:	4413      	add	r3, r2
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d011      	beq.n	800ae7a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800ae5e:	f023 0107 	bic.w	r1, r3, #7
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	3360      	adds	r3, #96	@ 0x60
 800ae6a:	443b      	add	r3, r7
 800ae6c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	430a      	orrs	r2, r1
 800ae76:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d011      	beq.n	800aea6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ae8a:	f023 0107 	bic.w	r1, r3, #7
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae92:	009b      	lsls	r3, r3, #2
 800ae94:	3360      	adds	r3, #96	@ 0x60
 800ae96:	443b      	add	r3, r7
 800ae98:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	430a      	orrs	r2, r1
 800aea2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d012      	beq.n	800aed4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800aeb6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	3360      	adds	r3, #96	@ 0x60
 800aec2:	443b      	add	r3, r7
 800aec4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800aec8:	011a      	lsls	r2, r3, #4
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	430a      	orrs	r2, r1
 800aed0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d012      	beq.n	800af02 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800aee4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	3360      	adds	r3, #96	@ 0x60
 800aef0:	443b      	add	r3, r7
 800aef2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800aef6:	021a      	lsls	r2, r3, #8
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	430a      	orrs	r2, r1
 800aefe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a11      	ldr	r2, [pc, #68]	@ (800af4c <HAL_FDCAN_Init+0x3b8>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d107      	bne.n	800af1c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	689a      	ldr	r2, [r3, #8]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	f022 0203 	bic.w	r2, r2, #3
 800af1a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2200      	movs	r2, #0
 800af28:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2201      	movs	r2, #1
 800af30:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 fdc9 	bl	800bacc <FDCAN_CalcultateRamBlockAddresses>
 800af3a:	4603      	mov	r3, r0
 800af3c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800af40:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800af44:	4618      	mov	r0, r3
 800af46:	3760      	adds	r7, #96	@ 0x60
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	4000a000 	.word	0x4000a000

0800af50 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800af50:	b480      	push	{r7}
 800af52:	b087      	sub	sp, #28
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800af60:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800af62:	7bfb      	ldrb	r3, [r7, #15]
 800af64:	2b01      	cmp	r3, #1
 800af66:	d002      	beq.n	800af6e <HAL_FDCAN_ConfigFilter+0x1e>
 800af68:	7bfb      	ldrb	r3, [r7, #15]
 800af6a:	2b02      	cmp	r3, #2
 800af6c:	d157      	bne.n	800b01e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d12b      	bne.n	800afce <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	68db      	ldr	r3, [r3, #12]
 800af7a:	2b07      	cmp	r3, #7
 800af7c:	d10d      	bne.n	800af9a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	691b      	ldr	r3, [r3, #16]
 800af82:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	69db      	ldr	r3, [r3, #28]
 800af88:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800af8a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800af90:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800af92:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800af96:	617b      	str	r3, [r7, #20]
 800af98:	e00e      	b.n	800afb8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	68db      	ldr	r3, [r3, #12]
 800afa4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800afa6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	691b      	ldr	r3, [r3, #16]
 800afac:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800afae:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800afb4:	4313      	orrs	r3, r2
 800afb6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4413      	add	r3, r2
 800afc4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	697a      	ldr	r2, [r7, #20]
 800afca:	601a      	str	r2, [r3, #0]
 800afcc:	e025      	b.n	800b01a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	075a      	lsls	r2, r3, #29
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	691b      	ldr	r3, [r3, #16]
 800afd8:	4313      	orrs	r3, r2
 800afda:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	2b07      	cmp	r3, #7
 800afe2:	d103      	bne.n	800afec <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	699b      	ldr	r3, [r3, #24]
 800afe8:	613b      	str	r3, [r7, #16]
 800afea:	e006      	b.n	800affa <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	689b      	ldr	r3, [r3, #8]
 800aff0:	079a      	lsls	r2, r3, #30
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	695b      	ldr	r3, [r3, #20]
 800aff6:	4313      	orrs	r3, r2
 800aff8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	685b      	ldr	r3, [r3, #4]
 800b002:	00db      	lsls	r3, r3, #3
 800b004:	4413      	add	r3, r2
 800b006:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800b008:	68bb      	ldr	r3, [r7, #8]
 800b00a:	697a      	ldr	r2, [r7, #20]
 800b00c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	3304      	adds	r3, #4
 800b012:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	693a      	ldr	r2, [r7, #16]
 800b018:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800b01a:	2300      	movs	r3, #0
 800b01c:	e008      	b.n	800b030 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b024:	f043 0202 	orr.w	r2, r3, #2
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b02e:	2301      	movs	r3, #1
  }
}
 800b030:	4618      	mov	r0, r3
 800b032:	371c      	adds	r7, #28
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr

0800b03c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800b03c:	b480      	push	{r7}
 800b03e:	b085      	sub	sp, #20
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	607a      	str	r2, [r7, #4]
 800b048:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b050:	b2db      	uxtb	r3, r3
 800b052:	2b01      	cmp	r3, #1
 800b054:	d110      	bne.n	800b078 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b05e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800b064:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800b06c:	69ba      	ldr	r2, [r7, #24]
 800b06e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800b070:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 800b074:	2300      	movs	r3, #0
 800b076:	e008      	b.n	800b08a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b07e:	f043 0204 	orr.w	r2, r3, #4
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b088:	2301      	movs	r3, #1
  }
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3714      	adds	r7, #20
 800b08e:	46bd      	mov	sp, r7
 800b090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b094:	4770      	bx	lr

0800b096 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800b096:	b480      	push	{r7}
 800b098:	b083      	sub	sp, #12
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b0a4:	b2db      	uxtb	r3, r3
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d111      	bne.n	800b0ce <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2202      	movs	r2, #2
 800b0ae:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	699a      	ldr	r2, [r3, #24]
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f022 0201 	bic.w	r2, r2, #1
 800b0c0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	e008      	b.n	800b0e0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b0d4:	f043 0204 	orr.w	r2, r3, #4
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b0de:	2301      	movs	r3, #1
  }
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b08b      	sub	sp, #44	@ 0x2c
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	60f8      	str	r0, [r7, #12]
 800b0f4:	60b9      	str	r1, [r7, #8]
 800b0f6:	607a      	str	r2, [r7, #4]
 800b0f8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b104:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800b106:	7efb      	ldrb	r3, [r7, #27]
 800b108:	2b02      	cmp	r3, #2
 800b10a:	f040 8149 	bne.w	800b3a0 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	2b40      	cmp	r3, #64	@ 0x40
 800b112:	d14c      	bne.n	800b1ae <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b11c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b120:	2b00      	cmp	r3, #0
 800b122:	d109      	bne.n	800b138 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b12a:	f043 0220 	orr.w	r2, r3, #32
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b134:	2301      	movs	r3, #1
 800b136:	e13c      	b.n	800b3b2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b144:	2b00      	cmp	r3, #0
 800b146:	d109      	bne.n	800b15c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b14e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b158:	2301      	movs	r3, #1
 800b15a:	e12a      	b.n	800b3b2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b168:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b16c:	d10a      	bne.n	800b184 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b176:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b17a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b17e:	d101      	bne.n	800b184 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b180:	2301      	movs	r3, #1
 800b182:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b18c:	0a1b      	lsrs	r3, r3, #8
 800b18e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b192:	69fa      	ldr	r2, [r7, #28]
 800b194:	4413      	add	r3, r2
 800b196:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1a0:	69f9      	ldr	r1, [r7, #28]
 800b1a2:	fb01 f303 	mul.w	r3, r1, r3
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	4413      	add	r3, r2
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800b1ac:	e068      	b.n	800b280 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	2b41      	cmp	r3, #65	@ 0x41
 800b1b2:	d14c      	bne.n	800b24e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b1bc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d109      	bne.n	800b1d8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1ca:	f043 0220 	orr.w	r2, r3, #32
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	e0ec      	b.n	800b3b2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b1e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d109      	bne.n	800b1fc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b1ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e0da      	b.n	800b3b2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b204:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b208:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b20c:	d10a      	bne.n	800b224 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b216:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b21a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b21e:	d101      	bne.n	800b224 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800b220:	2301      	movs	r3, #1
 800b222:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b22c:	0a1b      	lsrs	r3, r3, #8
 800b22e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b232:	69fa      	ldr	r2, [r7, #28]
 800b234:	4413      	add	r3, r2
 800b236:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b240:	69f9      	ldr	r1, [r7, #28]
 800b242:	fb01 f303 	mul.w	r3, r1, r3
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	4413      	add	r3, r2
 800b24a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b24c:	e018      	b.n	800b280 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b252:	68ba      	ldr	r2, [r7, #8]
 800b254:	429a      	cmp	r2, r3
 800b256:	d309      	bcc.n	800b26c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b25e:	f043 0220 	orr.w	r2, r3, #32
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800b268:	2301      	movs	r3, #1
 800b26a:	e0a2      	b.n	800b3b2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b274:	68b9      	ldr	r1, [r7, #8]
 800b276:	fb01 f303 	mul.w	r3, r1, r3
 800b27a:	009b      	lsls	r3, r3, #2
 800b27c:	4413      	add	r3, r2
 800b27e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d107      	bne.n	800b2a4 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	0c9b      	lsrs	r3, r3, #18
 800b29a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	601a      	str	r2, [r3, #0]
 800b2a2:	e005      	b.n	800b2b0 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ca:	3304      	adds	r3, #4
 800b2cc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	b29a      	uxth	r2, r3
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800b2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	0c1b      	lsrs	r3, r3, #16
 800b2de:	f003 020f 	and.w	r2, r3, #15
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	0e1b      	lsrs	r3, r3, #24
 800b304:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b30c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	0fda      	lsrs	r2, r3, #31
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b318:	3304      	adds	r3, #4
 800b31a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b31e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b320:	2300      	movs	r3, #0
 800b322:	623b      	str	r3, [r7, #32]
 800b324:	e00a      	b.n	800b33c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b326:	697a      	ldr	r2, [r7, #20]
 800b328:	6a3b      	ldr	r3, [r7, #32]
 800b32a:	441a      	add	r2, r3
 800b32c:	6839      	ldr	r1, [r7, #0]
 800b32e:	6a3b      	ldr	r3, [r7, #32]
 800b330:	440b      	add	r3, r1
 800b332:	7812      	ldrb	r2, [r2, #0]
 800b334:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800b336:	6a3b      	ldr	r3, [r7, #32]
 800b338:	3301      	adds	r3, #1
 800b33a:	623b      	str	r3, [r7, #32]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	68db      	ldr	r3, [r3, #12]
 800b340:	4a1f      	ldr	r2, [pc, #124]	@ (800b3c0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800b342:	5cd3      	ldrb	r3, [r2, r3]
 800b344:	461a      	mov	r2, r3
 800b346:	6a3b      	ldr	r3, [r7, #32]
 800b348:	4293      	cmp	r3, r2
 800b34a:	d3ec      	bcc.n	800b326 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	2b40      	cmp	r3, #64	@ 0x40
 800b350:	d105      	bne.n	800b35e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	69fa      	ldr	r2, [r7, #28]
 800b358:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800b35c:	e01e      	b.n	800b39c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	2b41      	cmp	r3, #65	@ 0x41
 800b362:	d105      	bne.n	800b370 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	69fa      	ldr	r2, [r7, #28]
 800b36a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800b36e:	e015      	b.n	800b39c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	2b1f      	cmp	r3, #31
 800b374:	d808      	bhi.n	800b388 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	2101      	movs	r1, #1
 800b37c:	68ba      	ldr	r2, [r7, #8]
 800b37e:	fa01 f202 	lsl.w	r2, r1, r2
 800b382:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b386:	e009      	b.n	800b39c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	f003 021f 	and.w	r2, r3, #31
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2101      	movs	r1, #1
 800b394:	fa01 f202 	lsl.w	r2, r1, r2
 800b398:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800b39c:	2300      	movs	r3, #0
 800b39e:	e008      	b.n	800b3b2 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b3a6:	f043 0208 	orr.w	r2, r3, #8
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b3b0:	2301      	movs	r3, #1
  }
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	372c      	adds	r7, #44	@ 0x2c
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3bc:	4770      	bx	lr
 800b3be:	bf00      	nop
 800b3c0:	0801f498 	.word	0x0801f498

0800b3c4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b087      	sub	sp, #28
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800b3d6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b3d8:	7dfb      	ldrb	r3, [r7, #23]
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d002      	beq.n	800b3e4 <HAL_FDCAN_ActivateNotification+0x20>
 800b3de:	7dfb      	ldrb	r3, [r7, #23]
 800b3e0:	2b02      	cmp	r3, #2
 800b3e2:	d155      	bne.n	800b490 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	4013      	ands	r3, r2
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d108      	bne.n	800b404 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f042 0201 	orr.w	r2, r2, #1
 800b400:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b402:	e014      	b.n	800b42e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	4013      	ands	r3, r2
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	429a      	cmp	r2, r3
 800b412:	d108      	bne.n	800b426 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f042 0202 	orr.w	r2, r2, #2
 800b422:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b424:	e003      	b.n	800b42e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	2203      	movs	r2, #3
 800b42c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b434:	2b00      	cmp	r3, #0
 800b436:	d009      	beq.n	800b44c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	430a      	orrs	r2, r1
 800b448:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b452:	2b00      	cmp	r3, #0
 800b454:	d009      	beq.n	800b46a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	687a      	ldr	r2, [r7, #4]
 800b464:	430a      	orrs	r2, r1
 800b466:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b470:	68ba      	ldr	r2, [r7, #8]
 800b472:	4b0f      	ldr	r3, [pc, #60]	@ (800b4b0 <HAL_FDCAN_ActivateNotification+0xec>)
 800b474:	4013      	ands	r3, r2
 800b476:	68fa      	ldr	r2, [r7, #12]
 800b478:	6812      	ldr	r2, [r2, #0]
 800b47a:	430b      	orrs	r3, r1
 800b47c:	6553      	str	r3, [r2, #84]	@ 0x54
 800b47e:	4b0d      	ldr	r3, [pc, #52]	@ (800b4b4 <HAL_FDCAN_ActivateNotification+0xf0>)
 800b480:	695a      	ldr	r2, [r3, #20]
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	0f9b      	lsrs	r3, r3, #30
 800b486:	490b      	ldr	r1, [pc, #44]	@ (800b4b4 <HAL_FDCAN_ActivateNotification+0xf0>)
 800b488:	4313      	orrs	r3, r2
 800b48a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800b48c:	2300      	movs	r3, #0
 800b48e:	e008      	b.n	800b4a2 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b496:	f043 0202 	orr.w	r2, r3, #2
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800b4a0:	2301      	movs	r3, #1
  }
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	371c      	adds	r7, #28
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr
 800b4ae:	bf00      	nop
 800b4b0:	3fcfffff 	.word	0x3fcfffff
 800b4b4:	4000a800 	.word	0x4000a800

0800b4b8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b096      	sub	sp, #88	@ 0x58
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800b4c0:	4b9a      	ldr	r3, [pc, #616]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b4c2:	691b      	ldr	r3, [r3, #16]
 800b4c4:	079b      	lsls	r3, r3, #30
 800b4c6:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800b4c8:	4b98      	ldr	r3, [pc, #608]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b4ca:	695b      	ldr	r3, [r3, #20]
 800b4cc:	079b      	lsls	r3, r3, #30
 800b4ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b4d0:	4013      	ands	r3, r2
 800b4d2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4da:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800b4de:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b4e8:	4013      	ands	r3, r2
 800b4ea:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4f2:	f003 030f 	and.w	r3, r3, #15
 800b4f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b500:	4013      	ands	r3, r2
 800b502:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b50a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b50e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b518:	4013      	ands	r3, r2
 800b51a:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b522:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800b526:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b52e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b530:	4013      	ands	r3, r2
 800b532:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b53a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800b53e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b546:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b548:	4013      	ands	r3, r2
 800b54a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b55a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800b55c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b55e:	0a1b      	lsrs	r3, r3, #8
 800b560:	f003 0301 	and.w	r3, r3, #1
 800b564:	2b00      	cmp	r3, #0
 800b566:	d010      	beq.n	800b58a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800b568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b56a:	0a1b      	lsrs	r3, r3, #8
 800b56c:	f003 0301 	and.w	r3, r3, #1
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00a      	beq.n	800b58a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b57c:	651a      	str	r2, [r3, #80]	@ 0x50
 800b57e:	4b6b      	ldr	r3, [pc, #428]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b580:	2200      	movs	r2, #0
 800b582:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 fa54 	bl	800ba32 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800b58a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b58c:	0a9b      	lsrs	r3, r3, #10
 800b58e:	f003 0301 	and.w	r3, r3, #1
 800b592:	2b00      	cmp	r3, #0
 800b594:	d01d      	beq.n	800b5d2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800b596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b598:	0a9b      	lsrs	r3, r3, #10
 800b59a:	f003 0301 	and.w	r3, r3, #1
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d017      	beq.n	800b5d2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b5aa:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b5b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b5b6:	4013      	ands	r3, r2
 800b5b8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b5c2:	651a      	str	r2, [r3, #80]	@ 0x50
 800b5c4:	4b59      	ldr	r3, [pc, #356]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800b5ca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b5cc:	6878      	ldr	r0, [r7, #4]
 800b5ce:	f000 fa07 	bl	800b9e0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800b5d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d00d      	beq.n	800b5f4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b5de:	4b54      	ldr	r3, [pc, #336]	@ (800b730 <HAL_FDCAN_IRQHandler+0x278>)
 800b5e0:	400b      	ands	r3, r1
 800b5e2:	6513      	str	r3, [r2, #80]	@ 0x50
 800b5e4:	4a51      	ldr	r2, [pc, #324]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b5e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5e8:	0f9b      	lsrs	r3, r3, #30
 800b5ea:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 800b5ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 f9c0 	bl	800b974 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800b5f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d00d      	beq.n	800b616 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681a      	ldr	r2, [r3, #0]
 800b5fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b600:	4b4b      	ldr	r3, [pc, #300]	@ (800b730 <HAL_FDCAN_IRQHandler+0x278>)
 800b602:	400b      	ands	r3, r1
 800b604:	6513      	str	r3, [r2, #80]	@ 0x50
 800b606:	4a49      	ldr	r2, [pc, #292]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b60a:	0f9b      	lsrs	r3, r3, #30
 800b60c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800b60e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 f9ba 	bl	800b98a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800b616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d00d      	beq.n	800b638 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681a      	ldr	r2, [r3, #0]
 800b620:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b622:	4b43      	ldr	r3, [pc, #268]	@ (800b730 <HAL_FDCAN_IRQHandler+0x278>)
 800b624:	400b      	ands	r3, r1
 800b626:	6513      	str	r3, [r2, #80]	@ 0x50
 800b628:	4a40      	ldr	r2, [pc, #256]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b62a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b62c:	0f9b      	lsrs	r3, r3, #30
 800b62e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800b630:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f7f7 fac8 	bl	8002bc8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800b638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00d      	beq.n	800b65a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681a      	ldr	r2, [r3, #0]
 800b642:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b644:	4b3a      	ldr	r3, [pc, #232]	@ (800b730 <HAL_FDCAN_IRQHandler+0x278>)
 800b646:	400b      	ands	r3, r1
 800b648:	6513      	str	r3, [r2, #80]	@ 0x50
 800b64a:	4a38      	ldr	r2, [pc, #224]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b64c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b64e:	0f9b      	lsrs	r3, r3, #30
 800b650:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b652:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f000 f9a3 	bl	800b9a0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800b65a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b65c:	0adb      	lsrs	r3, r3, #11
 800b65e:	f003 0301 	and.w	r3, r3, #1
 800b662:	2b00      	cmp	r3, #0
 800b664:	d010      	beq.n	800b688 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800b666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b668:	0adb      	lsrs	r3, r3, #11
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d00a      	beq.n	800b688 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b67a:	651a      	str	r2, [r3, #80]	@ 0x50
 800b67c:	4b2b      	ldr	r3, [pc, #172]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b67e:	2200      	movs	r2, #0
 800b680:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f000 f997 	bl	800b9b6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800b688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b68a:	0a5b      	lsrs	r3, r3, #9
 800b68c:	f003 0301 	and.w	r3, r3, #1
 800b690:	2b00      	cmp	r3, #0
 800b692:	d01d      	beq.n	800b6d0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800b694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b696:	0a5b      	lsrs	r3, r3, #9
 800b698:	f003 0301 	and.w	r3, r3, #1
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d017      	beq.n	800b6d0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b6a8:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b6b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b6b4:	4013      	ands	r3, r2
 800b6b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b6c0:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6c2:	4b1a      	ldr	r3, [pc, #104]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b6c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f000 f97d 	bl	800b9ca <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b6d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6d2:	0cdb      	lsrs	r3, r3, #19
 800b6d4:	f003 0301 	and.w	r3, r3, #1
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d010      	beq.n	800b6fe <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800b6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6de:	0cdb      	lsrs	r3, r3, #19
 800b6e0:	f003 0301 	and.w	r3, r3, #1
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d00a      	beq.n	800b6fe <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800b6f0:	651a      	str	r2, [r3, #80]	@ 0x50
 800b6f2:	4b0e      	ldr	r3, [pc, #56]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 f97c 	bl	800b9f6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800b6fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b700:	0c1b      	lsrs	r3, r3, #16
 800b702:	f003 0301 	and.w	r3, r3, #1
 800b706:	2b00      	cmp	r3, #0
 800b708:	d016      	beq.n	800b738 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800b70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b70c:	0c1b      	lsrs	r3, r3, #16
 800b70e:	f003 0301 	and.w	r3, r3, #1
 800b712:	2b00      	cmp	r3, #0
 800b714:	d010      	beq.n	800b738 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b71e:	651a      	str	r2, [r3, #80]	@ 0x50
 800b720:	4b02      	ldr	r3, [pc, #8]	@ (800b72c <HAL_FDCAN_IRQHandler+0x274>)
 800b722:	2200      	movs	r2, #0
 800b724:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	e004      	b.n	800b734 <HAL_FDCAN_IRQHandler+0x27c>
 800b72a:	bf00      	nop
 800b72c:	4000a800 	.word	0x4000a800
 800b730:	3fcfffff 	.word	0x3fcfffff
 800b734:	f000 f969 	bl	800ba0a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800b738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b73a:	0c9b      	lsrs	r3, r3, #18
 800b73c:	f003 0301 	and.w	r3, r3, #1
 800b740:	2b00      	cmp	r3, #0
 800b742:	d010      	beq.n	800b766 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800b744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b746:	0c9b      	lsrs	r3, r3, #18
 800b748:	f003 0301 	and.w	r3, r3, #1
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d00a      	beq.n	800b766 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800b758:	651a      	str	r2, [r3, #80]	@ 0x50
 800b75a:	4b83      	ldr	r3, [pc, #524]	@ (800b968 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b75c:	2200      	movs	r2, #0
 800b75e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 f95c 	bl	800ba1e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800b766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b768:	0c5b      	lsrs	r3, r3, #17
 800b76a:	f003 0301 	and.w	r3, r3, #1
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d015      	beq.n	800b79e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800b772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b774:	0c5b      	lsrs	r3, r3, #17
 800b776:	f003 0301 	and.w	r3, r3, #1
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d00f      	beq.n	800b79e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b786:	651a      	str	r2, [r3, #80]	@ 0x50
 800b788:	4b77      	ldr	r3, [pc, #476]	@ (800b968 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b794:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b79e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00d      	beq.n	800b7c0 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b7aa:	4b70      	ldr	r3, [pc, #448]	@ (800b96c <HAL_FDCAN_IRQHandler+0x4b4>)
 800b7ac:	400b      	ands	r3, r1
 800b7ae:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7b0:	4a6d      	ldr	r2, [pc, #436]	@ (800b968 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b7b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7b4:	0f9b      	lsrs	r3, r3, #30
 800b7b6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b7b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 f94d 	bl	800ba5a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b7c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d011      	beq.n	800b7ea <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681a      	ldr	r2, [r3, #0]
 800b7ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b7cc:	4b67      	ldr	r3, [pc, #412]	@ (800b96c <HAL_FDCAN_IRQHandler+0x4b4>)
 800b7ce:	400b      	ands	r3, r1
 800b7d0:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7d2:	4a65      	ldr	r2, [pc, #404]	@ (800b968 <HAL_FDCAN_IRQHandler+0x4b0>)
 800b7d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7d6:	0f9b      	lsrs	r3, r3, #30
 800b7d8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7e2:	431a      	orrs	r2, r3
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	4a60      	ldr	r2, [pc, #384]	@ (800b970 <HAL_FDCAN_IRQHandler+0x4b8>)
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	f040 80ac 	bne.w	800b94e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	689b      	ldr	r3, [r3, #8]
 800b7fc:	f003 0303 	and.w	r3, r3, #3
 800b800:	2b00      	cmp	r3, #0
 800b802:	f000 80a4 	beq.w	800b94e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	6a1b      	ldr	r3, [r3, #32]
 800b80c:	f003 030f 	and.w	r3, r3, #15
 800b810:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	685b      	ldr	r3, [r3, #4]
 800b816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b818:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b81a:	4013      	ands	r3, r2
 800b81c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	6a1b      	ldr	r3, [r3, #32]
 800b824:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b828:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	685b      	ldr	r3, [r3, #4]
 800b82e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b830:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b832:	4013      	ands	r3, r2
 800b834:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	685b      	ldr	r3, [r3, #4]
 800b83a:	6a1b      	ldr	r3, [r3, #32]
 800b83c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800b840:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	685b      	ldr	r3, [r3, #4]
 800b846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b84a:	4013      	ands	r3, r2
 800b84c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	685b      	ldr	r3, [r3, #4]
 800b852:	6a1b      	ldr	r3, [r3, #32]
 800b854:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800b858:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b860:	6a3a      	ldr	r2, [r7, #32]
 800b862:	4013      	ands	r3, r2
 800b864:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	6a1b      	ldr	r3, [r3, #32]
 800b86c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800b870:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b878:	69fa      	ldr	r2, [r7, #28]
 800b87a:	4013      	ands	r3, r2
 800b87c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b884:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	6a1b      	ldr	r3, [r3, #32]
 800b88c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800b88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b890:	2b00      	cmp	r3, #0
 800b892:	d007      	beq.n	800b8a4 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b89a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800b89c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f000 f8e6 	bl	800ba70 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800b8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d007      	beq.n	800b8ba <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b8b0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800b8b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f000 f8e6 	bl	800ba86 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	099b      	lsrs	r3, r3, #6
 800b8be:	f003 0301 	and.w	r3, r3, #1
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d01a      	beq.n	800b8fc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	099b      	lsrs	r3, r3, #6
 800b8ca:	f003 0301 	and.w	r3, r3, #1
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d014      	beq.n	800b8fc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8d8:	0c1b      	lsrs	r3, r3, #16
 800b8da:	b29b      	uxth	r3, r3
 800b8dc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	685b      	ldr	r3, [r3, #4]
 800b8e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b8e8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	685b      	ldr	r3, [r3, #4]
 800b8ee:	2240      	movs	r2, #64	@ 0x40
 800b8f0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800b8f2:	68fa      	ldr	r2, [r7, #12]
 800b8f4:	6939      	ldr	r1, [r7, #16]
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f000 f8d0 	bl	800ba9c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800b8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d007      	beq.n	800b912 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b908:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800b90a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f000 f8d1 	bl	800bab4 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800b912:	6a3b      	ldr	r3, [r7, #32]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d00b      	beq.n	800b930 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	6a3a      	ldr	r2, [r7, #32]
 800b91e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	431a      	orrs	r2, r3
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d00b      	beq.n	800b94e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	69fa      	ldr	r2, [r7, #28]
 800b93c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	431a      	orrs	r2, r3
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b954:	2b00      	cmp	r3, #0
 800b956:	d002      	beq.n	800b95e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f000 f874 	bl	800ba46 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b95e:	bf00      	nop
 800b960:	3758      	adds	r7, #88	@ 0x58
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
 800b966:	bf00      	nop
 800b968:	4000a800 	.word	0x4000a800
 800b96c:	3fcfffff 	.word	0x3fcfffff
 800b970:	4000a000 	.word	0x4000a000

0800b974 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800b974:	b480      	push	{r7}
 800b976:	b083      	sub	sp, #12
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800b97e:	bf00      	nop
 800b980:	370c      	adds	r7, #12
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr

0800b98a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b98a:	b480      	push	{r7}
 800b98c:	b083      	sub	sp, #12
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
 800b992:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b994:	bf00      	nop
 800b996:	370c      	adds	r7, #12
 800b998:	46bd      	mov	sp, r7
 800b99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99e:	4770      	bx	lr

0800b9a0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b083      	sub	sp, #12
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
 800b9a8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800b9aa:	bf00      	nop
 800b9ac:	370c      	adds	r7, #12
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr

0800b9b6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b9b6:	b480      	push	{r7}
 800b9b8:	b083      	sub	sp, #12
 800b9ba:	af00      	add	r7, sp, #0
 800b9bc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b9be:	bf00      	nop
 800b9c0:	370c      	adds	r7, #12
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c8:	4770      	bx	lr

0800b9ca <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b9ca:	b480      	push	{r7}
 800b9cc:	b083      	sub	sp, #12
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
 800b9d2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800b9d4:	bf00      	nop
 800b9d6:	370c      	adds	r7, #12
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b9ea:	bf00      	nop
 800b9ec:	370c      	adds	r7, #12
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr

0800b9f6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b9f6:	b480      	push	{r7}
 800b9f8:	b083      	sub	sp, #12
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800b9fe:	bf00      	nop
 800ba00:	370c      	adds	r7, #12
 800ba02:	46bd      	mov	sp, r7
 800ba04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba08:	4770      	bx	lr

0800ba0a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ba0a:	b480      	push	{r7}
 800ba0c:	b083      	sub	sp, #12
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800ba12:	bf00      	nop
 800ba14:	370c      	adds	r7, #12
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr

0800ba1e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ba1e:	b480      	push	{r7}
 800ba20:	b083      	sub	sp, #12
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800ba26:	bf00      	nop
 800ba28:	370c      	adds	r7, #12
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba30:	4770      	bx	lr

0800ba32 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ba32:	b480      	push	{r7}
 800ba34:	b083      	sub	sp, #12
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800ba3a:	bf00      	nop
 800ba3c:	370c      	adds	r7, #12
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba44:	4770      	bx	lr

0800ba46 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ba46:	b480      	push	{r7}
 800ba48:	b083      	sub	sp, #12
 800ba4a:	af00      	add	r7, sp, #0
 800ba4c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800ba4e:	bf00      	nop
 800ba50:	370c      	adds	r7, #12
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800ba5a:	b480      	push	{r7}
 800ba5c:	b083      	sub	sp, #12
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800ba64:	bf00      	nop
 800ba66:	370c      	adds	r7, #12
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr

0800ba70 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b083      	sub	sp, #12
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800ba7a:	bf00      	nop
 800ba7c:	370c      	adds	r7, #12
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr

0800ba86 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800ba86:	b480      	push	{r7}
 800ba88:	b083      	sub	sp, #12
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
 800ba8e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 800ba90:	bf00      	nop
 800ba92:	370c      	adds	r7, #12
 800ba94:	46bd      	mov	sp, r7
 800ba96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9a:	4770      	bx	lr

0800ba9c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	60b9      	str	r1, [r7, #8]
 800baa6:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800baa8:	bf00      	nop
 800baaa:	3714      	adds	r7, #20
 800baac:	46bd      	mov	sp, r7
 800baae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab2:	4770      	bx	lr

0800bab4 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b083      	sub	sp, #12
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800babe:	bf00      	nop
 800bac0:	370c      	adds	r7, #12
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr
	...

0800bacc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800bacc:	b480      	push	{r7}
 800bace:	b085      	sub	sp, #20
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bad8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bae2:	4ba7      	ldr	r3, [pc, #668]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bae4:	4013      	ands	r3, r2
 800bae6:	68ba      	ldr	r2, [r7, #8]
 800bae8:	0091      	lsls	r1, r2, #2
 800baea:	687a      	ldr	r2, [r7, #4]
 800baec:	6812      	ldr	r2, [r2, #0]
 800baee:	430b      	orrs	r3, r1
 800baf0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bafc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb04:	041a      	lsls	r2, r3, #16
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	430a      	orrs	r2, r1
 800bb0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb14:	68ba      	ldr	r2, [r7, #8]
 800bb16:	4413      	add	r3, r2
 800bb18:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800bb22:	4b97      	ldr	r3, [pc, #604]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb24:	4013      	ands	r3, r2
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	0091      	lsls	r1, r2, #2
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	6812      	ldr	r2, [r2, #0]
 800bb2e:	430b      	orrs	r3, r1
 800bb30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb3c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb44:	041a      	lsls	r2, r3, #16
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	430a      	orrs	r2, r1
 800bb4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb54:	005b      	lsls	r3, r3, #1
 800bb56:	68ba      	ldr	r2, [r7, #8]
 800bb58:	4413      	add	r3, r2
 800bb5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800bb64:	4b86      	ldr	r3, [pc, #536]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bb66:	4013      	ands	r3, r2
 800bb68:	68ba      	ldr	r2, [r7, #8]
 800bb6a:	0091      	lsls	r1, r2, #2
 800bb6c:	687a      	ldr	r2, [r7, #4]
 800bb6e:	6812      	ldr	r2, [r2, #0]
 800bb70:	430b      	orrs	r3, r1
 800bb72:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bb7e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb86:	041a      	lsls	r2, r3, #16
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	430a      	orrs	r2, r1
 800bb8e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800bb9a:	fb02 f303 	mul.w	r3, r2, r3
 800bb9e:	68ba      	ldr	r2, [r7, #8]
 800bba0:	4413      	add	r3, r2
 800bba2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800bbac:	4b74      	ldr	r3, [pc, #464]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bbae:	4013      	ands	r3, r2
 800bbb0:	68ba      	ldr	r2, [r7, #8]
 800bbb2:	0091      	lsls	r1, r2, #2
 800bbb4:	687a      	ldr	r2, [r7, #4]
 800bbb6:	6812      	ldr	r2, [r2, #0]
 800bbb8:	430b      	orrs	r3, r1
 800bbba:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bbc6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbce:	041a      	lsls	r2, r3, #16
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	430a      	orrs	r2, r1
 800bbd6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800bbe2:	fb02 f303 	mul.w	r3, r2, r3
 800bbe6:	68ba      	ldr	r2, [r7, #8]
 800bbe8:	4413      	add	r3, r2
 800bbea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800bbf4:	4b62      	ldr	r3, [pc, #392]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bbf6:	4013      	ands	r3, r2
 800bbf8:	68ba      	ldr	r2, [r7, #8]
 800bbfa:	0091      	lsls	r1, r2, #2
 800bbfc:	687a      	ldr	r2, [r7, #4]
 800bbfe:	6812      	ldr	r2, [r2, #0]
 800bc00:	430b      	orrs	r3, r1
 800bc02:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800bc0e:	fb02 f303 	mul.w	r3, r2, r3
 800bc12:	68ba      	ldr	r2, [r7, #8]
 800bc14:	4413      	add	r3, r2
 800bc16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800bc20:	4b57      	ldr	r3, [pc, #348]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bc22:	4013      	ands	r3, r2
 800bc24:	68ba      	ldr	r2, [r7, #8]
 800bc26:	0091      	lsls	r1, r2, #2
 800bc28:	687a      	ldr	r2, [r7, #4]
 800bc2a:	6812      	ldr	r2, [r2, #0]
 800bc2c:	430b      	orrs	r3, r1
 800bc2e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bc3a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc42:	041a      	lsls	r2, r3, #16
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	430a      	orrs	r2, r1
 800bc4a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc52:	005b      	lsls	r3, r3, #1
 800bc54:	68ba      	ldr	r2, [r7, #8]
 800bc56:	4413      	add	r3, r2
 800bc58:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800bc62:	4b47      	ldr	r3, [pc, #284]	@ (800bd80 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800bc64:	4013      	ands	r3, r2
 800bc66:	68ba      	ldr	r2, [r7, #8]
 800bc68:	0091      	lsls	r1, r2, #2
 800bc6a:	687a      	ldr	r2, [r7, #4]
 800bc6c:	6812      	ldr	r2, [r2, #0]
 800bc6e:	430b      	orrs	r3, r1
 800bc70:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bc7c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc84:	041a      	lsls	r2, r3, #16
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	430a      	orrs	r2, r1
 800bc8c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800bc98:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bca0:	061a      	lsls	r2, r3, #24
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	430a      	orrs	r2, r1
 800bca8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bcb0:	4b34      	ldr	r3, [pc, #208]	@ (800bd84 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800bcb2:	4413      	add	r3, r2
 800bcb4:	009a      	lsls	r2, r3, #2
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcc2:	009b      	lsls	r3, r3, #2
 800bcc4:	441a      	add	r2, r3
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcd2:	00db      	lsls	r3, r3, #3
 800bcd4:	441a      	add	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bce2:	6879      	ldr	r1, [r7, #4]
 800bce4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800bce6:	fb01 f303 	mul.w	r3, r1, r3
 800bcea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800bcec:	441a      	add	r2, r3
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bcfa:	6879      	ldr	r1, [r7, #4]
 800bcfc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800bcfe:	fb01 f303 	mul.w	r3, r1, r3
 800bd02:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800bd04:	441a      	add	r2, r3
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd12:	6879      	ldr	r1, [r7, #4]
 800bd14:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800bd16:	fb01 f303 	mul.w	r3, r1, r3
 800bd1a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800bd1c:	441a      	add	r2, r3
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd2e:	00db      	lsls	r3, r3, #3
 800bd30:	441a      	add	r2, r3
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd42:	6879      	ldr	r1, [r7, #4]
 800bd44:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bd46:	fb01 f303 	mul.w	r3, r1, r3
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	441a      	add	r2, r3
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd5e:	6879      	ldr	r1, [r7, #4]
 800bd60:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800bd62:	fb01 f303 	mul.w	r3, r1, r3
 800bd66:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800bd68:	441a      	add	r2, r3
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd76:	4a04      	ldr	r2, [pc, #16]	@ (800bd88 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d915      	bls.n	800bda8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800bd7c:	e006      	b.n	800bd8c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800bd7e:	bf00      	nop
 800bd80:	ffff0003 	.word	0xffff0003
 800bd84:	10002b00 	.word	0x10002b00
 800bd88:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bd92:	f043 0220 	orr.w	r2, r3, #32
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2203      	movs	r2, #3
 800bda0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800bda4:	2301      	movs	r3, #1
 800bda6:	e010      	b.n	800bdca <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdac:	60fb      	str	r3, [r7, #12]
 800bdae:	e005      	b.n	800bdbc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	3304      	adds	r3, #4
 800bdba:	60fb      	str	r3, [r7, #12]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdc2:	68fa      	ldr	r2, [r7, #12]
 800bdc4:	429a      	cmp	r2, r3
 800bdc6:	d3f3      	bcc.n	800bdb0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800bdc8:	2300      	movs	r3, #0
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3714      	adds	r7, #20
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd4:	4770      	bx	lr
 800bdd6:	bf00      	nop

0800bdd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b089      	sub	sp, #36	@ 0x24
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bde2:	2300      	movs	r3, #0
 800bde4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800bde6:	4b86      	ldr	r3, [pc, #536]	@ (800c000 <HAL_GPIO_Init+0x228>)
 800bde8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800bdea:	e18c      	b.n	800c106 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	681a      	ldr	r2, [r3, #0]
 800bdf0:	2101      	movs	r1, #1
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	fa01 f303 	lsl.w	r3, r1, r3
 800bdf8:	4013      	ands	r3, r2
 800bdfa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	f000 817e 	beq.w	800c100 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	f003 0303 	and.w	r3, r3, #3
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d005      	beq.n	800be1c <HAL_GPIO_Init+0x44>
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	685b      	ldr	r3, [r3, #4]
 800be14:	f003 0303 	and.w	r3, r3, #3
 800be18:	2b02      	cmp	r3, #2
 800be1a:	d130      	bne.n	800be7e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	689b      	ldr	r3, [r3, #8]
 800be20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800be22:	69fb      	ldr	r3, [r7, #28]
 800be24:	005b      	lsls	r3, r3, #1
 800be26:	2203      	movs	r2, #3
 800be28:	fa02 f303 	lsl.w	r3, r2, r3
 800be2c:	43db      	mvns	r3, r3
 800be2e:	69ba      	ldr	r2, [r7, #24]
 800be30:	4013      	ands	r3, r2
 800be32:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	68da      	ldr	r2, [r3, #12]
 800be38:	69fb      	ldr	r3, [r7, #28]
 800be3a:	005b      	lsls	r3, r3, #1
 800be3c:	fa02 f303 	lsl.w	r3, r2, r3
 800be40:	69ba      	ldr	r2, [r7, #24]
 800be42:	4313      	orrs	r3, r2
 800be44:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	69ba      	ldr	r2, [r7, #24]
 800be4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	685b      	ldr	r3, [r3, #4]
 800be50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800be52:	2201      	movs	r2, #1
 800be54:	69fb      	ldr	r3, [r7, #28]
 800be56:	fa02 f303 	lsl.w	r3, r2, r3
 800be5a:	43db      	mvns	r3, r3
 800be5c:	69ba      	ldr	r2, [r7, #24]
 800be5e:	4013      	ands	r3, r2
 800be60:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	091b      	lsrs	r3, r3, #4
 800be68:	f003 0201 	and.w	r2, r3, #1
 800be6c:	69fb      	ldr	r3, [r7, #28]
 800be6e:	fa02 f303 	lsl.w	r3, r2, r3
 800be72:	69ba      	ldr	r2, [r7, #24]
 800be74:	4313      	orrs	r3, r2
 800be76:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	69ba      	ldr	r2, [r7, #24]
 800be7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	685b      	ldr	r3, [r3, #4]
 800be82:	f003 0303 	and.w	r3, r3, #3
 800be86:	2b03      	cmp	r3, #3
 800be88:	d017      	beq.n	800beba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	68db      	ldr	r3, [r3, #12]
 800be8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	005b      	lsls	r3, r3, #1
 800be94:	2203      	movs	r2, #3
 800be96:	fa02 f303 	lsl.w	r3, r2, r3
 800be9a:	43db      	mvns	r3, r3
 800be9c:	69ba      	ldr	r2, [r7, #24]
 800be9e:	4013      	ands	r3, r2
 800bea0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	689a      	ldr	r2, [r3, #8]
 800bea6:	69fb      	ldr	r3, [r7, #28]
 800bea8:	005b      	lsls	r3, r3, #1
 800beaa:	fa02 f303 	lsl.w	r3, r2, r3
 800beae:	69ba      	ldr	r2, [r7, #24]
 800beb0:	4313      	orrs	r3, r2
 800beb2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	69ba      	ldr	r2, [r7, #24]
 800beb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	f003 0303 	and.w	r3, r3, #3
 800bec2:	2b02      	cmp	r3, #2
 800bec4:	d123      	bne.n	800bf0e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	08da      	lsrs	r2, r3, #3
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	3208      	adds	r2, #8
 800bece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	f003 0307 	and.w	r3, r3, #7
 800beda:	009b      	lsls	r3, r3, #2
 800bedc:	220f      	movs	r2, #15
 800bede:	fa02 f303 	lsl.w	r3, r2, r3
 800bee2:	43db      	mvns	r3, r3
 800bee4:	69ba      	ldr	r2, [r7, #24]
 800bee6:	4013      	ands	r3, r2
 800bee8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	691a      	ldr	r2, [r3, #16]
 800beee:	69fb      	ldr	r3, [r7, #28]
 800bef0:	f003 0307 	and.w	r3, r3, #7
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	fa02 f303 	lsl.w	r3, r2, r3
 800befa:	69ba      	ldr	r2, [r7, #24]
 800befc:	4313      	orrs	r3, r2
 800befe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bf00:	69fb      	ldr	r3, [r7, #28]
 800bf02:	08da      	lsrs	r2, r3, #3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	3208      	adds	r2, #8
 800bf08:	69b9      	ldr	r1, [r7, #24]
 800bf0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800bf14:	69fb      	ldr	r3, [r7, #28]
 800bf16:	005b      	lsls	r3, r3, #1
 800bf18:	2203      	movs	r2, #3
 800bf1a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf1e:	43db      	mvns	r3, r3
 800bf20:	69ba      	ldr	r2, [r7, #24]
 800bf22:	4013      	ands	r3, r2
 800bf24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	f003 0203 	and.w	r2, r3, #3
 800bf2e:	69fb      	ldr	r3, [r7, #28]
 800bf30:	005b      	lsls	r3, r3, #1
 800bf32:	fa02 f303 	lsl.w	r3, r2, r3
 800bf36:	69ba      	ldr	r2, [r7, #24]
 800bf38:	4313      	orrs	r3, r2
 800bf3a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	69ba      	ldr	r2, [r7, #24]
 800bf40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	685b      	ldr	r3, [r3, #4]
 800bf46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	f000 80d8 	beq.w	800c100 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bf50:	4b2c      	ldr	r3, [pc, #176]	@ (800c004 <HAL_GPIO_Init+0x22c>)
 800bf52:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bf56:	4a2b      	ldr	r2, [pc, #172]	@ (800c004 <HAL_GPIO_Init+0x22c>)
 800bf58:	f043 0302 	orr.w	r3, r3, #2
 800bf5c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800bf60:	4b28      	ldr	r3, [pc, #160]	@ (800c004 <HAL_GPIO_Init+0x22c>)
 800bf62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bf66:	f003 0302 	and.w	r3, r3, #2
 800bf6a:	60fb      	str	r3, [r7, #12]
 800bf6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bf6e:	4a26      	ldr	r2, [pc, #152]	@ (800c008 <HAL_GPIO_Init+0x230>)
 800bf70:	69fb      	ldr	r3, [r7, #28]
 800bf72:	089b      	lsrs	r3, r3, #2
 800bf74:	3302      	adds	r3, #2
 800bf76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800bf7c:	69fb      	ldr	r3, [r7, #28]
 800bf7e:	f003 0303 	and.w	r3, r3, #3
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	220f      	movs	r2, #15
 800bf86:	fa02 f303 	lsl.w	r3, r2, r3
 800bf8a:	43db      	mvns	r3, r3
 800bf8c:	69ba      	ldr	r2, [r7, #24]
 800bf8e:	4013      	ands	r3, r2
 800bf90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	4a1d      	ldr	r2, [pc, #116]	@ (800c00c <HAL_GPIO_Init+0x234>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d04a      	beq.n	800c030 <HAL_GPIO_Init+0x258>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4a1c      	ldr	r2, [pc, #112]	@ (800c010 <HAL_GPIO_Init+0x238>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d02b      	beq.n	800bffa <HAL_GPIO_Init+0x222>
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	4a1b      	ldr	r2, [pc, #108]	@ (800c014 <HAL_GPIO_Init+0x23c>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d025      	beq.n	800bff6 <HAL_GPIO_Init+0x21e>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	4a1a      	ldr	r2, [pc, #104]	@ (800c018 <HAL_GPIO_Init+0x240>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d01f      	beq.n	800bff2 <HAL_GPIO_Init+0x21a>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	4a19      	ldr	r2, [pc, #100]	@ (800c01c <HAL_GPIO_Init+0x244>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d019      	beq.n	800bfee <HAL_GPIO_Init+0x216>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4a18      	ldr	r2, [pc, #96]	@ (800c020 <HAL_GPIO_Init+0x248>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d013      	beq.n	800bfea <HAL_GPIO_Init+0x212>
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	4a17      	ldr	r2, [pc, #92]	@ (800c024 <HAL_GPIO_Init+0x24c>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d00d      	beq.n	800bfe6 <HAL_GPIO_Init+0x20e>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	4a16      	ldr	r2, [pc, #88]	@ (800c028 <HAL_GPIO_Init+0x250>)
 800bfce:	4293      	cmp	r3, r2
 800bfd0:	d007      	beq.n	800bfe2 <HAL_GPIO_Init+0x20a>
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	4a15      	ldr	r2, [pc, #84]	@ (800c02c <HAL_GPIO_Init+0x254>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	d101      	bne.n	800bfde <HAL_GPIO_Init+0x206>
 800bfda:	2309      	movs	r3, #9
 800bfdc:	e029      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bfde:	230a      	movs	r3, #10
 800bfe0:	e027      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bfe2:	2307      	movs	r3, #7
 800bfe4:	e025      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bfe6:	2306      	movs	r3, #6
 800bfe8:	e023      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bfea:	2305      	movs	r3, #5
 800bfec:	e021      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bfee:	2304      	movs	r3, #4
 800bff0:	e01f      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bff2:	2303      	movs	r3, #3
 800bff4:	e01d      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bff6:	2302      	movs	r3, #2
 800bff8:	e01b      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bffa:	2301      	movs	r3, #1
 800bffc:	e019      	b.n	800c032 <HAL_GPIO_Init+0x25a>
 800bffe:	bf00      	nop
 800c000:	58000080 	.word	0x58000080
 800c004:	58024400 	.word	0x58024400
 800c008:	58000400 	.word	0x58000400
 800c00c:	58020000 	.word	0x58020000
 800c010:	58020400 	.word	0x58020400
 800c014:	58020800 	.word	0x58020800
 800c018:	58020c00 	.word	0x58020c00
 800c01c:	58021000 	.word	0x58021000
 800c020:	58021400 	.word	0x58021400
 800c024:	58021800 	.word	0x58021800
 800c028:	58021c00 	.word	0x58021c00
 800c02c:	58022400 	.word	0x58022400
 800c030:	2300      	movs	r3, #0
 800c032:	69fa      	ldr	r2, [r7, #28]
 800c034:	f002 0203 	and.w	r2, r2, #3
 800c038:	0092      	lsls	r2, r2, #2
 800c03a:	4093      	lsls	r3, r2
 800c03c:	69ba      	ldr	r2, [r7, #24]
 800c03e:	4313      	orrs	r3, r2
 800c040:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c042:	4938      	ldr	r1, [pc, #224]	@ (800c124 <HAL_GPIO_Init+0x34c>)
 800c044:	69fb      	ldr	r3, [r7, #28]
 800c046:	089b      	lsrs	r3, r3, #2
 800c048:	3302      	adds	r3, #2
 800c04a:	69ba      	ldr	r2, [r7, #24]
 800c04c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	43db      	mvns	r3, r3
 800c05c:	69ba      	ldr	r2, [r7, #24]
 800c05e:	4013      	ands	r3, r2
 800c060:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d003      	beq.n	800c076 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800c06e:	69ba      	ldr	r2, [r7, #24]
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	4313      	orrs	r3, r2
 800c074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800c076:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c07a:	69bb      	ldr	r3, [r7, #24]
 800c07c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800c07e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c086:	693b      	ldr	r3, [r7, #16]
 800c088:	43db      	mvns	r3, r3
 800c08a:	69ba      	ldr	r2, [r7, #24]
 800c08c:	4013      	ands	r3, r2
 800c08e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d003      	beq.n	800c0a4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800c09c:	69ba      	ldr	r2, [r7, #24]
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800c0a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c0a8:	69bb      	ldr	r3, [r7, #24]
 800c0aa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c0b2:	693b      	ldr	r3, [r7, #16]
 800c0b4:	43db      	mvns	r3, r3
 800c0b6:	69ba      	ldr	r2, [r7, #24]
 800c0b8:	4013      	ands	r3, r2
 800c0ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d003      	beq.n	800c0d0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800c0c8:	69ba      	ldr	r2, [r7, #24]
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	69ba      	ldr	r2, [r7, #24]
 800c0d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800c0dc:	693b      	ldr	r3, [r7, #16]
 800c0de:	43db      	mvns	r3, r3
 800c0e0:	69ba      	ldr	r2, [r7, #24]
 800c0e2:	4013      	ands	r3, r2
 800c0e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	685b      	ldr	r3, [r3, #4]
 800c0ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d003      	beq.n	800c0fa <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800c0f2:	69ba      	ldr	r2, [r7, #24]
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	4313      	orrs	r3, r2
 800c0f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	69ba      	ldr	r2, [r7, #24]
 800c0fe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800c100:	69fb      	ldr	r3, [r7, #28]
 800c102:	3301      	adds	r3, #1
 800c104:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	681a      	ldr	r2, [r3, #0]
 800c10a:	69fb      	ldr	r3, [r7, #28]
 800c10c:	fa22 f303 	lsr.w	r3, r2, r3
 800c110:	2b00      	cmp	r3, #0
 800c112:	f47f ae6b 	bne.w	800bdec <HAL_GPIO_Init+0x14>
  }
}
 800c116:	bf00      	nop
 800c118:	bf00      	nop
 800c11a:	3724      	adds	r7, #36	@ 0x24
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr
 800c124:	58000400 	.word	0x58000400

0800c128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c128:	b480      	push	{r7}
 800c12a:	b083      	sub	sp, #12
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
 800c130:	460b      	mov	r3, r1
 800c132:	807b      	strh	r3, [r7, #2]
 800c134:	4613      	mov	r3, r2
 800c136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c138:	787b      	ldrb	r3, [r7, #1]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d003      	beq.n	800c146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c13e:	887a      	ldrh	r2, [r7, #2]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800c144:	e003      	b.n	800c14e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c146:	887b      	ldrh	r3, [r7, #2]
 800c148:	041a      	lsls	r2, r3, #16
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	619a      	str	r2, [r3, #24]
}
 800c14e:	bf00      	nop
 800c150:	370c      	adds	r7, #12
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr

0800c15a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c15a:	b480      	push	{r7}
 800c15c:	b085      	sub	sp, #20
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
 800c162:	460b      	mov	r3, r1
 800c164:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	695b      	ldr	r3, [r3, #20]
 800c16a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c16c:	887a      	ldrh	r2, [r7, #2]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	4013      	ands	r3, r2
 800c172:	041a      	lsls	r2, r3, #16
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	43d9      	mvns	r1, r3
 800c178:	887b      	ldrh	r3, [r7, #2]
 800c17a:	400b      	ands	r3, r1
 800c17c:	431a      	orrs	r2, r3
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	619a      	str	r2, [r3, #24]
}
 800c182:	bf00      	nop
 800c184:	3714      	adds	r7, #20
 800c186:	46bd      	mov	sp, r7
 800c188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18c:	4770      	bx	lr

0800c18e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c18e:	b580      	push	{r7, lr}
 800c190:	b082      	sub	sp, #8
 800c192:	af00      	add	r7, sp, #0
 800c194:	4603      	mov	r3, r0
 800c196:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800c198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c19c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c1a0:	88fb      	ldrh	r3, [r7, #6]
 800c1a2:	4013      	ands	r3, r2
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d008      	beq.n	800c1ba <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c1a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c1ac:	88fb      	ldrh	r3, [r7, #6]
 800c1ae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c1b2:	88fb      	ldrh	r3, [r7, #6]
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f000 f804 	bl	800c1c2 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800c1ba:	bf00      	nop
 800c1bc:	3708      	adds	r7, #8
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}

0800c1c2 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c1c2:	b480      	push	{r7}
 800c1c4:	b083      	sub	sp, #12
 800c1c6:	af00      	add	r7, sp, #0
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800c1cc:	bf00      	nop
 800c1ce:	370c      	adds	r7, #12
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b082      	sub	sp, #8
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d101      	bne.n	800c1ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e08b      	b.n	800c302 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d106      	bne.n	800c204 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f7f6 fc78 	bl	8002af4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2224      	movs	r2, #36	@ 0x24
 800c208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	681a      	ldr	r2, [r3, #0]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f022 0201 	bic.w	r2, r2, #1
 800c21a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	685a      	ldr	r2, [r3, #4]
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800c228:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	689a      	ldr	r2, [r3, #8]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c238:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	2b01      	cmp	r3, #1
 800c240:	d107      	bne.n	800c252 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	689a      	ldr	r2, [r3, #8]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c24e:	609a      	str	r2, [r3, #8]
 800c250:	e006      	b.n	800c260 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	689a      	ldr	r2, [r3, #8]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800c25e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	68db      	ldr	r3, [r3, #12]
 800c264:	2b02      	cmp	r3, #2
 800c266:	d108      	bne.n	800c27a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	685a      	ldr	r2, [r3, #4]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c276:	605a      	str	r2, [r3, #4]
 800c278:	e007      	b.n	800c28a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	685a      	ldr	r2, [r3, #4]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c288:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	6859      	ldr	r1, [r3, #4]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681a      	ldr	r2, [r3, #0]
 800c294:	4b1d      	ldr	r3, [pc, #116]	@ (800c30c <HAL_I2C_Init+0x134>)
 800c296:	430b      	orrs	r3, r1
 800c298:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	68da      	ldr	r2, [r3, #12]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c2a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	691a      	ldr	r2, [r3, #16]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	695b      	ldr	r3, [r3, #20]
 800c2b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	699b      	ldr	r3, [r3, #24]
 800c2ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	430a      	orrs	r2, r1
 800c2c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	69d9      	ldr	r1, [r3, #28]
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6a1a      	ldr	r2, [r3, #32]
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	430a      	orrs	r2, r1
 800c2d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f042 0201 	orr.w	r2, r2, #1
 800c2e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2220      	movs	r2, #32
 800c2ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800c300:	2300      	movs	r3, #0
}
 800c302:	4618      	mov	r0, r3
 800c304:	3708      	adds	r7, #8
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}
 800c30a:	bf00      	nop
 800c30c:	02008000 	.word	0x02008000

0800c310 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b088      	sub	sp, #32
 800c314:	af02      	add	r7, sp, #8
 800c316:	60f8      	str	r0, [r7, #12]
 800c318:	4608      	mov	r0, r1
 800c31a:	4611      	mov	r1, r2
 800c31c:	461a      	mov	r2, r3
 800c31e:	4603      	mov	r3, r0
 800c320:	817b      	strh	r3, [r7, #10]
 800c322:	460b      	mov	r3, r1
 800c324:	813b      	strh	r3, [r7, #8]
 800c326:	4613      	mov	r3, r2
 800c328:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c330:	b2db      	uxtb	r3, r3
 800c332:	2b20      	cmp	r3, #32
 800c334:	f040 80f9 	bne.w	800c52a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c338:	6a3b      	ldr	r3, [r7, #32]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d002      	beq.n	800c344 <HAL_I2C_Mem_Write+0x34>
 800c33e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c340:	2b00      	cmp	r3, #0
 800c342:	d105      	bne.n	800c350 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c34a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c34c:	2301      	movs	r3, #1
 800c34e:	e0ed      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c356:	2b01      	cmp	r3, #1
 800c358:	d101      	bne.n	800c35e <HAL_I2C_Mem_Write+0x4e>
 800c35a:	2302      	movs	r3, #2
 800c35c:	e0e6      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	2201      	movs	r2, #1
 800c362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c366:	f7f9 fbef 	bl	8005b48 <HAL_GetTick>
 800c36a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c36c:	697b      	ldr	r3, [r7, #20]
 800c36e:	9300      	str	r3, [sp, #0]
 800c370:	2319      	movs	r3, #25
 800c372:	2201      	movs	r2, #1
 800c374:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c378:	68f8      	ldr	r0, [r7, #12]
 800c37a:	f000 fac3 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c37e:	4603      	mov	r3, r0
 800c380:	2b00      	cmp	r3, #0
 800c382:	d001      	beq.n	800c388 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c384:	2301      	movs	r3, #1
 800c386:	e0d1      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	2221      	movs	r2, #33	@ 0x21
 800c38c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	2240      	movs	r2, #64	@ 0x40
 800c394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	2200      	movs	r2, #0
 800c39c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	6a3a      	ldr	r2, [r7, #32]
 800c3a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c3a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c3b0:	88f8      	ldrh	r0, [r7, #6]
 800c3b2:	893a      	ldrh	r2, [r7, #8]
 800c3b4:	8979      	ldrh	r1, [r7, #10]
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	9301      	str	r3, [sp, #4]
 800c3ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3bc:	9300      	str	r3, [sp, #0]
 800c3be:	4603      	mov	r3, r0
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	f000 f9d3 	bl	800c76c <I2C_RequestMemoryWrite>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d005      	beq.n	800c3d8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	2200      	movs	r2, #0
 800c3d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e0a9      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3dc:	b29b      	uxth	r3, r3
 800c3de:	2bff      	cmp	r3, #255	@ 0xff
 800c3e0:	d90e      	bls.n	800c400 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	22ff      	movs	r2, #255	@ 0xff
 800c3e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3ec:	b2da      	uxtb	r2, r3
 800c3ee:	8979      	ldrh	r1, [r7, #10]
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c3f8:	68f8      	ldr	r0, [r7, #12]
 800c3fa:	f000 fc47 	bl	800cc8c <I2C_TransferConfig>
 800c3fe:	e00f      	b.n	800c420 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c404:	b29a      	uxth	r2, r3
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c40e:	b2da      	uxtb	r2, r3
 800c410:	8979      	ldrh	r1, [r7, #10]
 800c412:	2300      	movs	r3, #0
 800c414:	9300      	str	r3, [sp, #0]
 800c416:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c41a:	68f8      	ldr	r0, [r7, #12]
 800c41c:	f000 fc36 	bl	800cc8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c420:	697a      	ldr	r2, [r7, #20]
 800c422:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c424:	68f8      	ldr	r0, [r7, #12]
 800c426:	f000 fac6 	bl	800c9b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800c42a:	4603      	mov	r3, r0
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d001      	beq.n	800c434 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c430:	2301      	movs	r3, #1
 800c432:	e07b      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c438:	781a      	ldrb	r2, [r3, #0]
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c444:	1c5a      	adds	r2, r3, #1
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c44e:	b29b      	uxth	r3, r3
 800c450:	3b01      	subs	r3, #1
 800c452:	b29a      	uxth	r2, r3
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c45c:	3b01      	subs	r3, #1
 800c45e:	b29a      	uxth	r2, r3
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c468:	b29b      	uxth	r3, r3
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d034      	beq.n	800c4d8 <HAL_I2C_Mem_Write+0x1c8>
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c472:	2b00      	cmp	r3, #0
 800c474:	d130      	bne.n	800c4d8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	9300      	str	r3, [sp, #0]
 800c47a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c47c:	2200      	movs	r2, #0
 800c47e:	2180      	movs	r1, #128	@ 0x80
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f000 fa3f 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c486:	4603      	mov	r3, r0
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d001      	beq.n	800c490 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c48c:	2301      	movs	r3, #1
 800c48e:	e04d      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c494:	b29b      	uxth	r3, r3
 800c496:	2bff      	cmp	r3, #255	@ 0xff
 800c498:	d90e      	bls.n	800c4b8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	22ff      	movs	r2, #255	@ 0xff
 800c49e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c4a4:	b2da      	uxtb	r2, r3
 800c4a6:	8979      	ldrh	r1, [r7, #10]
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	9300      	str	r3, [sp, #0]
 800c4ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f000 fbeb 	bl	800cc8c <I2C_TransferConfig>
 800c4b6:	e00f      	b.n	800c4d8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c4bc:	b29a      	uxth	r2, r3
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c4c6:	b2da      	uxtb	r2, r3
 800c4c8:	8979      	ldrh	r1, [r7, #10]
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	9300      	str	r3, [sp, #0]
 800c4ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c4d2:	68f8      	ldr	r0, [r7, #12]
 800c4d4:	f000 fbda 	bl	800cc8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c4dc:	b29b      	uxth	r3, r3
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d19e      	bne.n	800c420 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c4e2:	697a      	ldr	r2, [r7, #20]
 800c4e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f000 faac 	bl	800ca44 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d001      	beq.n	800c4f6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e01a      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	2220      	movs	r2, #32
 800c4fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	6859      	ldr	r1, [r3, #4]
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	681a      	ldr	r2, [r3, #0]
 800c508:	4b0a      	ldr	r3, [pc, #40]	@ (800c534 <HAL_I2C_Mem_Write+0x224>)
 800c50a:	400b      	ands	r3, r1
 800c50c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2220      	movs	r2, #32
 800c512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	2200      	movs	r2, #0
 800c51a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	2200      	movs	r2, #0
 800c522:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c526:	2300      	movs	r3, #0
 800c528:	e000      	b.n	800c52c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c52a:	2302      	movs	r3, #2
  }
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3718      	adds	r7, #24
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	fe00e800 	.word	0xfe00e800

0800c538 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b088      	sub	sp, #32
 800c53c:	af02      	add	r7, sp, #8
 800c53e:	60f8      	str	r0, [r7, #12]
 800c540:	4608      	mov	r0, r1
 800c542:	4611      	mov	r1, r2
 800c544:	461a      	mov	r2, r3
 800c546:	4603      	mov	r3, r0
 800c548:	817b      	strh	r3, [r7, #10]
 800c54a:	460b      	mov	r3, r1
 800c54c:	813b      	strh	r3, [r7, #8]
 800c54e:	4613      	mov	r3, r2
 800c550:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	2b20      	cmp	r3, #32
 800c55c:	f040 80fd 	bne.w	800c75a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c560:	6a3b      	ldr	r3, [r7, #32]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d002      	beq.n	800c56c <HAL_I2C_Mem_Read+0x34>
 800c566:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d105      	bne.n	800c578 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c572:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c574:	2301      	movs	r3, #1
 800c576:	e0f1      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d101      	bne.n	800c586 <HAL_I2C_Mem_Read+0x4e>
 800c582:	2302      	movs	r3, #2
 800c584:	e0ea      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	2201      	movs	r2, #1
 800c58a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c58e:	f7f9 fadb 	bl	8005b48 <HAL_GetTick>
 800c592:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	9300      	str	r3, [sp, #0]
 800c598:	2319      	movs	r3, #25
 800c59a:	2201      	movs	r2, #1
 800c59c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c5a0:	68f8      	ldr	r0, [r7, #12]
 800c5a2:	f000 f9af 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d001      	beq.n	800c5b0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	e0d5      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2222      	movs	r2, #34	@ 0x22
 800c5b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	2240      	movs	r2, #64	@ 0x40
 800c5bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	6a3a      	ldr	r2, [r7, #32]
 800c5ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c5d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c5d8:	88f8      	ldrh	r0, [r7, #6]
 800c5da:	893a      	ldrh	r2, [r7, #8]
 800c5dc:	8979      	ldrh	r1, [r7, #10]
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	9301      	str	r3, [sp, #4]
 800c5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5e4:	9300      	str	r3, [sp, #0]
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	68f8      	ldr	r0, [r7, #12]
 800c5ea:	f000 f913 	bl	800c814 <I2C_RequestMemoryRead>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d005      	beq.n	800c600 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e0ad      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c604:	b29b      	uxth	r3, r3
 800c606:	2bff      	cmp	r3, #255	@ 0xff
 800c608:	d90e      	bls.n	800c628 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	22ff      	movs	r2, #255	@ 0xff
 800c60e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c614:	b2da      	uxtb	r2, r3
 800c616:	8979      	ldrh	r1, [r7, #10]
 800c618:	4b52      	ldr	r3, [pc, #328]	@ (800c764 <HAL_I2C_Mem_Read+0x22c>)
 800c61a:	9300      	str	r3, [sp, #0]
 800c61c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c620:	68f8      	ldr	r0, [r7, #12]
 800c622:	f000 fb33 	bl	800cc8c <I2C_TransferConfig>
 800c626:	e00f      	b.n	800c648 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c62c:	b29a      	uxth	r2, r3
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c636:	b2da      	uxtb	r2, r3
 800c638:	8979      	ldrh	r1, [r7, #10]
 800c63a:	4b4a      	ldr	r3, [pc, #296]	@ (800c764 <HAL_I2C_Mem_Read+0x22c>)
 800c63c:	9300      	str	r3, [sp, #0]
 800c63e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f000 fb22 	bl	800cc8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c648:	697b      	ldr	r3, [r7, #20]
 800c64a:	9300      	str	r3, [sp, #0]
 800c64c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c64e:	2200      	movs	r2, #0
 800c650:	2104      	movs	r1, #4
 800c652:	68f8      	ldr	r0, [r7, #12]
 800c654:	f000 f956 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c658:	4603      	mov	r3, r0
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d001      	beq.n	800c662 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c65e:	2301      	movs	r3, #1
 800c660:	e07c      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c66c:	b2d2      	uxtb	r2, r2
 800c66e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c674:	1c5a      	adds	r2, r3, #1
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c67e:	3b01      	subs	r3, #1
 800c680:	b29a      	uxth	r2, r3
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	3b01      	subs	r3, #1
 800c68e:	b29a      	uxth	r2, r3
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c698:	b29b      	uxth	r3, r3
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d034      	beq.n	800c708 <HAL_I2C_Mem_Read+0x1d0>
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d130      	bne.n	800c708 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	9300      	str	r3, [sp, #0]
 800c6aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	2180      	movs	r1, #128	@ 0x80
 800c6b0:	68f8      	ldr	r0, [r7, #12]
 800c6b2:	f000 f927 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d001      	beq.n	800c6c0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e04d      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	2bff      	cmp	r3, #255	@ 0xff
 800c6c8:	d90e      	bls.n	800c6e8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	22ff      	movs	r2, #255	@ 0xff
 800c6ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6d4:	b2da      	uxtb	r2, r3
 800c6d6:	8979      	ldrh	r1, [r7, #10]
 800c6d8:	2300      	movs	r3, #0
 800c6da:	9300      	str	r3, [sp, #0]
 800c6dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c6e0:	68f8      	ldr	r0, [r7, #12]
 800c6e2:	f000 fad3 	bl	800cc8c <I2C_TransferConfig>
 800c6e6:	e00f      	b.n	800c708 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c6ec:	b29a      	uxth	r2, r3
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c6f6:	b2da      	uxtb	r2, r3
 800c6f8:	8979      	ldrh	r1, [r7, #10]
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	9300      	str	r3, [sp, #0]
 800c6fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c702:	68f8      	ldr	r0, [r7, #12]
 800c704:	f000 fac2 	bl	800cc8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c70c:	b29b      	uxth	r3, r3
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d19a      	bne.n	800c648 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c712:	697a      	ldr	r2, [r7, #20]
 800c714:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c716:	68f8      	ldr	r0, [r7, #12]
 800c718:	f000 f994 	bl	800ca44 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d001      	beq.n	800c726 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	e01a      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	2220      	movs	r2, #32
 800c72c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	6859      	ldr	r1, [r3, #4]
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	681a      	ldr	r2, [r3, #0]
 800c738:	4b0b      	ldr	r3, [pc, #44]	@ (800c768 <HAL_I2C_Mem_Read+0x230>)
 800c73a:	400b      	ands	r3, r1
 800c73c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	2220      	movs	r2, #32
 800c742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	2200      	movs	r2, #0
 800c74a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	2200      	movs	r2, #0
 800c752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c756:	2300      	movs	r3, #0
 800c758:	e000      	b.n	800c75c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c75a:	2302      	movs	r3, #2
  }
}
 800c75c:	4618      	mov	r0, r3
 800c75e:	3718      	adds	r7, #24
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}
 800c764:	80002400 	.word	0x80002400
 800c768:	fe00e800 	.word	0xfe00e800

0800c76c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b086      	sub	sp, #24
 800c770:	af02      	add	r7, sp, #8
 800c772:	60f8      	str	r0, [r7, #12]
 800c774:	4608      	mov	r0, r1
 800c776:	4611      	mov	r1, r2
 800c778:	461a      	mov	r2, r3
 800c77a:	4603      	mov	r3, r0
 800c77c:	817b      	strh	r3, [r7, #10]
 800c77e:	460b      	mov	r3, r1
 800c780:	813b      	strh	r3, [r7, #8]
 800c782:	4613      	mov	r3, r2
 800c784:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c786:	88fb      	ldrh	r3, [r7, #6]
 800c788:	b2da      	uxtb	r2, r3
 800c78a:	8979      	ldrh	r1, [r7, #10]
 800c78c:	4b20      	ldr	r3, [pc, #128]	@ (800c810 <I2C_RequestMemoryWrite+0xa4>)
 800c78e:	9300      	str	r3, [sp, #0]
 800c790:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c794:	68f8      	ldr	r0, [r7, #12]
 800c796:	f000 fa79 	bl	800cc8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c79a:	69fa      	ldr	r2, [r7, #28]
 800c79c:	69b9      	ldr	r1, [r7, #24]
 800c79e:	68f8      	ldr	r0, [r7, #12]
 800c7a0:	f000 f909 	bl	800c9b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d001      	beq.n	800c7ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e02c      	b.n	800c808 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c7ae:	88fb      	ldrh	r3, [r7, #6]
 800c7b0:	2b01      	cmp	r3, #1
 800c7b2:	d105      	bne.n	800c7c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7b4:	893b      	ldrh	r3, [r7, #8]
 800c7b6:	b2da      	uxtb	r2, r3
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	629a      	str	r2, [r3, #40]	@ 0x28
 800c7be:	e015      	b.n	800c7ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c7c0:	893b      	ldrh	r3, [r7, #8]
 800c7c2:	0a1b      	lsrs	r3, r3, #8
 800c7c4:	b29b      	uxth	r3, r3
 800c7c6:	b2da      	uxtb	r2, r3
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7ce:	69fa      	ldr	r2, [r7, #28]
 800c7d0:	69b9      	ldr	r1, [r7, #24]
 800c7d2:	68f8      	ldr	r0, [r7, #12]
 800c7d4:	f000 f8ef 	bl	800c9b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d001      	beq.n	800c7e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	e012      	b.n	800c808 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7e2:	893b      	ldrh	r3, [r7, #8]
 800c7e4:	b2da      	uxtb	r2, r3
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c7ec:	69fb      	ldr	r3, [r7, #28]
 800c7ee:	9300      	str	r3, [sp, #0]
 800c7f0:	69bb      	ldr	r3, [r7, #24]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	2180      	movs	r1, #128	@ 0x80
 800c7f6:	68f8      	ldr	r0, [r7, #12]
 800c7f8:	f000 f884 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d001      	beq.n	800c806 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c802:	2301      	movs	r3, #1
 800c804:	e000      	b.n	800c808 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c806:	2300      	movs	r3, #0
}
 800c808:	4618      	mov	r0, r3
 800c80a:	3710      	adds	r7, #16
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}
 800c810:	80002000 	.word	0x80002000

0800c814 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b086      	sub	sp, #24
 800c818:	af02      	add	r7, sp, #8
 800c81a:	60f8      	str	r0, [r7, #12]
 800c81c:	4608      	mov	r0, r1
 800c81e:	4611      	mov	r1, r2
 800c820:	461a      	mov	r2, r3
 800c822:	4603      	mov	r3, r0
 800c824:	817b      	strh	r3, [r7, #10]
 800c826:	460b      	mov	r3, r1
 800c828:	813b      	strh	r3, [r7, #8]
 800c82a:	4613      	mov	r3, r2
 800c82c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c82e:	88fb      	ldrh	r3, [r7, #6]
 800c830:	b2da      	uxtb	r2, r3
 800c832:	8979      	ldrh	r1, [r7, #10]
 800c834:	4b20      	ldr	r3, [pc, #128]	@ (800c8b8 <I2C_RequestMemoryRead+0xa4>)
 800c836:	9300      	str	r3, [sp, #0]
 800c838:	2300      	movs	r3, #0
 800c83a:	68f8      	ldr	r0, [r7, #12]
 800c83c:	f000 fa26 	bl	800cc8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c840:	69fa      	ldr	r2, [r7, #28]
 800c842:	69b9      	ldr	r1, [r7, #24]
 800c844:	68f8      	ldr	r0, [r7, #12]
 800c846:	f000 f8b6 	bl	800c9b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800c84a:	4603      	mov	r3, r0
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d001      	beq.n	800c854 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c850:	2301      	movs	r3, #1
 800c852:	e02c      	b.n	800c8ae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c854:	88fb      	ldrh	r3, [r7, #6]
 800c856:	2b01      	cmp	r3, #1
 800c858:	d105      	bne.n	800c866 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c85a:	893b      	ldrh	r3, [r7, #8]
 800c85c:	b2da      	uxtb	r2, r3
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	629a      	str	r2, [r3, #40]	@ 0x28
 800c864:	e015      	b.n	800c892 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c866:	893b      	ldrh	r3, [r7, #8]
 800c868:	0a1b      	lsrs	r3, r3, #8
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	b2da      	uxtb	r2, r3
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c874:	69fa      	ldr	r2, [r7, #28]
 800c876:	69b9      	ldr	r1, [r7, #24]
 800c878:	68f8      	ldr	r0, [r7, #12]
 800c87a:	f000 f89c 	bl	800c9b6 <I2C_WaitOnTXISFlagUntilTimeout>
 800c87e:	4603      	mov	r3, r0
 800c880:	2b00      	cmp	r3, #0
 800c882:	d001      	beq.n	800c888 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c884:	2301      	movs	r3, #1
 800c886:	e012      	b.n	800c8ae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c888:	893b      	ldrh	r3, [r7, #8]
 800c88a:	b2da      	uxtb	r2, r3
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c892:	69fb      	ldr	r3, [r7, #28]
 800c894:	9300      	str	r3, [sp, #0]
 800c896:	69bb      	ldr	r3, [r7, #24]
 800c898:	2200      	movs	r2, #0
 800c89a:	2140      	movs	r1, #64	@ 0x40
 800c89c:	68f8      	ldr	r0, [r7, #12]
 800c89e:	f000 f831 	bl	800c904 <I2C_WaitOnFlagUntilTimeout>
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d001      	beq.n	800c8ac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	e000      	b.n	800c8ae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c8ac:	2300      	movs	r3, #0
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3710      	adds	r7, #16
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	80002000 	.word	0x80002000

0800c8bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c8bc:	b480      	push	{r7}
 800c8be:	b083      	sub	sp, #12
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	699b      	ldr	r3, [r3, #24]
 800c8ca:	f003 0302 	and.w	r3, r3, #2
 800c8ce:	2b02      	cmp	r3, #2
 800c8d0:	d103      	bne.n	800c8da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	699b      	ldr	r3, [r3, #24]
 800c8e0:	f003 0301 	and.w	r3, r3, #1
 800c8e4:	2b01      	cmp	r3, #1
 800c8e6:	d007      	beq.n	800c8f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	699a      	ldr	r2, [r3, #24]
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f042 0201 	orr.w	r2, r2, #1
 800c8f6:	619a      	str	r2, [r3, #24]
  }
}
 800c8f8:	bf00      	nop
 800c8fa:	370c      	adds	r7, #12
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b084      	sub	sp, #16
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	603b      	str	r3, [r7, #0]
 800c910:	4613      	mov	r3, r2
 800c912:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c914:	e03b      	b.n	800c98e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c916:	69ba      	ldr	r2, [r7, #24]
 800c918:	6839      	ldr	r1, [r7, #0]
 800c91a:	68f8      	ldr	r0, [r7, #12]
 800c91c:	f000 f8d6 	bl	800cacc <I2C_IsErrorOccurred>
 800c920:	4603      	mov	r3, r0
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c926:	2301      	movs	r3, #1
 800c928:	e041      	b.n	800c9ae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c930:	d02d      	beq.n	800c98e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c932:	f7f9 f909 	bl	8005b48 <HAL_GetTick>
 800c936:	4602      	mov	r2, r0
 800c938:	69bb      	ldr	r3, [r7, #24]
 800c93a:	1ad3      	subs	r3, r2, r3
 800c93c:	683a      	ldr	r2, [r7, #0]
 800c93e:	429a      	cmp	r2, r3
 800c940:	d302      	bcc.n	800c948 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d122      	bne.n	800c98e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	699a      	ldr	r2, [r3, #24]
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	4013      	ands	r3, r2
 800c952:	68ba      	ldr	r2, [r7, #8]
 800c954:	429a      	cmp	r2, r3
 800c956:	bf0c      	ite	eq
 800c958:	2301      	moveq	r3, #1
 800c95a:	2300      	movne	r3, #0
 800c95c:	b2db      	uxtb	r3, r3
 800c95e:	461a      	mov	r2, r3
 800c960:	79fb      	ldrb	r3, [r7, #7]
 800c962:	429a      	cmp	r2, r3
 800c964:	d113      	bne.n	800c98e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c96a:	f043 0220 	orr.w	r2, r3, #32
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	2220      	movs	r2, #32
 800c976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	2200      	movs	r2, #0
 800c97e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	2200      	movs	r2, #0
 800c986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800c98a:	2301      	movs	r3, #1
 800c98c:	e00f      	b.n	800c9ae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	699a      	ldr	r2, [r3, #24]
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	4013      	ands	r3, r2
 800c998:	68ba      	ldr	r2, [r7, #8]
 800c99a:	429a      	cmp	r2, r3
 800c99c:	bf0c      	ite	eq
 800c99e:	2301      	moveq	r3, #1
 800c9a0:	2300      	movne	r3, #0
 800c9a2:	b2db      	uxtb	r3, r3
 800c9a4:	461a      	mov	r2, r3
 800c9a6:	79fb      	ldrb	r3, [r7, #7]
 800c9a8:	429a      	cmp	r2, r3
 800c9aa:	d0b4      	beq.n	800c916 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c9ac:	2300      	movs	r3, #0
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3710      	adds	r7, #16
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}

0800c9b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c9b6:	b580      	push	{r7, lr}
 800c9b8:	b084      	sub	sp, #16
 800c9ba:	af00      	add	r7, sp, #0
 800c9bc:	60f8      	str	r0, [r7, #12]
 800c9be:	60b9      	str	r1, [r7, #8]
 800c9c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c9c2:	e033      	b.n	800ca2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c9c4:	687a      	ldr	r2, [r7, #4]
 800c9c6:	68b9      	ldr	r1, [r7, #8]
 800c9c8:	68f8      	ldr	r0, [r7, #12]
 800c9ca:	f000 f87f 	bl	800cacc <I2C_IsErrorOccurred>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d001      	beq.n	800c9d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	e031      	b.n	800ca3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9de:	d025      	beq.n	800ca2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9e0:	f7f9 f8b2 	bl	8005b48 <HAL_GetTick>
 800c9e4:	4602      	mov	r2, r0
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	1ad3      	subs	r3, r2, r3
 800c9ea:	68ba      	ldr	r2, [r7, #8]
 800c9ec:	429a      	cmp	r2, r3
 800c9ee:	d302      	bcc.n	800c9f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d11a      	bne.n	800ca2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	699b      	ldr	r3, [r3, #24]
 800c9fc:	f003 0302 	and.w	r3, r3, #2
 800ca00:	2b02      	cmp	r3, #2
 800ca02:	d013      	beq.n	800ca2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca08:	f043 0220 	orr.w	r2, r3, #32
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2220      	movs	r2, #32
 800ca14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	2200      	movs	r2, #0
 800ca24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800ca28:	2301      	movs	r3, #1
 800ca2a:	e007      	b.n	800ca3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	699b      	ldr	r3, [r3, #24]
 800ca32:	f003 0302 	and.w	r3, r3, #2
 800ca36:	2b02      	cmp	r3, #2
 800ca38:	d1c4      	bne.n	800c9c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ca3a:	2300      	movs	r3, #0
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3710      	adds	r7, #16
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b084      	sub	sp, #16
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	60f8      	str	r0, [r7, #12]
 800ca4c:	60b9      	str	r1, [r7, #8]
 800ca4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ca50:	e02f      	b.n	800cab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	68b9      	ldr	r1, [r7, #8]
 800ca56:	68f8      	ldr	r0, [r7, #12]
 800ca58:	f000 f838 	bl	800cacc <I2C_IsErrorOccurred>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d001      	beq.n	800ca66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ca62:	2301      	movs	r3, #1
 800ca64:	e02d      	b.n	800cac2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca66:	f7f9 f86f 	bl	8005b48 <HAL_GetTick>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	1ad3      	subs	r3, r2, r3
 800ca70:	68ba      	ldr	r2, [r7, #8]
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d302      	bcc.n	800ca7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d11a      	bne.n	800cab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	699b      	ldr	r3, [r3, #24]
 800ca82:	f003 0320 	and.w	r3, r3, #32
 800ca86:	2b20      	cmp	r3, #32
 800ca88:	d013      	beq.n	800cab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca8e:	f043 0220 	orr.w	r2, r3, #32
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2220      	movs	r2, #32
 800ca9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2200      	movs	r2, #0
 800caaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800caae:	2301      	movs	r3, #1
 800cab0:	e007      	b.n	800cac2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	699b      	ldr	r3, [r3, #24]
 800cab8:	f003 0320 	and.w	r3, r3, #32
 800cabc:	2b20      	cmp	r3, #32
 800cabe:	d1c8      	bne.n	800ca52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800cac0:	2300      	movs	r3, #0
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3710      	adds	r7, #16
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
	...

0800cacc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b08a      	sub	sp, #40	@ 0x28
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	60f8      	str	r0, [r7, #12]
 800cad4:	60b9      	str	r1, [r7, #8]
 800cad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cad8:	2300      	movs	r3, #0
 800cada:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	699b      	ldr	r3, [r3, #24]
 800cae4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800cae6:	2300      	movs	r3, #0
 800cae8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800caee:	69bb      	ldr	r3, [r7, #24]
 800caf0:	f003 0310 	and.w	r3, r3, #16
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d068      	beq.n	800cbca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	2210      	movs	r2, #16
 800cafe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cb00:	e049      	b.n	800cb96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb08:	d045      	beq.n	800cb96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cb0a:	f7f9 f81d 	bl	8005b48 <HAL_GetTick>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	69fb      	ldr	r3, [r7, #28]
 800cb12:	1ad3      	subs	r3, r2, r3
 800cb14:	68ba      	ldr	r2, [r7, #8]
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d302      	bcc.n	800cb20 <I2C_IsErrorOccurred+0x54>
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d13a      	bne.n	800cb96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	685b      	ldr	r3, [r3, #4]
 800cb26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cb32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	699b      	ldr	r3, [r3, #24]
 800cb3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cb3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb42:	d121      	bne.n	800cb88 <I2C_IsErrorOccurred+0xbc>
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb4a:	d01d      	beq.n	800cb88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800cb4c:	7cfb      	ldrb	r3, [r7, #19]
 800cb4e:	2b20      	cmp	r3, #32
 800cb50:	d01a      	beq.n	800cb88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	685a      	ldr	r2, [r3, #4]
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cb60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cb62:	f7f8 fff1 	bl	8005b48 <HAL_GetTick>
 800cb66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cb68:	e00e      	b.n	800cb88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cb6a:	f7f8 ffed 	bl	8005b48 <HAL_GetTick>
 800cb6e:	4602      	mov	r2, r0
 800cb70:	69fb      	ldr	r3, [r7, #28]
 800cb72:	1ad3      	subs	r3, r2, r3
 800cb74:	2b19      	cmp	r3, #25
 800cb76:	d907      	bls.n	800cb88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800cb78:	6a3b      	ldr	r3, [r7, #32]
 800cb7a:	f043 0320 	orr.w	r3, r3, #32
 800cb7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800cb80:	2301      	movs	r3, #1
 800cb82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800cb86:	e006      	b.n	800cb96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	699b      	ldr	r3, [r3, #24]
 800cb8e:	f003 0320 	and.w	r3, r3, #32
 800cb92:	2b20      	cmp	r3, #32
 800cb94:	d1e9      	bne.n	800cb6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	699b      	ldr	r3, [r3, #24]
 800cb9c:	f003 0320 	and.w	r3, r3, #32
 800cba0:	2b20      	cmp	r3, #32
 800cba2:	d003      	beq.n	800cbac <I2C_IsErrorOccurred+0xe0>
 800cba4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d0aa      	beq.n	800cb02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cbac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d103      	bne.n	800cbbc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	2220      	movs	r2, #32
 800cbba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cbbc:	6a3b      	ldr	r3, [r7, #32]
 800cbbe:	f043 0304 	orr.w	r3, r3, #4
 800cbc2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cbd2:	69bb      	ldr	r3, [r7, #24]
 800cbd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d00b      	beq.n	800cbf4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cbdc:	6a3b      	ldr	r3, [r7, #32]
 800cbde:	f043 0301 	orr.w	r3, r3, #1
 800cbe2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cbec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cbf4:	69bb      	ldr	r3, [r7, #24]
 800cbf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d00b      	beq.n	800cc16 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cbfe:	6a3b      	ldr	r3, [r7, #32]
 800cc00:	f043 0308 	orr.w	r3, r3, #8
 800cc04:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cc0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cc10:	2301      	movs	r3, #1
 800cc12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d00b      	beq.n	800cc38 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cc20:	6a3b      	ldr	r3, [r7, #32]
 800cc22:	f043 0302 	orr.w	r3, r3, #2
 800cc26:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cc30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cc32:	2301      	movs	r3, #1
 800cc34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800cc38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d01c      	beq.n	800cc7a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cc40:	68f8      	ldr	r0, [r7, #12]
 800cc42:	f7ff fe3b 	bl	800c8bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	6859      	ldr	r1, [r3, #4]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	4b0d      	ldr	r3, [pc, #52]	@ (800cc88 <I2C_IsErrorOccurred+0x1bc>)
 800cc52:	400b      	ands	r3, r1
 800cc54:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc5a:	6a3b      	ldr	r3, [r7, #32]
 800cc5c:	431a      	orrs	r2, r3
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2220      	movs	r2, #32
 800cc66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	2200      	movs	r2, #0
 800cc76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800cc7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cc7e:	4618      	mov	r0, r3
 800cc80:	3728      	adds	r7, #40	@ 0x28
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}
 800cc86:	bf00      	nop
 800cc88:	fe00e800 	.word	0xfe00e800

0800cc8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cc8c:	b480      	push	{r7}
 800cc8e:	b087      	sub	sp, #28
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	60f8      	str	r0, [r7, #12]
 800cc94:	607b      	str	r3, [r7, #4]
 800cc96:	460b      	mov	r3, r1
 800cc98:	817b      	strh	r3, [r7, #10]
 800cc9a:	4613      	mov	r3, r2
 800cc9c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cc9e:	897b      	ldrh	r3, [r7, #10]
 800cca0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cca4:	7a7b      	ldrb	r3, [r7, #9]
 800cca6:	041b      	lsls	r3, r3, #16
 800cca8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ccac:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ccb2:	6a3b      	ldr	r3, [r7, #32]
 800ccb4:	4313      	orrs	r3, r2
 800ccb6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccba:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	685a      	ldr	r2, [r3, #4]
 800ccc2:	6a3b      	ldr	r3, [r7, #32]
 800ccc4:	0d5b      	lsrs	r3, r3, #21
 800ccc6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800ccca:	4b08      	ldr	r3, [pc, #32]	@ (800ccec <I2C_TransferConfig+0x60>)
 800cccc:	430b      	orrs	r3, r1
 800ccce:	43db      	mvns	r3, r3
 800ccd0:	ea02 0103 	and.w	r1, r2, r3
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	697a      	ldr	r2, [r7, #20]
 800ccda:	430a      	orrs	r2, r1
 800ccdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800ccde:	bf00      	nop
 800cce0:	371c      	adds	r7, #28
 800cce2:	46bd      	mov	sp, r7
 800cce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce8:	4770      	bx	lr
 800ccea:	bf00      	nop
 800ccec:	03ff63ff 	.word	0x03ff63ff

0800ccf0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
 800ccf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd00:	b2db      	uxtb	r3, r3
 800cd02:	2b20      	cmp	r3, #32
 800cd04:	d138      	bne.n	800cd78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d101      	bne.n	800cd14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cd10:	2302      	movs	r3, #2
 800cd12:	e032      	b.n	800cd7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2201      	movs	r2, #1
 800cd18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2224      	movs	r2, #36	@ 0x24
 800cd20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	681a      	ldr	r2, [r3, #0]
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f022 0201 	bic.w	r2, r2, #1
 800cd32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cd42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6819      	ldr	r1, [r3, #0]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	683a      	ldr	r2, [r7, #0]
 800cd50:	430a      	orrs	r2, r1
 800cd52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	681a      	ldr	r2, [r3, #0]
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f042 0201 	orr.w	r2, r2, #1
 800cd62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	2220      	movs	r2, #32
 800cd68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800cd74:	2300      	movs	r3, #0
 800cd76:	e000      	b.n	800cd7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cd78:	2302      	movs	r3, #2
  }
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	370c      	adds	r7, #12
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd84:	4770      	bx	lr

0800cd86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cd86:	b480      	push	{r7}
 800cd88:	b085      	sub	sp, #20
 800cd8a:	af00      	add	r7, sp, #0
 800cd8c:	6078      	str	r0, [r7, #4]
 800cd8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd96:	b2db      	uxtb	r3, r3
 800cd98:	2b20      	cmp	r3, #32
 800cd9a:	d139      	bne.n	800ce10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cda2:	2b01      	cmp	r3, #1
 800cda4:	d101      	bne.n	800cdaa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cda6:	2302      	movs	r3, #2
 800cda8:	e033      	b.n	800ce12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2201      	movs	r2, #1
 800cdae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2224      	movs	r2, #36	@ 0x24
 800cdb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	681a      	ldr	r2, [r3, #0]
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	f022 0201 	bic.w	r2, r2, #1
 800cdc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800cdd8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	021b      	lsls	r3, r3, #8
 800cdde:	68fa      	ldr	r2, [r7, #12]
 800cde0:	4313      	orrs	r3, r2
 800cde2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	68fa      	ldr	r2, [r7, #12]
 800cdea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	681a      	ldr	r2, [r3, #0]
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f042 0201 	orr.w	r2, r2, #1
 800cdfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2220      	movs	r2, #32
 800ce00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2200      	movs	r2, #0
 800ce08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	e000      	b.n	800ce12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ce10:	2302      	movs	r3, #2
  }
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3714      	adds	r7, #20
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr

0800ce1e <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800ce1e:	b480      	push	{r7}
 800ce20:	b083      	sub	sp, #12
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d101      	bne.n	800ce30 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	e017      	b.n	800ce60 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	2b02      	cmp	r3, #2
 800ce3a:	d004      	beq.n	800ce46 <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2280      	movs	r2, #128	@ 0x80
 800ce40:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800ce42:	2301      	movs	r3, #1
 800ce44:	e00c      	b.n	800ce60 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2204      	movs	r2, #4
 800ce4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	68da      	ldr	r2, [r3, #12]
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f022 0201 	bic.w	r2, r2, #1
 800ce5c:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800ce5e:	2300      	movs	r3, #0
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	370c      	adds	r7, #12
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr

0800ce6c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b086      	sub	sp, #24
 800ce70:	af02      	add	r7, sp, #8
 800ce72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ce74:	2300      	movs	r3, #0
 800ce76:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800ce78:	f7f8 fe66 	bl	8005b48 <HAL_GetTick>
 800ce7c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d102      	bne.n	800ce8a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 800ce84:	2301      	movs	r3, #1
 800ce86:	73fb      	strb	r3, [r7, #15]
 800ce88:	e0a5      	b.n	800cfd6 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	f040 809e 	bne.w	800cfd6 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800ce9a:	6878      	ldr	r0, [r7, #4]
 800ce9c:	f7f6 fb5a 	bl	8003554 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800cea0:	f241 3188 	movw	r1, #5000	@ 0x1388
 800cea4:	6878      	ldr	r0, [r7, #4]
 800cea6:	f000 fbd2 	bl	800d64e <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	689a      	ldr	r2, [r3, #8]
 800ceb0:	4b4b      	ldr	r3, [pc, #300]	@ (800cfe0 <HAL_OSPI_Init+0x174>)
 800ceb2:	4013      	ands	r3, r2
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	68d1      	ldr	r1, [r2, #12]
 800ceb8:	687a      	ldr	r2, [r7, #4]
 800ceba:	6912      	ldr	r2, [r2, #16]
 800cebc:	3a01      	subs	r2, #1
 800cebe:	0412      	lsls	r2, r2, #16
 800cec0:	4311      	orrs	r1, r2
 800cec2:	687a      	ldr	r2, [r7, #4]
 800cec4:	6952      	ldr	r2, [r2, #20]
 800cec6:	3a01      	subs	r2, #1
 800cec8:	0212      	lsls	r2, r2, #8
 800ceca:	4311      	orrs	r1, r2
 800cecc:	687a      	ldr	r2, [r7, #4]
 800cece:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ced0:	4311      	orrs	r1, r2
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	69d2      	ldr	r2, [r2, #28]
 800ced6:	4311      	orrs	r1, r2
 800ced8:	687a      	ldr	r2, [r7, #4]
 800ceda:	6812      	ldr	r2, [r2, #0]
 800cedc:	430b      	orrs	r3, r1
 800cede:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	68db      	ldr	r3, [r3, #12]
 800cee6:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6a1a      	ldr	r2, [r3, #32]
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	430a      	orrs	r2, r1
 800cef4:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cefa:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	430a      	orrs	r2, r1
 800cf06:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	687a      	ldr	r2, [r7, #4]
 800cf0e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800cf10:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	685b      	ldr	r3, [r3, #4]
 800cf20:	3b01      	subs	r3, #1
 800cf22:	021a      	lsls	r2, r3, #8
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	430a      	orrs	r2, r1
 800cf2a:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf30:	9300      	str	r3, [sp, #0]
 800cf32:	68bb      	ldr	r3, [r7, #8]
 800cf34:	2200      	movs	r2, #0
 800cf36:	2120      	movs	r1, #32
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	f001 f8bf 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800cf3e:	4603      	mov	r3, r0
 800cf40:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800cf42:	7bfb      	ldrb	r3, [r7, #15]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d146      	bne.n	800cfd6 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68db      	ldr	r3, [r3, #12]
 800cf4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf56:	1e5a      	subs	r2, r3, #1
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	430a      	orrs	r2, r1
 800cf5e:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	689a      	ldr	r2, [r3, #8]
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	430a      	orrs	r2, r1
 800cf74:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800cf7e:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf8a:	431a      	orrs	r2, r3
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	430a      	orrs	r2, r1
 800cf92:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	681a      	ldr	r2, [r3, #0]
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	f042 0201 	orr.w	r2, r2, #1
 800cfa4:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	699b      	ldr	r3, [r3, #24]
 800cfaa:	2b02      	cmp	r3, #2
 800cfac:	d107      	bne.n	800cfbe <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	689a      	ldr	r2, [r3, #8]
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f042 0202 	orr.w	r2, r2, #2
 800cfbc:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	68db      	ldr	r3, [r3, #12]
 800cfc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cfc6:	d103      	bne.n	800cfd0 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	651a      	str	r2, [r3, #80]	@ 0x50
 800cfce:	e002      	b.n	800cfd6 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2202      	movs	r2, #2
 800cfd4:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 800cfd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3710      	adds	r7, #16
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}
 800cfe0:	f8e0f8f4 	.word	0xf8e0f8f4

0800cfe4 <HAL_OSPI_IRQHandler>:
  * @brief  Handle OSPI interrupt request.
  * @param  hospi : OSPI handle
  * @retval None
  */
void HAL_OSPI_IRQHandler(OSPI_HandleTypeDef *hospi)
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b086      	sub	sp, #24
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	3350      	adds	r3, #80	@ 0x50
 800cff2:	617b      	str	r3, [r7, #20]
  uint32_t flag           = hospi->Instance->SR;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	6a1b      	ldr	r3, [r3, #32]
 800cffa:	613b      	str	r3, [r7, #16]
  uint32_t itsource       = hospi->Instance->CR;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	60fb      	str	r3, [r7, #12]
  uint32_t currentstate   = hospi->State;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d008:	60bb      	str	r3, [r7, #8]

  /* OctoSPI fifo threshold interrupt occurred -------------------------------*/
  if (((flag & HAL_OSPI_FLAG_FT) != 0U) && ((itsource & HAL_OSPI_IT_FT) != 0U))
 800d00a:	693b      	ldr	r3, [r7, #16]
 800d00c:	f003 0304 	and.w	r3, r3, #4
 800d010:	2b00      	cmp	r3, #0
 800d012:	d03a      	beq.n	800d08a <HAL_OSPI_IRQHandler+0xa6>
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d035      	beq.n	800d08a <HAL_OSPI_IRQHandler+0xa6>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	2b18      	cmp	r3, #24
 800d022:	d10f      	bne.n	800d044 <HAL_OSPI_IRQHandler+0x60>
    {
      /* Write a data in the fifo */
      *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d028:	781a      	ldrb	r2, [r3, #0]
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d032:	1c5a      	adds	r2, r3, #1
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d03c:	1e5a      	subs	r2, r3, #1
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	649a      	str	r2, [r3, #72]	@ 0x48
 800d042:	e012      	b.n	800d06a <HAL_OSPI_IRQHandler+0x86>
    }
    else if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d044:	68bb      	ldr	r3, [r7, #8]
 800d046:	2b28      	cmp	r3, #40	@ 0x28
 800d048:	d10f      	bne.n	800d06a <HAL_OSPI_IRQHandler+0x86>
    {
      /* Read a data from the fifo */
      *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d04e:	697a      	ldr	r2, [r7, #20]
 800d050:	7812      	ldrb	r2, [r2, #0]
 800d052:	b2d2      	uxtb	r2, r2
 800d054:	701a      	strb	r2, [r3, #0]
      hospi->pBuffPtr++;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d05a:	1c5a      	adds	r2, r3, #1
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	641a      	str	r2, [r3, #64]	@ 0x40
      hospi->XferCount--;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d064:	1e5a      	subs	r2, r3, #1
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	649a      	str	r2, [r3, #72]	@ 0x48
    else
    {
      /* Nothing to do */
    }

    if (hospi->XferCount == 0U)
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d107      	bne.n	800d082 <HAL_OSPI_IRQHandler+0x9e>
    {
      /* All data have been received or transmitted for the transfer */
      /* Disable fifo threshold interrupt */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_FT);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d080:	601a      	str	r2, [r3, #0]

    /* Fifo threshold callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->FifoThresholdCallback(hospi);
#else
    HAL_OSPI_FifoThresholdCallback(hospi);
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f000 faa7 	bl	800d5d6 <HAL_OSPI_FifoThresholdCallback>
 800d088:	e0e7      	b.n	800d25a <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
  /* OctoSPI transfer complete interrupt occurred ----------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TC) != 0U) && ((itsource & HAL_OSPI_IT_TC) != 0U))
 800d08a:	693b      	ldr	r3, [r7, #16]
 800d08c:	f003 0302 	and.w	r3, r3, #2
 800d090:	2b00      	cmp	r3, #0
 800d092:	d067      	beq.n	800d164 <HAL_OSPI_IRQHandler+0x180>
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d062      	beq.n	800d164 <HAL_OSPI_IRQHandler+0x180>
  {
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	2b28      	cmp	r3, #40	@ 0x28
 800d0a2:	d131      	bne.n	800d108 <HAL_OSPI_IRQHandler+0x124>
    {
      if ((hospi->XferCount > 0U) && ((flag & OCTOSPI_SR_FLEVEL) != 0U))
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d015      	beq.n	800d0d8 <HAL_OSPI_IRQHandler+0xf4>
 800d0ac:	693b      	ldr	r3, [r7, #16]
 800d0ae:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d010      	beq.n	800d0d8 <HAL_OSPI_IRQHandler+0xf4>
      {
        /* Read the last data received in the fifo */
        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ba:	697a      	ldr	r2, [r7, #20]
 800d0bc:	7812      	ldrb	r2, [r2, #0]
 800d0be:	b2d2      	uxtb	r2, r2
 800d0c0:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0c6:	1c5a      	adds	r2, r3, #1
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0d0:	1e5a      	subs	r2, r3, #1
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	649a      	str	r2, [r3, #72]	@ 0x48
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d0d6:	e0bd      	b.n	800d254 <HAL_OSPI_IRQHandler+0x270>
      }
      else if (hospi->XferCount == 0U)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	f040 80b9 	bne.w	800d254 <HAL_OSPI_IRQHandler+0x270>
      {
        /* Clear flag */
        hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	2202      	movs	r2, #2
 800d0e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Disable the interrupts */
        __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	681a      	ldr	r2, [r3, #0]
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d0f8:	601a      	str	r2, [r3, #0]

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2202      	movs	r2, #2
 800d0fe:	651a      	str	r2, [r3, #80]	@ 0x50

        /* RX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->RxCpltCallback(hospi);
#else
        HAL_OSPI_RxCpltCallback(hospi);
 800d100:	6878      	ldr	r0, [r7, #4]
 800d102:	f000 fa7c 	bl	800d5fe <HAL_OSPI_RxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d106:	e0a5      	b.n	800d254 <HAL_OSPI_IRQHandler+0x270>
      }
    }
    else
    {
      /* Clear flag */
      hospi->Instance->FCR = HAL_OSPI_FLAG_TC;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	2202      	movs	r2, #2
 800d10e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_TC | HAL_OSPI_IT_FT | HAL_OSPI_IT_TE);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	681a      	ldr	r2, [r3, #0]
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 800d11e:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	2202      	movs	r2, #2
 800d124:	651a      	str	r2, [r3, #80]	@ 0x50

      if (currentstate == HAL_OSPI_STATE_BUSY_TX)
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	2b18      	cmp	r3, #24
 800d12a:	d103      	bne.n	800d134 <HAL_OSPI_IRQHandler+0x150>
      {
        /* TX complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->TxCpltCallback(hospi);
#else
        HAL_OSPI_TxCpltCallback(hospi);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f000 fa70 	bl	800d612 <HAL_OSPI_TxCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d132:	e08f      	b.n	800d254 <HAL_OSPI_IRQHandler+0x270>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_BUSY_CMD)
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	2b08      	cmp	r3, #8
 800d138:	d103      	bne.n	800d142 <HAL_OSPI_IRQHandler+0x15e>
      {
        /* Command complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->CmdCpltCallback(hospi);
#else
        HAL_OSPI_CmdCpltCallback(hospi);
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f000 fa55 	bl	800d5ea <HAL_OSPI_CmdCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d140:	e088      	b.n	800d254 <HAL_OSPI_IRQHandler+0x270>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
      }
      else if (currentstate == HAL_OSPI_STATE_ABORT)
 800d142:	68bb      	ldr	r3, [r7, #8]
 800d144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d148:	f040 8084 	bne.w	800d254 <HAL_OSPI_IRQHandler+0x270>
      {
        if (hospi->ErrorCode == HAL_OSPI_ERROR_NONE)
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d150:	2b00      	cmp	r3, #0
 800d152:	d103      	bne.n	800d15c <HAL_OSPI_IRQHandler+0x178>
          /* Abort called by the user */
          /* Abort complete callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->AbortCpltCallback(hospi);
#else
          HAL_OSPI_AbortCpltCallback(hospi);
 800d154:	6878      	ldr	r0, [r7, #4]
 800d156:	f000 fa34 	bl	800d5c2 <HAL_OSPI_AbortCpltCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d15a:	e07b      	b.n	800d254 <HAL_OSPI_IRQHandler+0x270>
          /* Abort due to an error (eg : DMA error) */
          /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
          hospi->ErrorCallback(hospi);
#else
          HAL_OSPI_ErrorCallback(hospi);
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 fa26 	bl	800d5ae <HAL_OSPI_ErrorCallback>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d162:	e077      	b.n	800d254 <HAL_OSPI_IRQHandler+0x270>
        /* Nothing to do */
      }
    }
  }
  /* OctoSPI status match interrupt occurred ---------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_SM) != 0U) && ((itsource & HAL_OSPI_IT_SM) != 0U))
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	f003 0308 	and.w	r3, r3, #8
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d01e      	beq.n	800d1ac <HAL_OSPI_IRQHandler+0x1c8>
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d174:	2b00      	cmp	r3, #0
 800d176:	d019      	beq.n	800d1ac <HAL_OSPI_IRQHandler+0x1c8>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_SM;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2208      	movs	r2, #8
 800d17e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Check if automatic poll mode stop is activated */
    if ((hospi->Instance->CR & OCTOSPI_CR_APMS) != 0U)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00a      	beq.n	800d1a4 <HAL_OSPI_IRQHandler+0x1c0>
    {
      /* Disable the interrupts */
      __HAL_OSPI_DISABLE_IT(hospi, HAL_OSPI_IT_SM | HAL_OSPI_IT_TE);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	681a      	ldr	r2, [r3, #0]
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800d19c:	601a      	str	r2, [r3, #0]

      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2202      	movs	r2, #2
 800d1a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Status match callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->StatusMatchCallback(hospi);
#else
    HAL_OSPI_StatusMatchCallback(hospi);
 800d1a4:	6878      	ldr	r0, [r7, #4]
 800d1a6:	f000 fa3e 	bl	800d626 <HAL_OSPI_StatusMatchCallback>
 800d1aa:	e056      	b.n	800d25a <HAL_OSPI_IRQHandler+0x276>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
  }
  /* OctoSPI transfer error interrupt occurred -------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TE) != 0U) && ((itsource & HAL_OSPI_IT_TE) != 0U))
 800d1ac:	693b      	ldr	r3, [r7, #16]
 800d1ae:	f003 0301 	and.w	r3, r3, #1
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d03c      	beq.n	800d230 <HAL_OSPI_IRQHandler+0x24c>
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d037      	beq.n	800d230 <HAL_OSPI_IRQHandler+0x24c>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TE;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	2201      	movs	r2, #1
 800d1c6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable all interrupts */
    __HAL_OSPI_DISABLE_IT(hospi, (HAL_OSPI_IT_TO | HAL_OSPI_IT_SM | HAL_OSPI_IT_FT | HAL_OSPI_IT_TC | HAL_OSPI_IT_TE));
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	681a      	ldr	r2, [r3, #0]
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800d1d6:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_TRANSFER;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2202      	movs	r2, #2
 800d1dc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f003 0304 	and.w	r3, r3, #4
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d01a      	beq.n	800d222 <HAL_OSPI_IRQHandler+0x23e>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	681a      	ldr	r2, [r3, #0]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	f022 0204 	bic.w	r2, r2, #4
 800d1fa:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      hospi->hmdma->XferAbortCallback = OSPI_DMAAbortCplt;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d200:	4a18      	ldr	r2, [pc, #96]	@ (800d264 <HAL_OSPI_IRQHandler+0x280>)
 800d202:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hospi->hmdma) != HAL_OK)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d208:	4618      	mov	r0, r3
 800d20a:	f7ff fe08 	bl	800ce1e <HAL_MDMA_Abort_IT>
 800d20e:	4603      	mov	r3, r0
 800d210:	2b00      	cmp	r3, #0
 800d212:	d021      	beq.n	800d258 <HAL_OSPI_IRQHandler+0x274>
      {
        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	2202      	movs	r2, #2
 800d218:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
        hospi->ErrorCallback(hospi);
#else
        HAL_OSPI_ErrorCallback(hospi);
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f000 f9c7 	bl	800d5ae <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d220:	e01a      	b.n	800d258 <HAL_OSPI_IRQHandler+0x274>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	2202      	movs	r2, #2
 800d226:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Error callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
      hospi->ErrorCallback(hospi);
#else
      HAL_OSPI_ErrorCallback(hospi);
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f000 f9c0 	bl	800d5ae <HAL_OSPI_ErrorCallback>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d22e:	e013      	b.n	800d258 <HAL_OSPI_IRQHandler+0x274>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */
    }
  }
  /* OctoSPI timeout interrupt occurred --------------------------------------*/
  else if (((flag & HAL_OSPI_FLAG_TO) != 0U) && ((itsource & HAL_OSPI_IT_TO) != 0U))
 800d230:	693b      	ldr	r3, [r7, #16]
 800d232:	f003 0310 	and.w	r3, r3, #16
 800d236:	2b00      	cmp	r3, #0
 800d238:	d00f      	beq.n	800d25a <HAL_OSPI_IRQHandler+0x276>
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d240:	2b00      	cmp	r3, #0
 800d242:	d00a      	beq.n	800d25a <HAL_OSPI_IRQHandler+0x276>
  {
    /* Clear flag */
    hospi->Instance->FCR = HAL_OSPI_FLAG_TO;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	2210      	movs	r2, #16
 800d24a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Timeout callback */
#if defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)
    hospi->TimeOutCallback(hospi);
#else
    HAL_OSPI_TimeOutCallback(hospi);
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 f9f4 	bl	800d63a <HAL_OSPI_TimeOutCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d252:	e002      	b.n	800d25a <HAL_OSPI_IRQHandler+0x276>
    if (currentstate == HAL_OSPI_STATE_BUSY_RX)
 800d254:	bf00      	nop
 800d256:	e000      	b.n	800d25a <HAL_OSPI_IRQHandler+0x276>
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800d258:	bf00      	nop
}
 800d25a:	bf00      	nop
 800d25c:	3718      	adds	r7, #24
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}
 800d262:	bf00      	nop
 800d264:	0800e045 	.word	0x0800e045

0800d268 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b08a      	sub	sp, #40	@ 0x28
 800d26c:	af02      	add	r7, sp, #8
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	60b9      	str	r1, [r7, #8]
 800d272:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800d274:	f7f8 fc68 	bl	8005b48 <HAL_GetTick>
 800d278:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d27e:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d284:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 800d286:	697b      	ldr	r3, [r7, #20]
 800d288:	2b02      	cmp	r3, #2
 800d28a:	d104      	bne.n	800d296 <HAL_OSPI_Command+0x2e>
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	68db      	ldr	r3, [r3, #12]
 800d290:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d294:	d115      	bne.n	800d2c2 <HAL_OSPI_Command+0x5a>
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	2b14      	cmp	r3, #20
 800d29a:	d107      	bne.n	800d2ac <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	2b02      	cmp	r3, #2
 800d2a2:	d00e      	beq.n	800d2c2 <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	2b03      	cmp	r3, #3
 800d2aa:	d00a      	beq.n	800d2c2 <HAL_OSPI_Command+0x5a>
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	2b24      	cmp	r3, #36	@ 0x24
 800d2b0:	d15b      	bne.n	800d36a <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	2b01      	cmp	r3, #1
 800d2b8:	d003      	beq.n	800d2c2 <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800d2be:	2b03      	cmp	r3, #3
 800d2c0:	d153      	bne.n	800d36a <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	9300      	str	r3, [sp, #0]
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	2120      	movs	r1, #32
 800d2cc:	68f8      	ldr	r0, [r7, #12]
 800d2ce:	f000 fef5 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 800d2d6:	7ffb      	ldrb	r3, [r7, #31]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d14c      	bne.n	800d376 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 800d2e2:	68b9      	ldr	r1, [r7, #8]
 800d2e4:	68f8      	ldr	r0, [r7, #12]
 800d2e6:	f000 ff21 	bl	800e12c <OSPI_ConfigCmd>
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800d2ee:	7ffb      	ldrb	r3, [r7, #31]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d140      	bne.n	800d376 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 800d2f4:	68bb      	ldr	r3, [r7, #8]
 800d2f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d10e      	bne.n	800d31a <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	9300      	str	r3, [sp, #0]
 800d300:	69bb      	ldr	r3, [r7, #24]
 800d302:	2201      	movs	r2, #1
 800d304:	2102      	movs	r1, #2
 800d306:	68f8      	ldr	r0, [r7, #12]
 800d308:	f000 fed8 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800d30c:	4603      	mov	r3, r0
 800d30e:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	2202      	movs	r2, #2
 800d316:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800d318:	e02d      	b.n	800d376 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d103      	bne.n	800d32a <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2204      	movs	r2, #4
 800d326:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d328:	e025      	b.n	800d376 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800d32a:	68bb      	ldr	r3, [r7, #8]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	2b01      	cmp	r3, #1
 800d330:	d10b      	bne.n	800d34a <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d336:	2b24      	cmp	r3, #36	@ 0x24
 800d338:	d103      	bne.n	800d342 <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2204      	movs	r2, #4
 800d33e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d340:	e019      	b.n	800d376 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	2214      	movs	r2, #20
 800d346:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d348:	e015      	b.n	800d376 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800d34a:	68bb      	ldr	r3, [r7, #8]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	2b02      	cmp	r3, #2
 800d350:	d111      	bne.n	800d376 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d356:	2b14      	cmp	r3, #20
 800d358:	d103      	bne.n	800d362 <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2204      	movs	r2, #4
 800d35e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d360:	e009      	b.n	800d376 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2224      	movs	r2, #36	@ 0x24
 800d366:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800d368:	e005      	b.n	800d376 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800d36a:	2301      	movs	r3, #1
 800d36c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2210      	movs	r2, #16
 800d372:	655a      	str	r2, [r3, #84]	@ 0x54
 800d374:	e000      	b.n	800d378 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 800d376:	bf00      	nop
  }

  /* Return function status */
  return status;
 800d378:	7ffb      	ldrb	r3, [r7, #31]
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	3720      	adds	r7, #32
 800d37e:	46bd      	mov	sp, r7
 800d380:	bd80      	pop	{r7, pc}

0800d382 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d382:	b580      	push	{r7, lr}
 800d384:	b08a      	sub	sp, #40	@ 0x28
 800d386:	af02      	add	r7, sp, #8
 800d388:	60f8      	str	r0, [r7, #12]
 800d38a:	60b9      	str	r1, [r7, #8]
 800d38c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d38e:	f7f8 fbdb 	bl	8005b48 <HAL_GetTick>
 800d392:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	3350      	adds	r3, #80	@ 0x50
 800d39a:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d105      	bne.n	800d3ae <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	2208      	movs	r2, #8
 800d3aa:	655a      	str	r2, [r3, #84]	@ 0x54
 800d3ac:	e057      	b.n	800d45e <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d3b2:	2b04      	cmp	r3, #4
 800d3b4:	d14e      	bne.n	800d454 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3bc:	1c5a      	adds	r2, r3, #1
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	68ba      	ldr	r2, [r7, #8]
 800d3ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	681a      	ldr	r2, [r3, #0]
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800d3de:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	9300      	str	r3, [sp, #0]
 800d3e4:	69bb      	ldr	r3, [r7, #24]
 800d3e6:	2201      	movs	r2, #1
 800d3e8:	2104      	movs	r1, #4
 800d3ea:	68f8      	ldr	r0, [r7, #12]
 800d3ec:	f000 fe66 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800d3f4:	7ffb      	ldrb	r3, [r7, #31]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d113      	bne.n	800d422 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3fe:	781a      	ldrb	r2, [r3, #0]
 800d400:	697b      	ldr	r3, [r7, #20]
 800d402:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d408:	1c5a      	adds	r2, r3, #1
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d412:	1e5a      	subs	r2, r3, #1
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d1df      	bne.n	800d3e0 <HAL_OSPI_Transmit+0x5e>
 800d420:	e000      	b.n	800d424 <HAL_OSPI_Transmit+0xa2>
          break;
 800d422:	bf00      	nop

      if (status == HAL_OK)
 800d424:	7ffb      	ldrb	r3, [r7, #31]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d119      	bne.n	800d45e <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	9300      	str	r3, [sp, #0]
 800d42e:	69bb      	ldr	r3, [r7, #24]
 800d430:	2201      	movs	r2, #1
 800d432:	2102      	movs	r1, #2
 800d434:	68f8      	ldr	r0, [r7, #12]
 800d436:	f000 fe41 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800d43a:	4603      	mov	r3, r0
 800d43c:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800d43e:	7ffb      	ldrb	r3, [r7, #31]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d10c      	bne.n	800d45e <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	2202      	movs	r2, #2
 800d44a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	2202      	movs	r2, #2
 800d450:	651a      	str	r2, [r3, #80]	@ 0x50
 800d452:	e004      	b.n	800d45e <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d454:	2301      	movs	r3, #1
 800d456:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2210      	movs	r2, #16
 800d45c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d45e:	7ffb      	ldrb	r3, [r7, #31]
}
 800d460:	4618      	mov	r0, r3
 800d462:	3720      	adds	r7, #32
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}

0800d468 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b08c      	sub	sp, #48	@ 0x30
 800d46c:	af02      	add	r7, sp, #8
 800d46e:	60f8      	str	r0, [r7, #12]
 800d470:	60b9      	str	r1, [r7, #8]
 800d472:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d474:	f7f8 fb68 	bl	8005b48 <HAL_GetTick>
 800d478:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	3350      	adds	r3, #80	@ 0x50
 800d480:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d488:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d492:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d106      	bne.n	800d4a8 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800d49a:	2301      	movs	r3, #1
 800d49c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	2208      	movs	r2, #8
 800d4a4:	655a      	str	r2, [r3, #84]	@ 0x54
 800d4a6:	e07c      	b.n	800d5a2 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4ac:	2b04      	cmp	r3, #4
 800d4ae:	d172      	bne.n	800d596 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4b6:	1c5a      	adds	r2, r3, #1
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	68ba      	ldr	r2, [r7, #8]
 800d4c8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d4dc:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	68db      	ldr	r3, [r3, #12]
 800d4e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d4e6:	d104      	bne.n	800d4f2 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	69ba      	ldr	r2, [r7, #24]
 800d4ee:	649a      	str	r2, [r3, #72]	@ 0x48
 800d4f0:	e011      	b.n	800d516 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800d4fa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d004      	beq.n	800d50c <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	69ba      	ldr	r2, [r7, #24]
 800d508:	649a      	str	r2, [r3, #72]	@ 0x48
 800d50a:	e004      	b.n	800d516 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	697a      	ldr	r2, [r7, #20]
 800d512:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	9300      	str	r3, [sp, #0]
 800d51a:	6a3b      	ldr	r3, [r7, #32]
 800d51c:	2201      	movs	r2, #1
 800d51e:	2106      	movs	r1, #6
 800d520:	68f8      	ldr	r0, [r7, #12]
 800d522:	f000 fdcb 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800d526:	4603      	mov	r3, r0
 800d528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800d52c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d530:	2b00      	cmp	r3, #0
 800d532:	d114      	bne.n	800d55e <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d538:	69fa      	ldr	r2, [r7, #28]
 800d53a:	7812      	ldrb	r2, [r2, #0]
 800d53c:	b2d2      	uxtb	r2, r2
 800d53e:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d544:	1c5a      	adds	r2, r3, #1
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d54e:	1e5a      	subs	r2, r3, #1
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	649a      	str	r2, [r3, #72]	@ 0x48
      }
      while (hospi->XferCount > 0U);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d1dc      	bne.n	800d516 <HAL_OSPI_Receive+0xae>
 800d55c:	e000      	b.n	800d560 <HAL_OSPI_Receive+0xf8>
          break;
 800d55e:	bf00      	nop

      if (status == HAL_OK)
 800d560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d564:	2b00      	cmp	r3, #0
 800d566:	d11c      	bne.n	800d5a2 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	9300      	str	r3, [sp, #0]
 800d56c:	6a3b      	ldr	r3, [r7, #32]
 800d56e:	2201      	movs	r2, #1
 800d570:	2102      	movs	r1, #2
 800d572:	68f8      	ldr	r0, [r7, #12]
 800d574:	f000 fda2 	bl	800e0bc <OSPI_WaitFlagStateUntilTimeout>
 800d578:	4603      	mov	r3, r0
 800d57a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800d57e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d582:	2b00      	cmp	r3, #0
 800d584:	d10d      	bne.n	800d5a2 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	2202      	movs	r2, #2
 800d58c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	2202      	movs	r2, #2
 800d592:	651a      	str	r2, [r3, #80]	@ 0x50
 800d594:	e005      	b.n	800d5a2 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800d596:	2301      	movs	r3, #1
 800d598:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	2210      	movs	r2, #16
 800d5a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800d5a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3728      	adds	r7, #40	@ 0x28
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}

0800d5ae <HAL_OSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_ErrorCallback(OSPI_HandleTypeDef *hospi)
{
 800d5ae:	b480      	push	{r7}
 800d5b0:	b083      	sub	sp, #12
 800d5b2:	af00      	add	r7, sp, #0
 800d5b4:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_ErrorCallback could be implemented in the user file
   */
}
 800d5b6:	bf00      	nop
 800d5b8:	370c      	adds	r7, #12
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr

0800d5c2 <HAL_OSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_AbortCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d5c2:	b480      	push	{r7}
 800d5c4:	b083      	sub	sp, #12
 800d5c6:	af00      	add	r7, sp, #0
 800d5c8:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_AbortCpltCallback could be implemented in the user file
   */
}
 800d5ca:	bf00      	nop
 800d5cc:	370c      	adds	r7, #12
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr

0800d5d6 <HAL_OSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_FifoThresholdCallback(OSPI_HandleTypeDef *hospi)
{
 800d5d6:	b480      	push	{r7}
 800d5d8:	b083      	sub	sp, #12
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800d5de:	bf00      	nop
 800d5e0:	370c      	adds	r7, #12
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e8:	4770      	bx	lr

0800d5ea <HAL_OSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_CmdCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d5ea:	b480      	push	{r7}
 800d5ec:	b083      	sub	sp, #12
 800d5ee:	af00      	add	r7, sp, #0
 800d5f0:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800d5f2:	bf00      	nop
 800d5f4:	370c      	adds	r7, #12
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fc:	4770      	bx	lr

0800d5fe <HAL_OSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_RxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d5fe:	b480      	push	{r7}
 800d600:	b083      	sub	sp, #12
 800d602:	af00      	add	r7, sp, #0
 800d604:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_RxCpltCallback could be implemented in the user file
   */
}
 800d606:	bf00      	nop
 800d608:	370c      	adds	r7, #12
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr

0800d612 <HAL_OSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TxCpltCallback(OSPI_HandleTypeDef *hospi)
{
 800d612:	b480      	push	{r7}
 800d614:	b083      	sub	sp, #12
 800d616:	af00      	add	r7, sp, #0
 800d618:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_OSPI_TxCpltCallback could be implemented in the user file
   */
}
 800d61a:	bf00      	nop
 800d61c:	370c      	adds	r7, #12
 800d61e:	46bd      	mov	sp, r7
 800d620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d624:	4770      	bx	lr

0800d626 <HAL_OSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_StatusMatchCallback(OSPI_HandleTypeDef *hospi)
{
 800d626:	b480      	push	{r7}
 800d628:	b083      	sub	sp, #12
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800d62e:	bf00      	nop
 800d630:	370c      	adds	r7, #12
 800d632:	46bd      	mov	sp, r7
 800d634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d638:	4770      	bx	lr

0800d63a <HAL_OSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hospi : OSPI handle
  * @retval None
  */
__weak void HAL_OSPI_TimeOutCallback(OSPI_HandleTypeDef *hospi)
{
 800d63a:	b480      	push	{r7}
 800d63c:	b083      	sub	sp, #12
 800d63e:	af00      	add	r7, sp, #0
 800d640:	6078      	str	r0, [r7, #4]
  UNUSED(hospi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_OSPI_TimeOutCallback could be implemented in the user file
   */
}
 800d642:	bf00      	nop
 800d644:	370c      	adds	r7, #12
 800d646:	46bd      	mov	sp, r7
 800d648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64c:	4770      	bx	lr

0800d64e <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800d64e:	b480      	push	{r7}
 800d650:	b083      	sub	sp, #12
 800d652:	af00      	add	r7, sp, #0
 800d654:	6078      	str	r0, [r7, #4]
 800d656:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	683a      	ldr	r2, [r7, #0]
 800d65c:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 800d65e:	2300      	movs	r3, #0
}
 800d660:	4618      	mov	r0, r3
 800d662:	370c      	adds	r7, #12
 800d664:	46bd      	mov	sp, r7
 800d666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66a:	4770      	bx	lr

0800d66c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b094      	sub	sp, #80	@ 0x50
 800d670:	af00      	add	r7, sp, #0
 800d672:	60f8      	str	r0, [r7, #12]
 800d674:	60b9      	str	r1, [r7, #8]
 800d676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d678:	2300      	movs	r3, #0
 800d67a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800d67e:	2300      	movs	r3, #0
 800d680:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	4a9d      	ldr	r2, [pc, #628]	@ (800d900 <HAL_OSPIM_Config+0x294>)
 800d68a:	4293      	cmp	r3, r2
 800d68c:	d105      	bne.n	800d69a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800d68e:	2300      	movs	r3, #0
 800d690:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800d692:	2301      	movs	r3, #1
 800d694:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800d698:	e004      	b.n	800d6a4 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800d69a:	2301      	movs	r3, #1
 800d69c:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d6aa:	e01d      	b.n	800d6e8 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 800d6ac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d6b0:	3301      	adds	r3, #1
 800d6b2:	b2d8      	uxtb	r0, r3
 800d6b4:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800d6b8:	f107 0114 	add.w	r1, r7, #20
 800d6bc:	4613      	mov	r3, r2
 800d6be:	005b      	lsls	r3, r3, #1
 800d6c0:	4413      	add	r3, r2
 800d6c2:	00db      	lsls	r3, r3, #3
 800d6c4:	440b      	add	r3, r1
 800d6c6:	4619      	mov	r1, r3
 800d6c8:	f000 feaa 	bl	800e420 <OSPIM_GetConfig>
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d005      	beq.n	800d6de <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	2208      	movs	r2, #8
 800d6dc:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800d6de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d6e2:	3301      	adds	r3, #1
 800d6e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d6e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d6ec:	2b01      	cmp	r3, #1
 800d6ee:	d9dd      	bls.n	800d6ac <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800d6f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	f040 8499 	bne.w	800e02c <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800d6fa:	4b81      	ldr	r3, [pc, #516]	@ (800d900 <HAL_OSPIM_Config+0x294>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f003 0301 	and.w	r3, r3, #1
 800d702:	2b00      	cmp	r3, #0
 800d704:	d00b      	beq.n	800d71e <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800d706:	4b7e      	ldr	r3, [pc, #504]	@ (800d900 <HAL_OSPIM_Config+0x294>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	4a7d      	ldr	r2, [pc, #500]	@ (800d900 <HAL_OSPIM_Config+0x294>)
 800d70c:	f023 0301 	bic.w	r3, r3, #1
 800d710:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800d712:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d716:	f043 0301 	orr.w	r3, r3, #1
 800d71a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800d71e:	4b79      	ldr	r3, [pc, #484]	@ (800d904 <HAL_OSPIM_Config+0x298>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f003 0301 	and.w	r3, r3, #1
 800d726:	2b00      	cmp	r3, #0
 800d728:	d00b      	beq.n	800d742 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800d72a:	4b76      	ldr	r3, [pc, #472]	@ (800d904 <HAL_OSPIM_Config+0x298>)
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	4a75      	ldr	r2, [pc, #468]	@ (800d904 <HAL_OSPIM_Config+0x298>)
 800d730:	f023 0301 	bic.w	r3, r3, #1
 800d734:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800d736:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d73a:	f043 0302 	orr.w	r3, r3, #2
 800d73e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800d742:	4971      	ldr	r1, [pc, #452]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d744:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d746:	4613      	mov	r3, r2
 800d748:	005b      	lsls	r3, r3, #1
 800d74a:	4413      	add	r3, r2
 800d74c:	00db      	lsls	r3, r3, #3
 800d74e:	3350      	adds	r3, #80	@ 0x50
 800d750:	443b      	add	r3, r7
 800d752:	3b34      	subs	r3, #52	@ 0x34
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	3b01      	subs	r3, #1
 800d758:	009b      	lsls	r3, r3, #2
 800d75a:	440b      	add	r3, r1
 800d75c:	6859      	ldr	r1, [r3, #4]
 800d75e:	486a      	ldr	r0, [pc, #424]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d760:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d762:	4613      	mov	r3, r2
 800d764:	005b      	lsls	r3, r3, #1
 800d766:	4413      	add	r3, r2
 800d768:	00db      	lsls	r3, r3, #3
 800d76a:	3350      	adds	r3, #80	@ 0x50
 800d76c:	443b      	add	r3, r7
 800d76e:	3b34      	subs	r3, #52	@ 0x34
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	3b01      	subs	r3, #1
 800d774:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800d778:	009b      	lsls	r3, r3, #2
 800d77a:	4403      	add	r3, r0
 800d77c:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800d77e:	4b62      	ldr	r3, [pc, #392]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	f003 0301 	and.w	r3, r3, #1
 800d786:	2b00      	cmp	r3, #0
 800d788:	f000 80c0 	beq.w	800d90c <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800d78c:	4b5e      	ldr	r3, [pc, #376]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	4a5d      	ldr	r2, [pc, #372]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d792:	f023 0301 	bic.w	r3, r3, #1
 800d796:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800d798:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	f040 8162 	bne.w	800da66 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800d7a2:	4959      	ldr	r1, [pc, #356]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d7a4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7a8:	4613      	mov	r3, r2
 800d7aa:	005b      	lsls	r3, r3, #1
 800d7ac:	4413      	add	r3, r2
 800d7ae:	00db      	lsls	r3, r3, #3
 800d7b0:	3350      	adds	r3, #80	@ 0x50
 800d7b2:	443b      	add	r3, r7
 800d7b4:	3b3c      	subs	r3, #60	@ 0x3c
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	3b01      	subs	r3, #1
 800d7ba:	009b      	lsls	r3, r3, #2
 800d7bc:	440b      	add	r3, r1
 800d7be:	6859      	ldr	r1, [r3, #4]
 800d7c0:	4851      	ldr	r0, [pc, #324]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d7c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7c6:	4613      	mov	r3, r2
 800d7c8:	005b      	lsls	r3, r3, #1
 800d7ca:	4413      	add	r3, r2
 800d7cc:	00db      	lsls	r3, r3, #3
 800d7ce:	3350      	adds	r3, #80	@ 0x50
 800d7d0:	443b      	add	r3, r7
 800d7d2:	3b3c      	subs	r3, #60	@ 0x3c
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	3b01      	subs	r3, #1
 800d7d8:	f041 0202 	orr.w	r2, r1, #2
 800d7dc:	009b      	lsls	r3, r3, #2
 800d7de:	4403      	add	r3, r0
 800d7e0:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800d7e2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d7e6:	4613      	mov	r3, r2
 800d7e8:	005b      	lsls	r3, r3, #1
 800d7ea:	4413      	add	r3, r2
 800d7ec:	00db      	lsls	r3, r3, #3
 800d7ee:	3350      	adds	r3, #80	@ 0x50
 800d7f0:	443b      	add	r3, r7
 800d7f2:	3b38      	subs	r3, #56	@ 0x38
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d01f      	beq.n	800d83a <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800d7fa:	4943      	ldr	r1, [pc, #268]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d7fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d800:	4613      	mov	r3, r2
 800d802:	005b      	lsls	r3, r3, #1
 800d804:	4413      	add	r3, r2
 800d806:	00db      	lsls	r3, r3, #3
 800d808:	3350      	adds	r3, #80	@ 0x50
 800d80a:	443b      	add	r3, r7
 800d80c:	3b38      	subs	r3, #56	@ 0x38
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	3b01      	subs	r3, #1
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	440b      	add	r3, r1
 800d816:	6859      	ldr	r1, [r3, #4]
 800d818:	483b      	ldr	r0, [pc, #236]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d81a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d81e:	4613      	mov	r3, r2
 800d820:	005b      	lsls	r3, r3, #1
 800d822:	4413      	add	r3, r2
 800d824:	00db      	lsls	r3, r3, #3
 800d826:	3350      	adds	r3, #80	@ 0x50
 800d828:	443b      	add	r3, r7
 800d82a:	3b38      	subs	r3, #56	@ 0x38
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	3b01      	subs	r3, #1
 800d830:	f041 0220 	orr.w	r2, r1, #32
 800d834:	009b      	lsls	r3, r3, #2
 800d836:	4403      	add	r3, r0
 800d838:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d83a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d83e:	4613      	mov	r3, r2
 800d840:	005b      	lsls	r3, r3, #1
 800d842:	4413      	add	r3, r2
 800d844:	00db      	lsls	r3, r3, #3
 800d846:	3350      	adds	r3, #80	@ 0x50
 800d848:	443b      	add	r3, r7
 800d84a:	3b30      	subs	r3, #48	@ 0x30
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d023      	beq.n	800d89a <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d852:	492d      	ldr	r1, [pc, #180]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d854:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d858:	4613      	mov	r3, r2
 800d85a:	005b      	lsls	r3, r3, #1
 800d85c:	4413      	add	r3, r2
 800d85e:	00db      	lsls	r3, r3, #3
 800d860:	3350      	adds	r3, #80	@ 0x50
 800d862:	443b      	add	r3, r7
 800d864:	3b30      	subs	r3, #48	@ 0x30
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	3b01      	subs	r3, #1
 800d86a:	f003 0301 	and.w	r3, r3, #1
 800d86e:	009b      	lsls	r3, r3, #2
 800d870:	440b      	add	r3, r1
 800d872:	6859      	ldr	r1, [r3, #4]
 800d874:	4824      	ldr	r0, [pc, #144]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d876:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d87a:	4613      	mov	r3, r2
 800d87c:	005b      	lsls	r3, r3, #1
 800d87e:	4413      	add	r3, r2
 800d880:	00db      	lsls	r3, r3, #3
 800d882:	3350      	adds	r3, #80	@ 0x50
 800d884:	443b      	add	r3, r7
 800d886:	3b30      	subs	r3, #48	@ 0x30
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	3b01      	subs	r3, #1
 800d88c:	f003 0301 	and.w	r3, r3, #1
 800d890:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	4403      	add	r3, r0
 800d898:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800d89a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d89e:	4613      	mov	r3, r2
 800d8a0:	005b      	lsls	r3, r3, #1
 800d8a2:	4413      	add	r3, r2
 800d8a4:	00db      	lsls	r3, r3, #3
 800d8a6:	3350      	adds	r3, #80	@ 0x50
 800d8a8:	443b      	add	r3, r7
 800d8aa:	3b2c      	subs	r3, #44	@ 0x2c
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	f000 80d9 	beq.w	800da66 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800d8b4:	4914      	ldr	r1, [pc, #80]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d8b6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d8ba:	4613      	mov	r3, r2
 800d8bc:	005b      	lsls	r3, r3, #1
 800d8be:	4413      	add	r3, r2
 800d8c0:	00db      	lsls	r3, r3, #3
 800d8c2:	3350      	adds	r3, #80	@ 0x50
 800d8c4:	443b      	add	r3, r7
 800d8c6:	3b2c      	subs	r3, #44	@ 0x2c
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	3b01      	subs	r3, #1
 800d8cc:	f003 0301 	and.w	r3, r3, #1
 800d8d0:	009b      	lsls	r3, r3, #2
 800d8d2:	440b      	add	r3, r1
 800d8d4:	6859      	ldr	r1, [r3, #4]
 800d8d6:	480c      	ldr	r0, [pc, #48]	@ (800d908 <HAL_OSPIM_Config+0x29c>)
 800d8d8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800d8dc:	4613      	mov	r3, r2
 800d8de:	005b      	lsls	r3, r3, #1
 800d8e0:	4413      	add	r3, r2
 800d8e2:	00db      	lsls	r3, r3, #3
 800d8e4:	3350      	adds	r3, #80	@ 0x50
 800d8e6:	443b      	add	r3, r7
 800d8e8:	3b2c      	subs	r3, #44	@ 0x2c
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	3b01      	subs	r3, #1
 800d8ee:	f003 0301 	and.w	r3, r3, #1
 800d8f2:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800d8f6:	009b      	lsls	r3, r3, #2
 800d8f8:	4403      	add	r3, r0
 800d8fa:	605a      	str	r2, [r3, #4]
 800d8fc:	e0b3      	b.n	800da66 <HAL_OSPIM_Config+0x3fa>
 800d8fe:	bf00      	nop
 800d900:	52005000 	.word	0x52005000
 800d904:	5200a000 	.word	0x5200a000
 800d908:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800d90c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d90e:	4613      	mov	r3, r2
 800d910:	005b      	lsls	r3, r3, #1
 800d912:	4413      	add	r3, r2
 800d914:	00db      	lsls	r3, r3, #3
 800d916:	3350      	adds	r3, #80	@ 0x50
 800d918:	443b      	add	r3, r7
 800d91a:	3b3c      	subs	r3, #60	@ 0x3c
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	f000 80a1 	beq.w	800da66 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800d924:	4995      	ldr	r1, [pc, #596]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800d926:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d928:	4613      	mov	r3, r2
 800d92a:	005b      	lsls	r3, r3, #1
 800d92c:	4413      	add	r3, r2
 800d92e:	00db      	lsls	r3, r3, #3
 800d930:	3350      	adds	r3, #80	@ 0x50
 800d932:	443b      	add	r3, r7
 800d934:	3b3c      	subs	r3, #60	@ 0x3c
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	3b01      	subs	r3, #1
 800d93a:	009b      	lsls	r3, r3, #2
 800d93c:	440b      	add	r3, r1
 800d93e:	6859      	ldr	r1, [r3, #4]
 800d940:	488e      	ldr	r0, [pc, #568]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800d942:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d944:	4613      	mov	r3, r2
 800d946:	005b      	lsls	r3, r3, #1
 800d948:	4413      	add	r3, r2
 800d94a:	00db      	lsls	r3, r3, #3
 800d94c:	3350      	adds	r3, #80	@ 0x50
 800d94e:	443b      	add	r3, r7
 800d950:	3b3c      	subs	r3, #60	@ 0x3c
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	3b01      	subs	r3, #1
 800d956:	f021 0201 	bic.w	r2, r1, #1
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	4403      	add	r3, r0
 800d95e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800d960:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d962:	4613      	mov	r3, r2
 800d964:	005b      	lsls	r3, r3, #1
 800d966:	4413      	add	r3, r2
 800d968:	00db      	lsls	r3, r3, #3
 800d96a:	3350      	adds	r3, #80	@ 0x50
 800d96c:	443b      	add	r3, r7
 800d96e:	3b38      	subs	r3, #56	@ 0x38
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d01d      	beq.n	800d9b2 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800d976:	4981      	ldr	r1, [pc, #516]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800d978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d97a:	4613      	mov	r3, r2
 800d97c:	005b      	lsls	r3, r3, #1
 800d97e:	4413      	add	r3, r2
 800d980:	00db      	lsls	r3, r3, #3
 800d982:	3350      	adds	r3, #80	@ 0x50
 800d984:	443b      	add	r3, r7
 800d986:	3b38      	subs	r3, #56	@ 0x38
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	3b01      	subs	r3, #1
 800d98c:	009b      	lsls	r3, r3, #2
 800d98e:	440b      	add	r3, r1
 800d990:	6859      	ldr	r1, [r3, #4]
 800d992:	487a      	ldr	r0, [pc, #488]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800d994:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d996:	4613      	mov	r3, r2
 800d998:	005b      	lsls	r3, r3, #1
 800d99a:	4413      	add	r3, r2
 800d99c:	00db      	lsls	r3, r3, #3
 800d99e:	3350      	adds	r3, #80	@ 0x50
 800d9a0:	443b      	add	r3, r7
 800d9a2:	3b38      	subs	r3, #56	@ 0x38
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	3b01      	subs	r3, #1
 800d9a8:	f021 0210 	bic.w	r2, r1, #16
 800d9ac:	009b      	lsls	r3, r3, #2
 800d9ae:	4403      	add	r3, r0
 800d9b0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800d9b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9b4:	4613      	mov	r3, r2
 800d9b6:	005b      	lsls	r3, r3, #1
 800d9b8:	4413      	add	r3, r2
 800d9ba:	00db      	lsls	r3, r3, #3
 800d9bc:	3350      	adds	r3, #80	@ 0x50
 800d9be:	443b      	add	r3, r7
 800d9c0:	3b30      	subs	r3, #48	@ 0x30
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d021      	beq.n	800da0c <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800d9c8:	496c      	ldr	r1, [pc, #432]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800d9ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9cc:	4613      	mov	r3, r2
 800d9ce:	005b      	lsls	r3, r3, #1
 800d9d0:	4413      	add	r3, r2
 800d9d2:	00db      	lsls	r3, r3, #3
 800d9d4:	3350      	adds	r3, #80	@ 0x50
 800d9d6:	443b      	add	r3, r7
 800d9d8:	3b30      	subs	r3, #48	@ 0x30
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	3b01      	subs	r3, #1
 800d9de:	f003 0301 	and.w	r3, r3, #1
 800d9e2:	009b      	lsls	r3, r3, #2
 800d9e4:	440b      	add	r3, r1
 800d9e6:	6859      	ldr	r1, [r3, #4]
 800d9e8:	4864      	ldr	r0, [pc, #400]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800d9ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9ec:	4613      	mov	r3, r2
 800d9ee:	005b      	lsls	r3, r3, #1
 800d9f0:	4413      	add	r3, r2
 800d9f2:	00db      	lsls	r3, r3, #3
 800d9f4:	3350      	adds	r3, #80	@ 0x50
 800d9f6:	443b      	add	r3, r7
 800d9f8:	3b30      	subs	r3, #48	@ 0x30
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	3b01      	subs	r3, #1
 800d9fe:	f003 0301 	and.w	r3, r3, #1
 800da02:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800da06:	009b      	lsls	r3, r3, #2
 800da08:	4403      	add	r3, r0
 800da0a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800da0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da0e:	4613      	mov	r3, r2
 800da10:	005b      	lsls	r3, r3, #1
 800da12:	4413      	add	r3, r2
 800da14:	00db      	lsls	r3, r3, #3
 800da16:	3350      	adds	r3, #80	@ 0x50
 800da18:	443b      	add	r3, r7
 800da1a:	3b2c      	subs	r3, #44	@ 0x2c
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d021      	beq.n	800da66 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800da22:	4956      	ldr	r1, [pc, #344]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800da24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da26:	4613      	mov	r3, r2
 800da28:	005b      	lsls	r3, r3, #1
 800da2a:	4413      	add	r3, r2
 800da2c:	00db      	lsls	r3, r3, #3
 800da2e:	3350      	adds	r3, #80	@ 0x50
 800da30:	443b      	add	r3, r7
 800da32:	3b2c      	subs	r3, #44	@ 0x2c
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	3b01      	subs	r3, #1
 800da38:	f003 0301 	and.w	r3, r3, #1
 800da3c:	009b      	lsls	r3, r3, #2
 800da3e:	440b      	add	r3, r1
 800da40:	6859      	ldr	r1, [r3, #4]
 800da42:	484e      	ldr	r0, [pc, #312]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800da44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da46:	4613      	mov	r3, r2
 800da48:	005b      	lsls	r3, r3, #1
 800da4a:	4413      	add	r3, r2
 800da4c:	00db      	lsls	r3, r3, #3
 800da4e:	3350      	adds	r3, #80	@ 0x50
 800da50:	443b      	add	r3, r7
 800da52:	3b2c      	subs	r3, #44	@ 0x2c
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	3b01      	subs	r3, #1
 800da58:	f003 0301 	and.w	r3, r3, #1
 800da5c:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800da60:	009b      	lsls	r3, r3, #2
 800da62:	4403      	add	r3, r0
 800da64:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800da66:	68bb      	ldr	r3, [r7, #8]
 800da68:	6819      	ldr	r1, [r3, #0]
 800da6a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da6e:	4613      	mov	r3, r2
 800da70:	005b      	lsls	r3, r3, #1
 800da72:	4413      	add	r3, r2
 800da74:	00db      	lsls	r3, r3, #3
 800da76:	3350      	adds	r3, #80	@ 0x50
 800da78:	443b      	add	r3, r7
 800da7a:	3b3c      	subs	r3, #60	@ 0x3c
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	4299      	cmp	r1, r3
 800da80:	d03c      	beq.n	800dafc <HAL_OSPIM_Config+0x490>
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	6899      	ldr	r1, [r3, #8]
 800da86:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800da8a:	4613      	mov	r3, r2
 800da8c:	005b      	lsls	r3, r3, #1
 800da8e:	4413      	add	r3, r2
 800da90:	00db      	lsls	r3, r3, #3
 800da92:	3350      	adds	r3, #80	@ 0x50
 800da94:	443b      	add	r3, r7
 800da96:	3b34      	subs	r3, #52	@ 0x34
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4299      	cmp	r1, r3
 800da9c:	d02e      	beq.n	800dafc <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	6859      	ldr	r1, [r3, #4]
 800daa2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800daa6:	4613      	mov	r3, r2
 800daa8:	005b      	lsls	r3, r3, #1
 800daaa:	4413      	add	r3, r2
 800daac:	00db      	lsls	r3, r3, #3
 800daae:	3350      	adds	r3, #80	@ 0x50
 800dab0:	443b      	add	r3, r7
 800dab2:	3b38      	subs	r3, #56	@ 0x38
 800dab4:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800dab6:	4299      	cmp	r1, r3
 800dab8:	d103      	bne.n	800dac2 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	685b      	ldr	r3, [r3, #4]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d11c      	bne.n	800dafc <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	68d9      	ldr	r1, [r3, #12]
 800dac6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800daca:	4613      	mov	r3, r2
 800dacc:	005b      	lsls	r3, r3, #1
 800dace:	4413      	add	r3, r2
 800dad0:	00db      	lsls	r3, r3, #3
 800dad2:	3350      	adds	r3, #80	@ 0x50
 800dad4:	443b      	add	r3, r7
 800dad6:	3b30      	subs	r3, #48	@ 0x30
 800dad8:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800dada:	4299      	cmp	r1, r3
 800dadc:	d00e      	beq.n	800dafc <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	6919      	ldr	r1, [r3, #16]
 800dae2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dae6:	4613      	mov	r3, r2
 800dae8:	005b      	lsls	r3, r3, #1
 800daea:	4413      	add	r3, r2
 800daec:	00db      	lsls	r3, r3, #3
 800daee:	3350      	adds	r3, #80	@ 0x50
 800daf0:	443b      	add	r3, r7
 800daf2:	3b2c      	subs	r3, #44	@ 0x2c
 800daf4:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800daf6:	4299      	cmp	r1, r3
 800daf8:	f040 810e 	bne.w	800dd18 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800dafc:	68bb      	ldr	r3, [r7, #8]
 800dafe:	6819      	ldr	r1, [r3, #0]
 800db00:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db04:	4613      	mov	r3, r2
 800db06:	005b      	lsls	r3, r3, #1
 800db08:	4413      	add	r3, r2
 800db0a:	00db      	lsls	r3, r3, #3
 800db0c:	3350      	adds	r3, #80	@ 0x50
 800db0e:	443b      	add	r3, r7
 800db10:	3b3c      	subs	r3, #60	@ 0x3c
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	4299      	cmp	r1, r3
 800db16:	d133      	bne.n	800db80 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800db18:	68bb      	ldr	r3, [r7, #8]
 800db1a:	6859      	ldr	r1, [r3, #4]
 800db1c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db20:	4613      	mov	r3, r2
 800db22:	005b      	lsls	r3, r3, #1
 800db24:	4413      	add	r3, r2
 800db26:	00db      	lsls	r3, r3, #3
 800db28:	3350      	adds	r3, #80	@ 0x50
 800db2a:	443b      	add	r3, r7
 800db2c:	3b38      	subs	r3, #56	@ 0x38
 800db2e:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800db30:	4299      	cmp	r1, r3
 800db32:	d125      	bne.n	800db80 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	68d9      	ldr	r1, [r3, #12]
 800db38:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db3c:	4613      	mov	r3, r2
 800db3e:	005b      	lsls	r3, r3, #1
 800db40:	4413      	add	r3, r2
 800db42:	00db      	lsls	r3, r3, #3
 800db44:	3350      	adds	r3, #80	@ 0x50
 800db46:	443b      	add	r3, r7
 800db48:	3b30      	subs	r3, #48	@ 0x30
 800db4a:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 800db4c:	4299      	cmp	r1, r3
 800db4e:	d117      	bne.n	800db80 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	6919      	ldr	r1, [r3, #16]
 800db54:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db58:	4613      	mov	r3, r2
 800db5a:	005b      	lsls	r3, r3, #1
 800db5c:	4413      	add	r3, r2
 800db5e:	00db      	lsls	r3, r3, #3
 800db60:	3350      	adds	r3, #80	@ 0x50
 800db62:	443b      	add	r3, r7
 800db64:	3b2c      	subs	r3, #44	@ 0x2c
 800db66:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800db68:	4299      	cmp	r1, r3
 800db6a:	d109      	bne.n	800db80 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 800db6c:	4b03      	ldr	r3, [pc, #12]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4a02      	ldr	r2, [pc, #8]	@ (800db7c <HAL_OSPIM_Config+0x510>)
 800db72:	f043 0301 	orr.w	r3, r3, #1
 800db76:	6013      	str	r3, [r2, #0]
 800db78:	e0ce      	b.n	800dd18 <HAL_OSPIM_Config+0x6ac>
 800db7a:	bf00      	nop
 800db7c:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800db80:	49bb      	ldr	r1, [pc, #748]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800db82:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800db86:	4613      	mov	r3, r2
 800db88:	005b      	lsls	r3, r3, #1
 800db8a:	4413      	add	r3, r2
 800db8c:	00db      	lsls	r3, r3, #3
 800db8e:	3350      	adds	r3, #80	@ 0x50
 800db90:	443b      	add	r3, r7
 800db92:	3b3c      	subs	r3, #60	@ 0x3c
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	3b01      	subs	r3, #1
 800db98:	009b      	lsls	r3, r3, #2
 800db9a:	440b      	add	r3, r1
 800db9c:	6859      	ldr	r1, [r3, #4]
 800db9e:	48b4      	ldr	r0, [pc, #720]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dba0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dba4:	4613      	mov	r3, r2
 800dba6:	005b      	lsls	r3, r3, #1
 800dba8:	4413      	add	r3, r2
 800dbaa:	00db      	lsls	r3, r3, #3
 800dbac:	3350      	adds	r3, #80	@ 0x50
 800dbae:	443b      	add	r3, r7
 800dbb0:	3b3c      	subs	r3, #60	@ 0x3c
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	3b01      	subs	r3, #1
 800dbb6:	f021 0201 	bic.w	r2, r1, #1
 800dbba:	009b      	lsls	r3, r3, #2
 800dbbc:	4403      	add	r3, r0
 800dbbe:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800dbc0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	005b      	lsls	r3, r3, #1
 800dbc8:	4413      	add	r3, r2
 800dbca:	00db      	lsls	r3, r3, #3
 800dbcc:	3350      	adds	r3, #80	@ 0x50
 800dbce:	443b      	add	r3, r7
 800dbd0:	3b38      	subs	r3, #56	@ 0x38
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d01f      	beq.n	800dc18 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800dbd8:	49a5      	ldr	r1, [pc, #660]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dbda:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbde:	4613      	mov	r3, r2
 800dbe0:	005b      	lsls	r3, r3, #1
 800dbe2:	4413      	add	r3, r2
 800dbe4:	00db      	lsls	r3, r3, #3
 800dbe6:	3350      	adds	r3, #80	@ 0x50
 800dbe8:	443b      	add	r3, r7
 800dbea:	3b38      	subs	r3, #56	@ 0x38
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	3b01      	subs	r3, #1
 800dbf0:	009b      	lsls	r3, r3, #2
 800dbf2:	440b      	add	r3, r1
 800dbf4:	6859      	ldr	r1, [r3, #4]
 800dbf6:	489e      	ldr	r0, [pc, #632]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dbf8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dbfc:	4613      	mov	r3, r2
 800dbfe:	005b      	lsls	r3, r3, #1
 800dc00:	4413      	add	r3, r2
 800dc02:	00db      	lsls	r3, r3, #3
 800dc04:	3350      	adds	r3, #80	@ 0x50
 800dc06:	443b      	add	r3, r7
 800dc08:	3b38      	subs	r3, #56	@ 0x38
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3b01      	subs	r3, #1
 800dc0e:	f021 0210 	bic.w	r2, r1, #16
 800dc12:	009b      	lsls	r3, r3, #2
 800dc14:	4403      	add	r3, r0
 800dc16:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800dc18:	4995      	ldr	r1, [pc, #596]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dc1a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc1e:	4613      	mov	r3, r2
 800dc20:	005b      	lsls	r3, r3, #1
 800dc22:	4413      	add	r3, r2
 800dc24:	00db      	lsls	r3, r3, #3
 800dc26:	3350      	adds	r3, #80	@ 0x50
 800dc28:	443b      	add	r3, r7
 800dc2a:	3b34      	subs	r3, #52	@ 0x34
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	3b01      	subs	r3, #1
 800dc30:	009b      	lsls	r3, r3, #2
 800dc32:	440b      	add	r3, r1
 800dc34:	6859      	ldr	r1, [r3, #4]
 800dc36:	488e      	ldr	r0, [pc, #568]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dc38:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc3c:	4613      	mov	r3, r2
 800dc3e:	005b      	lsls	r3, r3, #1
 800dc40:	4413      	add	r3, r2
 800dc42:	00db      	lsls	r3, r3, #3
 800dc44:	3350      	adds	r3, #80	@ 0x50
 800dc46:	443b      	add	r3, r7
 800dc48:	3b34      	subs	r3, #52	@ 0x34
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	3b01      	subs	r3, #1
 800dc4e:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800dc52:	009b      	lsls	r3, r3, #2
 800dc54:	4403      	add	r3, r0
 800dc56:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800dc58:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc5c:	4613      	mov	r3, r2
 800dc5e:	005b      	lsls	r3, r3, #1
 800dc60:	4413      	add	r3, r2
 800dc62:	00db      	lsls	r3, r3, #3
 800dc64:	3350      	adds	r3, #80	@ 0x50
 800dc66:	443b      	add	r3, r7
 800dc68:	3b30      	subs	r3, #48	@ 0x30
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d023      	beq.n	800dcb8 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dc70:	497f      	ldr	r1, [pc, #508]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dc72:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc76:	4613      	mov	r3, r2
 800dc78:	005b      	lsls	r3, r3, #1
 800dc7a:	4413      	add	r3, r2
 800dc7c:	00db      	lsls	r3, r3, #3
 800dc7e:	3350      	adds	r3, #80	@ 0x50
 800dc80:	443b      	add	r3, r7
 800dc82:	3b30      	subs	r3, #48	@ 0x30
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	3b01      	subs	r3, #1
 800dc88:	f003 0301 	and.w	r3, r3, #1
 800dc8c:	009b      	lsls	r3, r3, #2
 800dc8e:	440b      	add	r3, r1
 800dc90:	6859      	ldr	r1, [r3, #4]
 800dc92:	4877      	ldr	r0, [pc, #476]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dc94:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dc98:	4613      	mov	r3, r2
 800dc9a:	005b      	lsls	r3, r3, #1
 800dc9c:	4413      	add	r3, r2
 800dc9e:	00db      	lsls	r3, r3, #3
 800dca0:	3350      	adds	r3, #80	@ 0x50
 800dca2:	443b      	add	r3, r7
 800dca4:	3b30      	subs	r3, #48	@ 0x30
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	3b01      	subs	r3, #1
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800dcb2:	009b      	lsls	r3, r3, #2
 800dcb4:	4403      	add	r3, r0
 800dcb6:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dcb8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dcbc:	4613      	mov	r3, r2
 800dcbe:	005b      	lsls	r3, r3, #1
 800dcc0:	4413      	add	r3, r2
 800dcc2:	00db      	lsls	r3, r3, #3
 800dcc4:	3350      	adds	r3, #80	@ 0x50
 800dcc6:	443b      	add	r3, r7
 800dcc8:	3b2c      	subs	r3, #44	@ 0x2c
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d023      	beq.n	800dd18 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dcd0:	4967      	ldr	r1, [pc, #412]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dcd2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	005b      	lsls	r3, r3, #1
 800dcda:	4413      	add	r3, r2
 800dcdc:	00db      	lsls	r3, r3, #3
 800dcde:	3350      	adds	r3, #80	@ 0x50
 800dce0:	443b      	add	r3, r7
 800dce2:	3b2c      	subs	r3, #44	@ 0x2c
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	3b01      	subs	r3, #1
 800dce8:	f003 0301 	and.w	r3, r3, #1
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	440b      	add	r3, r1
 800dcf0:	6859      	ldr	r1, [r3, #4]
 800dcf2:	485f      	ldr	r0, [pc, #380]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dcf4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	005b      	lsls	r3, r3, #1
 800dcfc:	4413      	add	r3, r2
 800dcfe:	00db      	lsls	r3, r3, #3
 800dd00:	3350      	adds	r3, #80	@ 0x50
 800dd02:	443b      	add	r3, r7
 800dd04:	3b2c      	subs	r3, #44	@ 0x2c
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	3b01      	subs	r3, #1
 800dd0a:	f003 0301 	and.w	r3, r3, #1
 800dd0e:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800dd12:	009b      	lsls	r3, r3, #2
 800dd14:	4403      	add	r3, r0
 800dd16:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800dd18:	4a55      	ldr	r2, [pc, #340]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	689b      	ldr	r3, [r3, #8]
 800dd1e:	3b01      	subs	r3, #1
 800dd20:	009b      	lsls	r3, r3, #2
 800dd22:	4413      	add	r3, r2
 800dd24:	685b      	ldr	r3, [r3, #4]
 800dd26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dd2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd2c:	025b      	lsls	r3, r3, #9
 800dd2e:	431a      	orrs	r2, r3
 800dd30:	494f      	ldr	r1, [pc, #316]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	689b      	ldr	r3, [r3, #8]
 800dd36:	3b01      	subs	r3, #1
 800dd38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	440b      	add	r3, r1
 800dd40:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	695b      	ldr	r3, [r3, #20]
 800dd46:	1e5a      	subs	r2, r3, #1
 800dd48:	4b49      	ldr	r3, [pc, #292]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	0c1b      	lsrs	r3, r3, #16
 800dd4e:	b2db      	uxtb	r3, r3
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d90a      	bls.n	800dd6a <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800dd54:	4b46      	ldr	r3, [pc, #280]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800dd5c:	68bb      	ldr	r3, [r7, #8]
 800dd5e:	695b      	ldr	r3, [r3, #20]
 800dd60:	3b01      	subs	r3, #1
 800dd62:	041b      	lsls	r3, r3, #16
 800dd64:	4942      	ldr	r1, [pc, #264]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd66:	4313      	orrs	r3, r2
 800dd68:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800dd6a:	4b41      	ldr	r3, [pc, #260]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f003 0301 	and.w	r3, r3, #1
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	f000 809a 	beq.w	800deac <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800dd78:	4a3d      	ldr	r2, [pc, #244]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	3b01      	subs	r3, #1
 800dd80:	009b      	lsls	r3, r3, #2
 800dd82:	4413      	add	r3, r2
 800dd84:	685b      	ldr	r3, [r3, #4]
 800dd86:	f023 0203 	bic.w	r2, r3, #3
 800dd8a:	4939      	ldr	r1, [pc, #228]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	3b01      	subs	r3, #1
 800dd92:	f042 0201 	orr.w	r2, r2, #1
 800dd96:	009b      	lsls	r3, r3, #2
 800dd98:	440b      	add	r3, r1
 800dd9a:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	685b      	ldr	r3, [r3, #4]
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d011      	beq.n	800ddc8 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800dda4:	4a32      	ldr	r2, [pc, #200]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800dda6:	68bb      	ldr	r3, [r7, #8]
 800dda8:	685b      	ldr	r3, [r3, #4]
 800ddaa:	3b01      	subs	r3, #1
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	4413      	add	r3, r2
 800ddb0:	685b      	ldr	r3, [r3, #4]
 800ddb2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800ddb6:	492e      	ldr	r1, [pc, #184]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800ddb8:	68bb      	ldr	r3, [r7, #8]
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	3b01      	subs	r3, #1
 800ddbe:	f042 0210 	orr.w	r2, r2, #16
 800ddc2:	009b      	lsls	r3, r3, #2
 800ddc4:	440b      	add	r3, r1
 800ddc6:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d016      	beq.n	800de02 <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800ddd4:	4a26      	ldr	r2, [pc, #152]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	68db      	ldr	r3, [r3, #12]
 800ddda:	3b01      	subs	r3, #1
 800dddc:	f003 0301 	and.w	r3, r3, #1
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4413      	add	r3, r2
 800dde4:	685b      	ldr	r3, [r3, #4]
 800dde6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800ddea:	4921      	ldr	r1, [pc, #132]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800ddec:	68bb      	ldr	r3, [r7, #8]
 800ddee:	68db      	ldr	r3, [r3, #12]
 800ddf0:	3b01      	subs	r3, #1
 800ddf2:	f003 0301 	and.w	r3, r3, #1
 800ddf6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	440b      	add	r3, r1
 800ddfe:	605a      	str	r2, [r3, #4]
 800de00:	e019      	b.n	800de36 <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d015      	beq.n	800de36 <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de0a:	4a19      	ldr	r2, [pc, #100]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	68db      	ldr	r3, [r3, #12]
 800de10:	3b01      	subs	r3, #1
 800de12:	f003 0301 	and.w	r3, r3, #1
 800de16:	009b      	lsls	r3, r3, #2
 800de18:	4413      	add	r3, r2
 800de1a:	685b      	ldr	r3, [r3, #4]
 800de1c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800de20:	4913      	ldr	r1, [pc, #76]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800de22:	68bb      	ldr	r3, [r7, #8]
 800de24:	68db      	ldr	r3, [r3, #12]
 800de26:	3b01      	subs	r3, #1
 800de28:	f003 0301 	and.w	r3, r3, #1
 800de2c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800de30:	009b      	lsls	r3, r3, #2
 800de32:	440b      	add	r3, r1
 800de34:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800de36:	68bb      	ldr	r3, [r7, #8]
 800de38:	691b      	ldr	r3, [r3, #16]
 800de3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d018      	beq.n	800de74 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de42:	4a0b      	ldr	r2, [pc, #44]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	691b      	ldr	r3, [r3, #16]
 800de48:	3b01      	subs	r3, #1
 800de4a:	f003 0301 	and.w	r3, r3, #1
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	4413      	add	r3, r2
 800de52:	685b      	ldr	r3, [r3, #4]
 800de54:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800de58:	4905      	ldr	r1, [pc, #20]	@ (800de70 <HAL_OSPIM_Config+0x804>)
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	691b      	ldr	r3, [r3, #16]
 800de5e:	3b01      	subs	r3, #1
 800de60:	f003 0301 	and.w	r3, r3, #1
 800de64:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800de68:	009b      	lsls	r3, r3, #2
 800de6a:	440b      	add	r3, r1
 800de6c:	605a      	str	r2, [r3, #4]
 800de6e:	e0c5      	b.n	800dffc <HAL_OSPIM_Config+0x990>
 800de70:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800de74:	68bb      	ldr	r3, [r7, #8]
 800de76:	691b      	ldr	r3, [r3, #16]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	f000 80bf 	beq.w	800dffc <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800de7e:	4a6e      	ldr	r2, [pc, #440]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800de80:	68bb      	ldr	r3, [r7, #8]
 800de82:	691b      	ldr	r3, [r3, #16]
 800de84:	3b01      	subs	r3, #1
 800de86:	f003 0301 	and.w	r3, r3, #1
 800de8a:	009b      	lsls	r3, r3, #2
 800de8c:	4413      	add	r3, r2
 800de8e:	685b      	ldr	r3, [r3, #4]
 800de90:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800de94:	4968      	ldr	r1, [pc, #416]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	691b      	ldr	r3, [r3, #16]
 800de9a:	3b01      	subs	r3, #1
 800de9c:	f003 0301 	and.w	r3, r3, #1
 800dea0:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	440b      	add	r3, r1
 800dea8:	605a      	str	r2, [r3, #4]
 800deaa:	e0a7      	b.n	800dffc <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800deac:	4a62      	ldr	r2, [pc, #392]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	3b01      	subs	r3, #1
 800deb4:	009b      	lsls	r3, r3, #2
 800deb6:	4413      	add	r3, r2
 800deb8:	685b      	ldr	r3, [r3, #4]
 800deba:	f023 0203 	bic.w	r2, r3, #3
 800debe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dec0:	005b      	lsls	r3, r3, #1
 800dec2:	431a      	orrs	r2, r3
 800dec4:	495c      	ldr	r1, [pc, #368]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	3b01      	subs	r3, #1
 800decc:	f042 0201 	orr.w	r2, r2, #1
 800ded0:	009b      	lsls	r3, r3, #2
 800ded2:	440b      	add	r3, r1
 800ded4:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	685b      	ldr	r3, [r3, #4]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d014      	beq.n	800df08 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800dede:	4a56      	ldr	r2, [pc, #344]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800dee0:	68bb      	ldr	r3, [r7, #8]
 800dee2:	685b      	ldr	r3, [r3, #4]
 800dee4:	3b01      	subs	r3, #1
 800dee6:	009b      	lsls	r3, r3, #2
 800dee8:	4413      	add	r3, r2
 800deea:	685b      	ldr	r3, [r3, #4]
 800deec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800def0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800def2:	015b      	lsls	r3, r3, #5
 800def4:	431a      	orrs	r2, r3
 800def6:	4950      	ldr	r1, [pc, #320]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800def8:	68bb      	ldr	r3, [r7, #8]
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	3b01      	subs	r3, #1
 800defe:	f042 0210 	orr.w	r2, r2, #16
 800df02:	009b      	lsls	r3, r3, #2
 800df04:	440b      	add	r3, r1
 800df06:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	68db      	ldr	r3, [r3, #12]
 800df0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df10:	2b00      	cmp	r3, #0
 800df12:	d019      	beq.n	800df48 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df14:	4a48      	ldr	r2, [pc, #288]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	68db      	ldr	r3, [r3, #12]
 800df1a:	3b01      	subs	r3, #1
 800df1c:	f003 0301 	and.w	r3, r3, #1
 800df20:	009b      	lsls	r3, r3, #2
 800df22:	4413      	add	r3, r2
 800df24:	685b      	ldr	r3, [r3, #4]
 800df26:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800df2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df2c:	049b      	lsls	r3, r3, #18
 800df2e:	431a      	orrs	r2, r3
 800df30:	4941      	ldr	r1, [pc, #260]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800df32:	68bb      	ldr	r3, [r7, #8]
 800df34:	68db      	ldr	r3, [r3, #12]
 800df36:	3b01      	subs	r3, #1
 800df38:	f003 0301 	and.w	r3, r3, #1
 800df3c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800df40:	009b      	lsls	r3, r3, #2
 800df42:	440b      	add	r3, r1
 800df44:	605a      	str	r2, [r3, #4]
 800df46:	e01c      	b.n	800df82 <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800df48:	68bb      	ldr	r3, [r7, #8]
 800df4a:	68db      	ldr	r3, [r3, #12]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d018      	beq.n	800df82 <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df50:	4a39      	ldr	r2, [pc, #228]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	68db      	ldr	r3, [r3, #12]
 800df56:	3b01      	subs	r3, #1
 800df58:	f003 0301 	and.w	r3, r3, #1
 800df5c:	009b      	lsls	r3, r3, #2
 800df5e:	4413      	add	r3, r2
 800df60:	685b      	ldr	r3, [r3, #4]
 800df62:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800df66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800df68:	069b      	lsls	r3, r3, #26
 800df6a:	431a      	orrs	r2, r3
 800df6c:	4932      	ldr	r1, [pc, #200]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800df6e:	68bb      	ldr	r3, [r7, #8]
 800df70:	68db      	ldr	r3, [r3, #12]
 800df72:	3b01      	subs	r3, #1
 800df74:	f003 0301 	and.w	r3, r3, #1
 800df78:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800df7c:	009b      	lsls	r3, r3, #2
 800df7e:	440b      	add	r3, r1
 800df80:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	691b      	ldr	r3, [r3, #16]
 800df86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d019      	beq.n	800dfc2 <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800df8e:	4a2a      	ldr	r2, [pc, #168]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800df90:	68bb      	ldr	r3, [r7, #8]
 800df92:	691b      	ldr	r3, [r3, #16]
 800df94:	3b01      	subs	r3, #1
 800df96:	f003 0301 	and.w	r3, r3, #1
 800df9a:	009b      	lsls	r3, r3, #2
 800df9c:	4413      	add	r3, r2
 800df9e:	685b      	ldr	r3, [r3, #4]
 800dfa0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800dfa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfa6:	049b      	lsls	r3, r3, #18
 800dfa8:	431a      	orrs	r2, r3
 800dfaa:	4923      	ldr	r1, [pc, #140]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	691b      	ldr	r3, [r3, #16]
 800dfb0:	3b01      	subs	r3, #1
 800dfb2:	f003 0301 	and.w	r3, r3, #1
 800dfb6:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800dfba:	009b      	lsls	r3, r3, #2
 800dfbc:	440b      	add	r3, r1
 800dfbe:	605a      	str	r2, [r3, #4]
 800dfc0:	e01c      	b.n	800dffc <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	691b      	ldr	r3, [r3, #16]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d018      	beq.n	800dffc <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800dfca:	4a1b      	ldr	r2, [pc, #108]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	691b      	ldr	r3, [r3, #16]
 800dfd0:	3b01      	subs	r3, #1
 800dfd2:	f003 0301 	and.w	r3, r3, #1
 800dfd6:	009b      	lsls	r3, r3, #2
 800dfd8:	4413      	add	r3, r2
 800dfda:	685b      	ldr	r3, [r3, #4]
 800dfdc:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800dfe0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfe2:	069b      	lsls	r3, r3, #26
 800dfe4:	431a      	orrs	r2, r3
 800dfe6:	4914      	ldr	r1, [pc, #80]	@ (800e038 <HAL_OSPIM_Config+0x9cc>)
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	691b      	ldr	r3, [r3, #16]
 800dfec:	3b01      	subs	r3, #1
 800dfee:	f003 0301 	and.w	r3, r3, #1
 800dff2:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800dff6:	009b      	lsls	r3, r3, #2
 800dff8:	440b      	add	r3, r1
 800dffa:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800dffc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e000:	f003 0301 	and.w	r3, r3, #1
 800e004:	2b00      	cmp	r3, #0
 800e006:	d005      	beq.n	800e014 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800e008:	4b0c      	ldr	r3, [pc, #48]	@ (800e03c <HAL_OSPIM_Config+0x9d0>)
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	4a0b      	ldr	r2, [pc, #44]	@ (800e03c <HAL_OSPIM_Config+0x9d0>)
 800e00e:	f043 0301 	orr.w	r3, r3, #1
 800e012:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800e014:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e018:	f003 0302 	and.w	r3, r3, #2
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d005      	beq.n	800e02c <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800e020:	4b07      	ldr	r3, [pc, #28]	@ (800e040 <HAL_OSPIM_Config+0x9d4>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	4a06      	ldr	r2, [pc, #24]	@ (800e040 <HAL_OSPIM_Config+0x9d4>)
 800e026:	f043 0301 	orr.w	r3, r3, #1
 800e02a:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800e02c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800e030:	4618      	mov	r0, r3
 800e032:	3750      	adds	r7, #80	@ 0x50
 800e034:	46bd      	mov	sp, r7
 800e036:	bd80      	pop	{r7, pc}
 800e038:	5200b400 	.word	0x5200b400
 800e03c:	52005000 	.word	0x52005000
 800e040:	5200a000 	.word	0x5200a000

0800e044 <OSPI_DMAAbortCplt>:
  * @brief  DMA OSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void OSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
  OSPI_HandleTypeDef *hospi = (OSPI_HandleTypeDef *)(hmdma->Parent);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e050:	60fb      	str	r3, [r7, #12]
  hospi->XferCount = 0;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	2200      	movs	r2, #0
 800e056:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_ABORT)
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e05c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e060:	d122      	bne.n	800e0a8 <OSPI_DMAAbortCplt+0x64>
  {
    /* DMA abort called by OctoSPI abort */
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	6a1b      	ldr	r3, [r3, #32]
 800e068:	f003 0320 	and.w	r3, r3, #32
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d014      	beq.n	800e09a <OSPI_DMAAbortCplt+0x56>
    {
      /* Clear transfer complete flag */
      __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	2202      	movs	r2, #2
 800e076:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enable the transfer complete interrupts */
      __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TC);
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	681a      	ldr	r2, [r3, #0]
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e086:	601a      	str	r2, [r3, #0]

      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	681a      	ldr	r2, [r3, #0]
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	f042 0202 	orr.w	r2, r2, #2
 800e096:	601a      	str	r2, [r3, #0]
    hospi->ErrorCallback(hospi);
#else
    HAL_OSPI_ErrorCallback(hospi);
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U)*/
  }
}
 800e098:	e00c      	b.n	800e0b4 <OSPI_DMAAbortCplt+0x70>
      hospi->State = HAL_OSPI_STATE_READY;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	2202      	movs	r2, #2
 800e09e:	651a      	str	r2, [r3, #80]	@ 0x50
      HAL_OSPI_AbortCpltCallback(hospi);
 800e0a0:	68f8      	ldr	r0, [r7, #12]
 800e0a2:	f7ff fa8e 	bl	800d5c2 <HAL_OSPI_AbortCpltCallback>
}
 800e0a6:	e005      	b.n	800e0b4 <OSPI_DMAAbortCplt+0x70>
    hospi->State = HAL_OSPI_STATE_READY;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	2202      	movs	r2, #2
 800e0ac:	651a      	str	r2, [r3, #80]	@ 0x50
    HAL_OSPI_ErrorCallback(hospi);
 800e0ae:	68f8      	ldr	r0, [r7, #12]
 800e0b0:	f7ff fa7d 	bl	800d5ae <HAL_OSPI_ErrorCallback>
}
 800e0b4:	bf00      	nop
 800e0b6:	3710      	adds	r7, #16
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	60f8      	str	r0, [r7, #12]
 800e0c4:	60b9      	str	r1, [r7, #8]
 800e0c6:	603b      	str	r3, [r7, #0]
 800e0c8:	4613      	mov	r3, r2
 800e0ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e0cc:	e01a      	b.n	800e104 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e0ce:	69bb      	ldr	r3, [r7, #24]
 800e0d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0d4:	d016      	beq.n	800e104 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e0d6:	f7f7 fd37 	bl	8005b48 <HAL_GetTick>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	1ad3      	subs	r3, r2, r3
 800e0e0:	69ba      	ldr	r2, [r7, #24]
 800e0e2:	429a      	cmp	r2, r3
 800e0e4:	d302      	bcc.n	800e0ec <OSPI_WaitFlagStateUntilTimeout+0x30>
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d10b      	bne.n	800e104 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e0f2:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e0f8:	f043 0201 	orr.w	r2, r3, #1
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800e100:	2301      	movs	r3, #1
 800e102:	e00e      	b.n	800e122 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	6a1a      	ldr	r2, [r3, #32]
 800e10a:	68bb      	ldr	r3, [r7, #8]
 800e10c:	4013      	ands	r3, r2
 800e10e:	2b00      	cmp	r3, #0
 800e110:	bf14      	ite	ne
 800e112:	2301      	movne	r3, #1
 800e114:	2300      	moveq	r3, #0
 800e116:	b2db      	uxtb	r3, r3
 800e118:	461a      	mov	r2, r3
 800e11a:	79fb      	ldrb	r3, [r7, #7]
 800e11c:	429a      	cmp	r2, r3
 800e11e:	d1d6      	bne.n	800e0ce <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e120:	2300      	movs	r3, #0
}
 800e122:	4618      	mov	r0, r3
 800e124:	3710      	adds	r7, #16
 800e126:	46bd      	mov	sp, r7
 800e128:	bd80      	pop	{r7, pc}
	...

0800e12c <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 800e12c:	b480      	push	{r7}
 800e12e:	b089      	sub	sp, #36	@ 0x24
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
 800e134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e136:	2300      	movs	r3, #0
 800e138:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	681a      	ldr	r2, [r3, #0]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800e148:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	689b      	ldr	r3, [r3, #8]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d10a      	bne.n	800e168 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	685a      	ldr	r2, [r3, #4]
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	430a      	orrs	r2, r1
 800e166:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	2b02      	cmp	r3, #2
 800e16e:	d114      	bne.n	800e19a <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800e178:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800e182:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800e18c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800e196:	60fb      	str	r3, [r7, #12]
 800e198:	e02c      	b.n	800e1f4 <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	2b03      	cmp	r3, #3
 800e1a0:	d114      	bne.n	800e1cc <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800e1aa:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800e1b4:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e1be:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800e1c8:	60fb      	str	r3, [r7, #12]
 800e1ca:	e013      	b.n	800e1f4 <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800e1d4:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800e1de:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800e1e8:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800e1f2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1fc:	431a      	orrs	r2, r3
 800e1fe:	69bb      	ldr	r3, [r7, #24]
 800e200:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e206:	2b00      	cmp	r3, #0
 800e208:	d012      	beq.n	800e230 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800e212:	69bb      	ldr	r3, [r7, #24]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e222:	4319      	orrs	r1, r3
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e228:	430b      	orrs	r3, r1
 800e22a:	431a      	orrs	r2, r3
 800e22c:	69bb      	ldr	r3, [r7, #24]
 800e22e:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f023 021f 	bic.w	r2, r3, #31
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e23c:	431a      	orrs	r2, r3
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e246:	2b00      	cmp	r3, #0
 800e248:	d009      	beq.n	800e25e <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d105      	bne.n	800e25e <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	3a01      	subs	r2, #1
 800e25c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 800e25e:	683b      	ldr	r3, [r7, #0]
 800e260:	68db      	ldr	r3, [r3, #12]
 800e262:	2b00      	cmp	r3, #0
 800e264:	f000 8095 	beq.w	800e392 <OSPI_ConfigCmd+0x266>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	69db      	ldr	r3, [r3, #28]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d053      	beq.n	800e318 <OSPI_ConfigCmd+0x1ec>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e274:	2b00      	cmp	r3, #0
 800e276:	d01e      	beq.n	800e2b6 <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e278:	69bb      	ldr	r3, [r7, #24]
 800e27a:	681a      	ldr	r2, [r3, #0]
 800e27c:	4b64      	ldr	r3, [pc, #400]	@ (800e410 <OSPI_ConfigCmd+0x2e4>)
 800e27e:	4013      	ands	r3, r2
 800e280:	683a      	ldr	r2, [r7, #0]
 800e282:	68d1      	ldr	r1, [r2, #12]
 800e284:	683a      	ldr	r2, [r7, #0]
 800e286:	6952      	ldr	r2, [r2, #20]
 800e288:	4311      	orrs	r1, r2
 800e28a:	683a      	ldr	r2, [r7, #0]
 800e28c:	6912      	ldr	r2, [r2, #16]
 800e28e:	4311      	orrs	r1, r2
 800e290:	683a      	ldr	r2, [r7, #0]
 800e292:	69d2      	ldr	r2, [r2, #28]
 800e294:	4311      	orrs	r1, r2
 800e296:	683a      	ldr	r2, [r7, #0]
 800e298:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e29a:	4311      	orrs	r1, r2
 800e29c:	683a      	ldr	r2, [r7, #0]
 800e29e:	6a12      	ldr	r2, [r2, #32]
 800e2a0:	4311      	orrs	r1, r2
 800e2a2:	683a      	ldr	r2, [r7, #0]
 800e2a4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e2a6:	4311      	orrs	r1, r2
 800e2a8:	683a      	ldr	r2, [r7, #0]
 800e2aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e2ac:	430a      	orrs	r2, r1
 800e2ae:	431a      	orrs	r2, r3
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	601a      	str	r2, [r3, #0]
 800e2b4:	e026      	b.n	800e304 <OSPI_ConfigCmd+0x1d8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800e2b6:	69bb      	ldr	r3, [r7, #24]
 800e2b8:	681a      	ldr	r2, [r3, #0]
 800e2ba:	4b56      	ldr	r3, [pc, #344]	@ (800e414 <OSPI_ConfigCmd+0x2e8>)
 800e2bc:	4013      	ands	r3, r2
 800e2be:	683a      	ldr	r2, [r7, #0]
 800e2c0:	68d1      	ldr	r1, [r2, #12]
 800e2c2:	683a      	ldr	r2, [r7, #0]
 800e2c4:	6952      	ldr	r2, [r2, #20]
 800e2c6:	4311      	orrs	r1, r2
 800e2c8:	683a      	ldr	r2, [r7, #0]
 800e2ca:	6912      	ldr	r2, [r2, #16]
 800e2cc:	4311      	orrs	r1, r2
 800e2ce:	683a      	ldr	r2, [r7, #0]
 800e2d0:	69d2      	ldr	r2, [r2, #28]
 800e2d2:	4311      	orrs	r1, r2
 800e2d4:	683a      	ldr	r2, [r7, #0]
 800e2d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e2d8:	4311      	orrs	r1, r2
 800e2da:	683a      	ldr	r2, [r7, #0]
 800e2dc:	6a12      	ldr	r2, [r2, #32]
 800e2de:	430a      	orrs	r2, r1
 800e2e0:	431a      	orrs	r2, r3
 800e2e2:	69bb      	ldr	r3, [r7, #24]
 800e2e4:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2ee:	d109      	bne.n	800e304 <OSPI_ConfigCmd+0x1d8>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e2f4:	2b08      	cmp	r3, #8
 800e2f6:	d105      	bne.n	800e304 <OSPI_ConfigCmd+0x1d8>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e2f8:	69bb      	ldr	r3, [r7, #24]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e300:	69bb      	ldr	r3, [r7, #24]
 800e302:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	689a      	ldr	r2, [r3, #8]
 800e308:	693b      	ldr	r3, [r7, #16]
 800e30a:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	683a      	ldr	r2, [r7, #0]
 800e312:	6992      	ldr	r2, [r2, #24]
 800e314:	649a      	str	r2, [r3, #72]	@ 0x48
 800e316:	e074      	b.n	800e402 <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e318:	683b      	ldr	r3, [r7, #0]
 800e31a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d015      	beq.n	800e34c <OSPI_ConfigCmd+0x220>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800e320:	69bb      	ldr	r3, [r7, #24]
 800e322:	681a      	ldr	r2, [r3, #0]
 800e324:	4b3c      	ldr	r3, [pc, #240]	@ (800e418 <OSPI_ConfigCmd+0x2ec>)
 800e326:	4013      	ands	r3, r2
 800e328:	683a      	ldr	r2, [r7, #0]
 800e32a:	68d1      	ldr	r1, [r2, #12]
 800e32c:	683a      	ldr	r2, [r7, #0]
 800e32e:	6952      	ldr	r2, [r2, #20]
 800e330:	4311      	orrs	r1, r2
 800e332:	683a      	ldr	r2, [r7, #0]
 800e334:	6912      	ldr	r2, [r2, #16]
 800e336:	4311      	orrs	r1, r2
 800e338:	683a      	ldr	r2, [r7, #0]
 800e33a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e33c:	4311      	orrs	r1, r2
 800e33e:	683a      	ldr	r2, [r7, #0]
 800e340:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e342:	430a      	orrs	r2, r1
 800e344:	431a      	orrs	r2, r3
 800e346:	69bb      	ldr	r3, [r7, #24]
 800e348:	601a      	str	r2, [r3, #0]
 800e34a:	e01d      	b.n	800e388 <OSPI_ConfigCmd+0x25c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800e34c:	69bb      	ldr	r3, [r7, #24]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	68d9      	ldr	r1, [r3, #12]
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	695b      	ldr	r3, [r3, #20]
 800e35c:	4319      	orrs	r1, r3
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	691b      	ldr	r3, [r3, #16]
 800e362:	430b      	orrs	r3, r1
 800e364:	431a      	orrs	r2, r3
 800e366:	69bb      	ldr	r3, [r7, #24]
 800e368:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e36e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e372:	d109      	bne.n	800e388 <OSPI_ConfigCmd+0x25c>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800e378:	2b08      	cmp	r3, #8
 800e37a:	d105      	bne.n	800e388 <OSPI_ConfigCmd+0x25c>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800e37c:	69bb      	ldr	r3, [r7, #24]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e384:	69bb      	ldr	r3, [r7, #24]
 800e386:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	689a      	ldr	r2, [r3, #8]
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	601a      	str	r2, [r3, #0]
 800e390:	e037      	b.n	800e402 <OSPI_ConfigCmd+0x2d6>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	69db      	ldr	r3, [r3, #28]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d02e      	beq.n	800e3f8 <OSPI_ConfigCmd+0x2cc>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d015      	beq.n	800e3ce <OSPI_ConfigCmd+0x2a2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800e3a2:	69bb      	ldr	r3, [r7, #24]
 800e3a4:	681a      	ldr	r2, [r3, #0]
 800e3a6:	4b1d      	ldr	r3, [pc, #116]	@ (800e41c <OSPI_ConfigCmd+0x2f0>)
 800e3a8:	4013      	ands	r3, r2
 800e3aa:	683a      	ldr	r2, [r7, #0]
 800e3ac:	69d1      	ldr	r1, [r2, #28]
 800e3ae:	683a      	ldr	r2, [r7, #0]
 800e3b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e3b2:	4311      	orrs	r1, r2
 800e3b4:	683a      	ldr	r2, [r7, #0]
 800e3b6:	6a12      	ldr	r2, [r2, #32]
 800e3b8:	4311      	orrs	r1, r2
 800e3ba:	683a      	ldr	r2, [r7, #0]
 800e3bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e3be:	4311      	orrs	r1, r2
 800e3c0:	683a      	ldr	r2, [r7, #0]
 800e3c2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800e3c4:	430a      	orrs	r2, r1
 800e3c6:	431a      	orrs	r2, r3
 800e3c8:	69bb      	ldr	r3, [r7, #24]
 800e3ca:	601a      	str	r2, [r3, #0]
 800e3cc:	e00e      	b.n	800e3ec <OSPI_ConfigCmd+0x2c0>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 800e3ce:	69bb      	ldr	r3, [r7, #24]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800e3d6:	683b      	ldr	r3, [r7, #0]
 800e3d8:	69d9      	ldr	r1, [r3, #28]
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3de:	4319      	orrs	r1, r3
 800e3e0:	683b      	ldr	r3, [r7, #0]
 800e3e2:	6a1b      	ldr	r3, [r3, #32]
 800e3e4:	430b      	orrs	r3, r1
 800e3e6:	431a      	orrs	r2, r3
 800e3e8:	69bb      	ldr	r3, [r7, #24]
 800e3ea:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	683a      	ldr	r2, [r7, #0]
 800e3f2:	6992      	ldr	r2, [r2, #24]
 800e3f4:	649a      	str	r2, [r3, #72]	@ 0x48
 800e3f6:	e004      	b.n	800e402 <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2208      	movs	r2, #8
 800e400:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800e402:	7ffb      	ldrb	r3, [r7, #31]
}
 800e404:	4618      	mov	r0, r3
 800e406:	3724      	adds	r7, #36	@ 0x24
 800e408:	46bd      	mov	sp, r7
 800e40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40e:	4770      	bx	lr
 800e410:	f0ffc0c0 	.word	0xf0ffc0c0
 800e414:	ffffc0c0 	.word	0xffffc0c0
 800e418:	f0ffffc0 	.word	0xf0ffffc0
 800e41c:	f0ffc0ff 	.word	0xf0ffc0ff

0800e420 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800e420:	b480      	push	{r7}
 800e422:	b087      	sub	sp, #28
 800e424:	af00      	add	r7, sp, #0
 800e426:	4603      	mov	r3, r0
 800e428:	6039      	str	r1, [r7, #0]
 800e42a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800e42c:	2300      	movs	r3, #0
 800e42e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800e430:	2300      	movs	r3, #0
 800e432:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 800e434:	79fb      	ldrb	r3, [r7, #7]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d005      	beq.n	800e446 <OSPIM_GetConfig+0x26>
 800e43a:	79fb      	ldrb	r3, [r7, #7]
 800e43c:	2b02      	cmp	r3, #2
 800e43e:	d802      	bhi.n	800e446 <OSPIM_GetConfig+0x26>
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d102      	bne.n	800e44c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800e446:	2301      	movs	r3, #1
 800e448:	75fb      	strb	r3, [r7, #23]
 800e44a:	e098      	b.n	800e57e <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	2200      	movs	r2, #0
 800e450:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	2200      	movs	r2, #0
 800e456:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	2200      	movs	r2, #0
 800e45c:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800e45e:	683b      	ldr	r3, [r7, #0]
 800e460:	2200      	movs	r2, #0
 800e462:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	2200      	movs	r2, #0
 800e468:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800e46a:	79fb      	ldrb	r3, [r7, #7]
 800e46c:	2b02      	cmp	r3, #2
 800e46e:	d10b      	bne.n	800e488 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 800e470:	4b46      	ldr	r3, [pc, #280]	@ (800e58c <OSPIM_GetConfig+0x16c>)
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f003 0301 	and.w	r3, r3, #1
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d102      	bne.n	800e482 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800e47c:	4b44      	ldr	r3, [pc, #272]	@ (800e590 <OSPIM_GetConfig+0x170>)
 800e47e:	613b      	str	r3, [r7, #16]
 800e480:	e002      	b.n	800e488 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800e482:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e486:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e488:	2300      	movs	r3, #0
 800e48a:	60fb      	str	r3, [r7, #12]
 800e48c:	e074      	b.n	800e578 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800e48e:	4a3f      	ldr	r2, [pc, #252]	@ (800e58c <OSPIM_GetConfig+0x16c>)
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	009b      	lsls	r3, r3, #2
 800e494:	4413      	add	r3, r2
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	f003 0301 	and.w	r3, r3, #1
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d00a      	beq.n	800e4ba <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800e4a4:	68ba      	ldr	r2, [r7, #8]
 800e4a6:	693b      	ldr	r3, [r7, #16]
 800e4a8:	4053      	eors	r3, r2
 800e4aa:	f003 0302 	and.w	r3, r3, #2
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d103      	bne.n	800e4ba <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	1c5a      	adds	r2, r3, #1
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	f003 0310 	and.w	r3, r3, #16
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d00a      	beq.n	800e4da <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800e4c4:	68ba      	ldr	r2, [r7, #8]
 800e4c6:	693b      	ldr	r3, [r7, #16]
 800e4c8:	4053      	eors	r3, r2
 800e4ca:	f003 0320 	and.w	r3, r3, #32
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d103      	bne.n	800e4da <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	1c5a      	adds	r2, r3, #1
 800e4d6:	683b      	ldr	r3, [r7, #0]
 800e4d8:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800e4da:	68bb      	ldr	r3, [r7, #8]
 800e4dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d00a      	beq.n	800e4fa <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800e4e4:	68ba      	ldr	r2, [r7, #8]
 800e4e6:	693b      	ldr	r3, [r7, #16]
 800e4e8:	4053      	eors	r3, r2
 800e4ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d103      	bne.n	800e4fa <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	1c5a      	adds	r2, r3, #1
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800e4fa:	68bb      	ldr	r3, [r7, #8]
 800e4fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e500:	2b00      	cmp	r3, #0
 800e502:	d018      	beq.n	800e536 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800e504:	68ba      	ldr	r2, [r7, #8]
 800e506:	693b      	ldr	r3, [r7, #16]
 800e508:	4053      	eors	r3, r2
 800e50a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d111      	bne.n	800e536 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800e512:	68bb      	ldr	r3, [r7, #8]
 800e514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d106      	bne.n	800e52a <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	3301      	adds	r3, #1
 800e520:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e524:	683b      	ldr	r3, [r7, #0]
 800e526:	60da      	str	r2, [r3, #12]
 800e528:	e005      	b.n	800e536 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	3301      	adds	r3, #1
 800e52e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800e536:	68bb      	ldr	r3, [r7, #8]
 800e538:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d018      	beq.n	800e572 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 800e540:	68ba      	ldr	r2, [r7, #8]
 800e542:	693b      	ldr	r3, [r7, #16]
 800e544:	4053      	eors	r3, r2
 800e546:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d111      	bne.n	800e572 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e554:	2b00      	cmp	r3, #0
 800e556:	d106      	bne.n	800e566 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	3301      	adds	r3, #1
 800e55c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	611a      	str	r2, [r3, #16]
 800e564:	e005      	b.n	800e572 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	3301      	adds	r3, #1
 800e56a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	3301      	adds	r3, #1
 800e576:	60fb      	str	r3, [r7, #12]
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	2b01      	cmp	r3, #1
 800e57c:	d987      	bls.n	800e48e <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800e57e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e580:	4618      	mov	r0, r3
 800e582:	371c      	adds	r7, #28
 800e584:	46bd      	mov	sp, r7
 800e586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58a:	4770      	bx	lr
 800e58c:	5200b400 	.word	0x5200b400
 800e590:	04040222 	.word	0x04040222

0800e594 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b084      	sub	sp, #16
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800e59c:	4b29      	ldr	r3, [pc, #164]	@ (800e644 <HAL_PWREx_ConfigSupply+0xb0>)
 800e59e:	68db      	ldr	r3, [r3, #12]
 800e5a0:	f003 0307 	and.w	r3, r3, #7
 800e5a4:	2b06      	cmp	r3, #6
 800e5a6:	d00a      	beq.n	800e5be <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e5a8:	4b26      	ldr	r3, [pc, #152]	@ (800e644 <HAL_PWREx_ConfigSupply+0xb0>)
 800e5aa:	68db      	ldr	r3, [r3, #12]
 800e5ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e5b0:	687a      	ldr	r2, [r7, #4]
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d001      	beq.n	800e5ba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	e03f      	b.n	800e63a <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	e03d      	b.n	800e63a <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e5be:	4b21      	ldr	r3, [pc, #132]	@ (800e644 <HAL_PWREx_ConfigSupply+0xb0>)
 800e5c0:	68db      	ldr	r3, [r3, #12]
 800e5c2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800e5c6:	491f      	ldr	r1, [pc, #124]	@ (800e644 <HAL_PWREx_ConfigSupply+0xb0>)
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	4313      	orrs	r3, r2
 800e5cc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e5ce:	f7f7 fabb 	bl	8005b48 <HAL_GetTick>
 800e5d2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e5d4:	e009      	b.n	800e5ea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e5d6:	f7f7 fab7 	bl	8005b48 <HAL_GetTick>
 800e5da:	4602      	mov	r2, r0
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	1ad3      	subs	r3, r2, r3
 800e5e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e5e4:	d901      	bls.n	800e5ea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	e027      	b.n	800e63a <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e5ea:	4b16      	ldr	r3, [pc, #88]	@ (800e644 <HAL_PWREx_ConfigSupply+0xb0>)
 800e5ec:	685b      	ldr	r3, [r3, #4]
 800e5ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e5f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e5f6:	d1ee      	bne.n	800e5d6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2b1e      	cmp	r3, #30
 800e5fc:	d008      	beq.n	800e610 <HAL_PWREx_ConfigSupply+0x7c>
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	2b2e      	cmp	r3, #46	@ 0x2e
 800e602:	d005      	beq.n	800e610 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2b1d      	cmp	r3, #29
 800e608:	d002      	beq.n	800e610 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	2b2d      	cmp	r3, #45	@ 0x2d
 800e60e:	d113      	bne.n	800e638 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800e610:	f7f7 fa9a 	bl	8005b48 <HAL_GetTick>
 800e614:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e616:	e009      	b.n	800e62c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e618:	f7f7 fa96 	bl	8005b48 <HAL_GetTick>
 800e61c:	4602      	mov	r2, r0
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	1ad3      	subs	r3, r2, r3
 800e622:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e626:	d901      	bls.n	800e62c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800e628:	2301      	movs	r3, #1
 800e62a:	e006      	b.n	800e63a <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800e62c:	4b05      	ldr	r3, [pc, #20]	@ (800e644 <HAL_PWREx_ConfigSupply+0xb0>)
 800e62e:	68db      	ldr	r3, [r3, #12]
 800e630:	f003 0311 	and.w	r3, r3, #17
 800e634:	2b11      	cmp	r3, #17
 800e636:	d1ef      	bne.n	800e618 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e638:	2300      	movs	r3, #0
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3710      	adds	r7, #16
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}
 800e642:	bf00      	nop
 800e644:	58024800 	.word	0x58024800

0800e648 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b08c      	sub	sp, #48	@ 0x30
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d101      	bne.n	800e65a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800e656:	2301      	movs	r3, #1
 800e658:	e3c8      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	f003 0301 	and.w	r3, r3, #1
 800e662:	2b00      	cmp	r3, #0
 800e664:	f000 8087 	beq.w	800e776 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e668:	4b88      	ldr	r3, [pc, #544]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e66a:	691b      	ldr	r3, [r3, #16]
 800e66c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e670:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e672:	4b86      	ldr	r3, [pc, #536]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e676:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e67a:	2b10      	cmp	r3, #16
 800e67c:	d007      	beq.n	800e68e <HAL_RCC_OscConfig+0x46>
 800e67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e680:	2b18      	cmp	r3, #24
 800e682:	d110      	bne.n	800e6a6 <HAL_RCC_OscConfig+0x5e>
 800e684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e686:	f003 0303 	and.w	r3, r3, #3
 800e68a:	2b02      	cmp	r3, #2
 800e68c:	d10b      	bne.n	800e6a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e68e:	4b7f      	ldr	r3, [pc, #508]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e696:	2b00      	cmp	r3, #0
 800e698:	d06c      	beq.n	800e774 <HAL_RCC_OscConfig+0x12c>
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	685b      	ldr	r3, [r3, #4]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d168      	bne.n	800e774 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800e6a2:	2301      	movs	r3, #1
 800e6a4:	e3a2      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	685b      	ldr	r3, [r3, #4]
 800e6aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e6ae:	d106      	bne.n	800e6be <HAL_RCC_OscConfig+0x76>
 800e6b0:	4b76      	ldr	r3, [pc, #472]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4a75      	ldr	r2, [pc, #468]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e6ba:	6013      	str	r3, [r2, #0]
 800e6bc:	e02e      	b.n	800e71c <HAL_RCC_OscConfig+0xd4>
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d10c      	bne.n	800e6e0 <HAL_RCC_OscConfig+0x98>
 800e6c6:	4b71      	ldr	r3, [pc, #452]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	4a70      	ldr	r2, [pc, #448]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e6d0:	6013      	str	r3, [r2, #0]
 800e6d2:	4b6e      	ldr	r3, [pc, #440]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	4a6d      	ldr	r2, [pc, #436]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e6dc:	6013      	str	r3, [r2, #0]
 800e6de:	e01d      	b.n	800e71c <HAL_RCC_OscConfig+0xd4>
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	685b      	ldr	r3, [r3, #4]
 800e6e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e6e8:	d10c      	bne.n	800e704 <HAL_RCC_OscConfig+0xbc>
 800e6ea:	4b68      	ldr	r3, [pc, #416]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	4a67      	ldr	r2, [pc, #412]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e6f4:	6013      	str	r3, [r2, #0]
 800e6f6:	4b65      	ldr	r3, [pc, #404]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	4a64      	ldr	r2, [pc, #400]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e6fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e700:	6013      	str	r3, [r2, #0]
 800e702:	e00b      	b.n	800e71c <HAL_RCC_OscConfig+0xd4>
 800e704:	4b61      	ldr	r3, [pc, #388]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a60      	ldr	r2, [pc, #384]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e70a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e70e:	6013      	str	r3, [r2, #0]
 800e710:	4b5e      	ldr	r3, [pc, #376]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	4a5d      	ldr	r2, [pc, #372]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e716:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e71a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	685b      	ldr	r3, [r3, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d013      	beq.n	800e74c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e724:	f7f7 fa10 	bl	8005b48 <HAL_GetTick>
 800e728:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e72a:	e008      	b.n	800e73e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e72c:	f7f7 fa0c 	bl	8005b48 <HAL_GetTick>
 800e730:	4602      	mov	r2, r0
 800e732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e734:	1ad3      	subs	r3, r2, r3
 800e736:	2b64      	cmp	r3, #100	@ 0x64
 800e738:	d901      	bls.n	800e73e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800e73a:	2303      	movs	r3, #3
 800e73c:	e356      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e73e:	4b53      	ldr	r3, [pc, #332]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e746:	2b00      	cmp	r3, #0
 800e748:	d0f0      	beq.n	800e72c <HAL_RCC_OscConfig+0xe4>
 800e74a:	e014      	b.n	800e776 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e74c:	f7f7 f9fc 	bl	8005b48 <HAL_GetTick>
 800e750:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e752:	e008      	b.n	800e766 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e754:	f7f7 f9f8 	bl	8005b48 <HAL_GetTick>
 800e758:	4602      	mov	r2, r0
 800e75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e75c:	1ad3      	subs	r3, r2, r3
 800e75e:	2b64      	cmp	r3, #100	@ 0x64
 800e760:	d901      	bls.n	800e766 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800e762:	2303      	movs	r3, #3
 800e764:	e342      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e766:	4b49      	ldr	r3, [pc, #292]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d1f0      	bne.n	800e754 <HAL_RCC_OscConfig+0x10c>
 800e772:	e000      	b.n	800e776 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e774:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f003 0302 	and.w	r3, r3, #2
 800e77e:	2b00      	cmp	r3, #0
 800e780:	f000 808c 	beq.w	800e89c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e784:	4b41      	ldr	r3, [pc, #260]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e786:	691b      	ldr	r3, [r3, #16]
 800e788:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e78c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e78e:	4b3f      	ldr	r3, [pc, #252]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e792:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e794:	6a3b      	ldr	r3, [r7, #32]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d007      	beq.n	800e7aa <HAL_RCC_OscConfig+0x162>
 800e79a:	6a3b      	ldr	r3, [r7, #32]
 800e79c:	2b18      	cmp	r3, #24
 800e79e:	d137      	bne.n	800e810 <HAL_RCC_OscConfig+0x1c8>
 800e7a0:	69fb      	ldr	r3, [r7, #28]
 800e7a2:	f003 0303 	and.w	r3, r3, #3
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d132      	bne.n	800e810 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e7aa:	4b38      	ldr	r3, [pc, #224]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	f003 0304 	and.w	r3, r3, #4
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d005      	beq.n	800e7c2 <HAL_RCC_OscConfig+0x17a>
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d101      	bne.n	800e7c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800e7be:	2301      	movs	r3, #1
 800e7c0:	e314      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e7c2:	4b32      	ldr	r3, [pc, #200]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f023 0219 	bic.w	r2, r3, #25
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	68db      	ldr	r3, [r3, #12]
 800e7ce:	492f      	ldr	r1, [pc, #188]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e7d0:	4313      	orrs	r3, r2
 800e7d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e7d4:	f7f7 f9b8 	bl	8005b48 <HAL_GetTick>
 800e7d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7da:	e008      	b.n	800e7ee <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e7dc:	f7f7 f9b4 	bl	8005b48 <HAL_GetTick>
 800e7e0:	4602      	mov	r2, r0
 800e7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7e4:	1ad3      	subs	r3, r2, r3
 800e7e6:	2b02      	cmp	r3, #2
 800e7e8:	d901      	bls.n	800e7ee <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800e7ea:	2303      	movs	r3, #3
 800e7ec:	e2fe      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e7ee:	4b27      	ldr	r3, [pc, #156]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f003 0304 	and.w	r3, r3, #4
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d0f0      	beq.n	800e7dc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e7fa:	4b24      	ldr	r3, [pc, #144]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e7fc:	685b      	ldr	r3, [r3, #4]
 800e7fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	691b      	ldr	r3, [r3, #16]
 800e806:	061b      	lsls	r3, r3, #24
 800e808:	4920      	ldr	r1, [pc, #128]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e80a:	4313      	orrs	r3, r2
 800e80c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e80e:	e045      	b.n	800e89c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	2b00      	cmp	r3, #0
 800e816:	d026      	beq.n	800e866 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e818:	4b1c      	ldr	r3, [pc, #112]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	f023 0219 	bic.w	r2, r3, #25
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	68db      	ldr	r3, [r3, #12]
 800e824:	4919      	ldr	r1, [pc, #100]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e826:	4313      	orrs	r3, r2
 800e828:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e82a:	f7f7 f98d 	bl	8005b48 <HAL_GetTick>
 800e82e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e830:	e008      	b.n	800e844 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e832:	f7f7 f989 	bl	8005b48 <HAL_GetTick>
 800e836:	4602      	mov	r2, r0
 800e838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83a:	1ad3      	subs	r3, r2, r3
 800e83c:	2b02      	cmp	r3, #2
 800e83e:	d901      	bls.n	800e844 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800e840:	2303      	movs	r3, #3
 800e842:	e2d3      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e844:	4b11      	ldr	r3, [pc, #68]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f003 0304 	and.w	r3, r3, #4
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d0f0      	beq.n	800e832 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e850:	4b0e      	ldr	r3, [pc, #56]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e852:	685b      	ldr	r3, [r3, #4]
 800e854:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	691b      	ldr	r3, [r3, #16]
 800e85c:	061b      	lsls	r3, r3, #24
 800e85e:	490b      	ldr	r1, [pc, #44]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e860:	4313      	orrs	r3, r2
 800e862:	604b      	str	r3, [r1, #4]
 800e864:	e01a      	b.n	800e89c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e866:	4b09      	ldr	r3, [pc, #36]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	4a08      	ldr	r2, [pc, #32]	@ (800e88c <HAL_RCC_OscConfig+0x244>)
 800e86c:	f023 0301 	bic.w	r3, r3, #1
 800e870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e872:	f7f7 f969 	bl	8005b48 <HAL_GetTick>
 800e876:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e878:	e00a      	b.n	800e890 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e87a:	f7f7 f965 	bl	8005b48 <HAL_GetTick>
 800e87e:	4602      	mov	r2, r0
 800e880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e882:	1ad3      	subs	r3, r2, r3
 800e884:	2b02      	cmp	r3, #2
 800e886:	d903      	bls.n	800e890 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800e888:	2303      	movs	r3, #3
 800e88a:	e2af      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
 800e88c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e890:	4b96      	ldr	r3, [pc, #600]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	f003 0304 	and.w	r3, r3, #4
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d1ee      	bne.n	800e87a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f003 0310 	and.w	r3, r3, #16
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d06a      	beq.n	800e97e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e8a8:	4b90      	ldr	r3, [pc, #576]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e8aa:	691b      	ldr	r3, [r3, #16]
 800e8ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e8b0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e8b2:	4b8e      	ldr	r3, [pc, #568]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e8b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8b6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	2b08      	cmp	r3, #8
 800e8bc:	d007      	beq.n	800e8ce <HAL_RCC_OscConfig+0x286>
 800e8be:	69bb      	ldr	r3, [r7, #24]
 800e8c0:	2b18      	cmp	r3, #24
 800e8c2:	d11b      	bne.n	800e8fc <HAL_RCC_OscConfig+0x2b4>
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	f003 0303 	and.w	r3, r3, #3
 800e8ca:	2b01      	cmp	r3, #1
 800e8cc:	d116      	bne.n	800e8fc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e8ce:	4b87      	ldr	r3, [pc, #540]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d005      	beq.n	800e8e6 <HAL_RCC_OscConfig+0x29e>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	69db      	ldr	r3, [r3, #28]
 800e8de:	2b80      	cmp	r3, #128	@ 0x80
 800e8e0:	d001      	beq.n	800e8e6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800e8e2:	2301      	movs	r3, #1
 800e8e4:	e282      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e8e6:	4b81      	ldr	r3, [pc, #516]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e8e8:	68db      	ldr	r3, [r3, #12]
 800e8ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	6a1b      	ldr	r3, [r3, #32]
 800e8f2:	061b      	lsls	r3, r3, #24
 800e8f4:	497d      	ldr	r1, [pc, #500]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e8f6:	4313      	orrs	r3, r2
 800e8f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e8fa:	e040      	b.n	800e97e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	69db      	ldr	r3, [r3, #28]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d023      	beq.n	800e94c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e904:	4b79      	ldr	r3, [pc, #484]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	4a78      	ldr	r2, [pc, #480]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e90a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e90e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e910:	f7f7 f91a 	bl	8005b48 <HAL_GetTick>
 800e914:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e916:	e008      	b.n	800e92a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e918:	f7f7 f916 	bl	8005b48 <HAL_GetTick>
 800e91c:	4602      	mov	r2, r0
 800e91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e920:	1ad3      	subs	r3, r2, r3
 800e922:	2b02      	cmp	r3, #2
 800e924:	d901      	bls.n	800e92a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800e926:	2303      	movs	r3, #3
 800e928:	e260      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e92a:	4b70      	ldr	r3, [pc, #448]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e932:	2b00      	cmp	r3, #0
 800e934:	d0f0      	beq.n	800e918 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e936:	4b6d      	ldr	r3, [pc, #436]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	6a1b      	ldr	r3, [r3, #32]
 800e942:	061b      	lsls	r3, r3, #24
 800e944:	4969      	ldr	r1, [pc, #420]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e946:	4313      	orrs	r3, r2
 800e948:	60cb      	str	r3, [r1, #12]
 800e94a:	e018      	b.n	800e97e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e94c:	4b67      	ldr	r3, [pc, #412]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	4a66      	ldr	r2, [pc, #408]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e952:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e958:	f7f7 f8f6 	bl	8005b48 <HAL_GetTick>
 800e95c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e95e:	e008      	b.n	800e972 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e960:	f7f7 f8f2 	bl	8005b48 <HAL_GetTick>
 800e964:	4602      	mov	r2, r0
 800e966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e968:	1ad3      	subs	r3, r2, r3
 800e96a:	2b02      	cmp	r3, #2
 800e96c:	d901      	bls.n	800e972 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800e96e:	2303      	movs	r3, #3
 800e970:	e23c      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e972:	4b5e      	ldr	r3, [pc, #376]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d1f0      	bne.n	800e960 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f003 0308 	and.w	r3, r3, #8
 800e986:	2b00      	cmp	r3, #0
 800e988:	d036      	beq.n	800e9f8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	695b      	ldr	r3, [r3, #20]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d019      	beq.n	800e9c6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e992:	4b56      	ldr	r3, [pc, #344]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e996:	4a55      	ldr	r2, [pc, #340]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e998:	f043 0301 	orr.w	r3, r3, #1
 800e99c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e99e:	f7f7 f8d3 	bl	8005b48 <HAL_GetTick>
 800e9a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e9a4:	e008      	b.n	800e9b8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e9a6:	f7f7 f8cf 	bl	8005b48 <HAL_GetTick>
 800e9aa:	4602      	mov	r2, r0
 800e9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ae:	1ad3      	subs	r3, r2, r3
 800e9b0:	2b02      	cmp	r3, #2
 800e9b2:	d901      	bls.n	800e9b8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800e9b4:	2303      	movs	r3, #3
 800e9b6:	e219      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e9b8:	4b4c      	ldr	r3, [pc, #304]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e9ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9bc:	f003 0302 	and.w	r3, r3, #2
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d0f0      	beq.n	800e9a6 <HAL_RCC_OscConfig+0x35e>
 800e9c4:	e018      	b.n	800e9f8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e9c6:	4b49      	ldr	r3, [pc, #292]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e9c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9ca:	4a48      	ldr	r2, [pc, #288]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e9cc:	f023 0301 	bic.w	r3, r3, #1
 800e9d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e9d2:	f7f7 f8b9 	bl	8005b48 <HAL_GetTick>
 800e9d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e9d8:	e008      	b.n	800e9ec <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e9da:	f7f7 f8b5 	bl	8005b48 <HAL_GetTick>
 800e9de:	4602      	mov	r2, r0
 800e9e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e2:	1ad3      	subs	r3, r2, r3
 800e9e4:	2b02      	cmp	r3, #2
 800e9e6:	d901      	bls.n	800e9ec <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800e9e8:	2303      	movs	r3, #3
 800e9ea:	e1ff      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e9ec:	4b3f      	ldr	r3, [pc, #252]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800e9ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9f0:	f003 0302 	and.w	r3, r3, #2
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d1f0      	bne.n	800e9da <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	f003 0320 	and.w	r3, r3, #32
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d036      	beq.n	800ea72 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	699b      	ldr	r3, [r3, #24]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d019      	beq.n	800ea40 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ea0c:	4b37      	ldr	r3, [pc, #220]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	4a36      	ldr	r2, [pc, #216]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ea12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ea16:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ea18:	f7f7 f896 	bl	8005b48 <HAL_GetTick>
 800ea1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ea1e:	e008      	b.n	800ea32 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ea20:	f7f7 f892 	bl	8005b48 <HAL_GetTick>
 800ea24:	4602      	mov	r2, r0
 800ea26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea28:	1ad3      	subs	r3, r2, r3
 800ea2a:	2b02      	cmp	r3, #2
 800ea2c:	d901      	bls.n	800ea32 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800ea2e:	2303      	movs	r3, #3
 800ea30:	e1dc      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ea32:	4b2e      	ldr	r3, [pc, #184]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d0f0      	beq.n	800ea20 <HAL_RCC_OscConfig+0x3d8>
 800ea3e:	e018      	b.n	800ea72 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ea40:	4b2a      	ldr	r3, [pc, #168]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	4a29      	ldr	r2, [pc, #164]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ea46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ea4a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ea4c:	f7f7 f87c 	bl	8005b48 <HAL_GetTick>
 800ea50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ea52:	e008      	b.n	800ea66 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ea54:	f7f7 f878 	bl	8005b48 <HAL_GetTick>
 800ea58:	4602      	mov	r2, r0
 800ea5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea5c:	1ad3      	subs	r3, r2, r3
 800ea5e:	2b02      	cmp	r3, #2
 800ea60:	d901      	bls.n	800ea66 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ea62:	2303      	movs	r3, #3
 800ea64:	e1c2      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ea66:	4b21      	ldr	r3, [pc, #132]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d1f0      	bne.n	800ea54 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	f003 0304 	and.w	r3, r3, #4
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	f000 8086 	beq.w	800eb8c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ea80:	4b1b      	ldr	r3, [pc, #108]	@ (800eaf0 <HAL_RCC_OscConfig+0x4a8>)
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	4a1a      	ldr	r2, [pc, #104]	@ (800eaf0 <HAL_RCC_OscConfig+0x4a8>)
 800ea86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ea8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ea8c:	f7f7 f85c 	bl	8005b48 <HAL_GetTick>
 800ea90:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ea92:	e008      	b.n	800eaa6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ea94:	f7f7 f858 	bl	8005b48 <HAL_GetTick>
 800ea98:	4602      	mov	r2, r0
 800ea9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea9c:	1ad3      	subs	r3, r2, r3
 800ea9e:	2b64      	cmp	r3, #100	@ 0x64
 800eaa0:	d901      	bls.n	800eaa6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800eaa2:	2303      	movs	r3, #3
 800eaa4:	e1a2      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800eaa6:	4b12      	ldr	r3, [pc, #72]	@ (800eaf0 <HAL_RCC_OscConfig+0x4a8>)
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d0f0      	beq.n	800ea94 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	689b      	ldr	r3, [r3, #8]
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d106      	bne.n	800eac8 <HAL_RCC_OscConfig+0x480>
 800eaba:	4b0c      	ldr	r3, [pc, #48]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800eabc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eabe:	4a0b      	ldr	r2, [pc, #44]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800eac0:	f043 0301 	orr.w	r3, r3, #1
 800eac4:	6713      	str	r3, [r2, #112]	@ 0x70
 800eac6:	e032      	b.n	800eb2e <HAL_RCC_OscConfig+0x4e6>
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	689b      	ldr	r3, [r3, #8]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d111      	bne.n	800eaf4 <HAL_RCC_OscConfig+0x4ac>
 800ead0:	4b06      	ldr	r3, [pc, #24]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ead2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ead4:	4a05      	ldr	r2, [pc, #20]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800ead6:	f023 0301 	bic.w	r3, r3, #1
 800eada:	6713      	str	r3, [r2, #112]	@ 0x70
 800eadc:	4b03      	ldr	r3, [pc, #12]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800eade:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eae0:	4a02      	ldr	r2, [pc, #8]	@ (800eaec <HAL_RCC_OscConfig+0x4a4>)
 800eae2:	f023 0304 	bic.w	r3, r3, #4
 800eae6:	6713      	str	r3, [r2, #112]	@ 0x70
 800eae8:	e021      	b.n	800eb2e <HAL_RCC_OscConfig+0x4e6>
 800eaea:	bf00      	nop
 800eaec:	58024400 	.word	0x58024400
 800eaf0:	58024800 	.word	0x58024800
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	689b      	ldr	r3, [r3, #8]
 800eaf8:	2b05      	cmp	r3, #5
 800eafa:	d10c      	bne.n	800eb16 <HAL_RCC_OscConfig+0x4ce>
 800eafc:	4b83      	ldr	r3, [pc, #524]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eafe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb00:	4a82      	ldr	r2, [pc, #520]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb02:	f043 0304 	orr.w	r3, r3, #4
 800eb06:	6713      	str	r3, [r2, #112]	@ 0x70
 800eb08:	4b80      	ldr	r3, [pc, #512]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb0c:	4a7f      	ldr	r2, [pc, #508]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb0e:	f043 0301 	orr.w	r3, r3, #1
 800eb12:	6713      	str	r3, [r2, #112]	@ 0x70
 800eb14:	e00b      	b.n	800eb2e <HAL_RCC_OscConfig+0x4e6>
 800eb16:	4b7d      	ldr	r3, [pc, #500]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb1a:	4a7c      	ldr	r2, [pc, #496]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb1c:	f023 0301 	bic.w	r3, r3, #1
 800eb20:	6713      	str	r3, [r2, #112]	@ 0x70
 800eb22:	4b7a      	ldr	r3, [pc, #488]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb26:	4a79      	ldr	r2, [pc, #484]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb28:	f023 0304 	bic.w	r3, r3, #4
 800eb2c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	689b      	ldr	r3, [r3, #8]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d015      	beq.n	800eb62 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb36:	f7f7 f807 	bl	8005b48 <HAL_GetTick>
 800eb3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eb3c:	e00a      	b.n	800eb54 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eb3e:	f7f7 f803 	bl	8005b48 <HAL_GetTick>
 800eb42:	4602      	mov	r2, r0
 800eb44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb46:	1ad3      	subs	r3, r2, r3
 800eb48:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d901      	bls.n	800eb54 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800eb50:	2303      	movs	r3, #3
 800eb52:	e14b      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eb54:	4b6d      	ldr	r3, [pc, #436]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb58:	f003 0302 	and.w	r3, r3, #2
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d0ee      	beq.n	800eb3e <HAL_RCC_OscConfig+0x4f6>
 800eb60:	e014      	b.n	800eb8c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb62:	f7f6 fff1 	bl	8005b48 <HAL_GetTick>
 800eb66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eb68:	e00a      	b.n	800eb80 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800eb6a:	f7f6 ffed 	bl	8005b48 <HAL_GetTick>
 800eb6e:	4602      	mov	r2, r0
 800eb70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb72:	1ad3      	subs	r3, r2, r3
 800eb74:	f241 3288 	movw	r2, #5000	@ 0x1388
 800eb78:	4293      	cmp	r3, r2
 800eb7a:	d901      	bls.n	800eb80 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800eb7c:	2303      	movs	r3, #3
 800eb7e:	e135      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800eb80:	4b62      	ldr	r3, [pc, #392]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb84:	f003 0302 	and.w	r3, r3, #2
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d1ee      	bne.n	800eb6a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	f000 812a 	beq.w	800edea <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800eb96:	4b5d      	ldr	r3, [pc, #372]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eb98:	691b      	ldr	r3, [r3, #16]
 800eb9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eb9e:	2b18      	cmp	r3, #24
 800eba0:	f000 80ba 	beq.w	800ed18 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eba8:	2b02      	cmp	r3, #2
 800ebaa:	f040 8095 	bne.w	800ecd8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ebae:	4b57      	ldr	r3, [pc, #348]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	4a56      	ldr	r2, [pc, #344]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ebb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ebb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ebba:	f7f6 ffc5 	bl	8005b48 <HAL_GetTick>
 800ebbe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ebc0:	e008      	b.n	800ebd4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ebc2:	f7f6 ffc1 	bl	8005b48 <HAL_GetTick>
 800ebc6:	4602      	mov	r2, r0
 800ebc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebca:	1ad3      	subs	r3, r2, r3
 800ebcc:	2b02      	cmp	r3, #2
 800ebce:	d901      	bls.n	800ebd4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800ebd0:	2303      	movs	r3, #3
 800ebd2:	e10b      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ebd4:	4b4d      	ldr	r3, [pc, #308]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d1f0      	bne.n	800ebc2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ebe0:	4b4a      	ldr	r3, [pc, #296]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ebe2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ebe4:	4b4a      	ldr	r3, [pc, #296]	@ (800ed10 <HAL_RCC_OscConfig+0x6c8>)
 800ebe6:	4013      	ands	r3, r2
 800ebe8:	687a      	ldr	r2, [r7, #4]
 800ebea:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800ebec:	687a      	ldr	r2, [r7, #4]
 800ebee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ebf0:	0112      	lsls	r2, r2, #4
 800ebf2:	430a      	orrs	r2, r1
 800ebf4:	4945      	ldr	r1, [pc, #276]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	628b      	str	r3, [r1, #40]	@ 0x28
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebfe:	3b01      	subs	r3, #1
 800ec00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec08:	3b01      	subs	r3, #1
 800ec0a:	025b      	lsls	r3, r3, #9
 800ec0c:	b29b      	uxth	r3, r3
 800ec0e:	431a      	orrs	r2, r3
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec14:	3b01      	subs	r3, #1
 800ec16:	041b      	lsls	r3, r3, #16
 800ec18:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ec1c:	431a      	orrs	r2, r3
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec22:	3b01      	subs	r3, #1
 800ec24:	061b      	lsls	r3, r3, #24
 800ec26:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ec2a:	4938      	ldr	r1, [pc, #224]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec2c:	4313      	orrs	r3, r2
 800ec2e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ec30:	4b36      	ldr	r3, [pc, #216]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec34:	4a35      	ldr	r2, [pc, #212]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec36:	f023 0301 	bic.w	r3, r3, #1
 800ec3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ec3c:	4b33      	ldr	r3, [pc, #204]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ec40:	4b34      	ldr	r3, [pc, #208]	@ (800ed14 <HAL_RCC_OscConfig+0x6cc>)
 800ec42:	4013      	ands	r3, r2
 800ec44:	687a      	ldr	r2, [r7, #4]
 800ec46:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ec48:	00d2      	lsls	r2, r2, #3
 800ec4a:	4930      	ldr	r1, [pc, #192]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec4c:	4313      	orrs	r3, r2
 800ec4e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ec50:	4b2e      	ldr	r3, [pc, #184]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec54:	f023 020c 	bic.w	r2, r3, #12
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec5c:	492b      	ldr	r1, [pc, #172]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec5e:	4313      	orrs	r3, r2
 800ec60:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ec62:	4b2a      	ldr	r3, [pc, #168]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec66:	f023 0202 	bic.w	r2, r3, #2
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec6e:	4927      	ldr	r1, [pc, #156]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec70:	4313      	orrs	r3, r2
 800ec72:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ec74:	4b25      	ldr	r3, [pc, #148]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec78:	4a24      	ldr	r2, [pc, #144]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ec7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec80:	4b22      	ldr	r3, [pc, #136]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec84:	4a21      	ldr	r2, [pc, #132]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ec8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ec8c:	4b1f      	ldr	r3, [pc, #124]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec90:	4a1e      	ldr	r2, [pc, #120]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ec96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ec98:	4b1c      	ldr	r3, [pc, #112]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec9c:	4a1b      	ldr	r2, [pc, #108]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ec9e:	f043 0301 	orr.w	r3, r3, #1
 800eca2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800eca4:	4b19      	ldr	r3, [pc, #100]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	4a18      	ldr	r2, [pc, #96]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ecaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ecae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ecb0:	f7f6 ff4a 	bl	8005b48 <HAL_GetTick>
 800ecb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ecb6:	e008      	b.n	800ecca <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ecb8:	f7f6 ff46 	bl	8005b48 <HAL_GetTick>
 800ecbc:	4602      	mov	r2, r0
 800ecbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecc0:	1ad3      	subs	r3, r2, r3
 800ecc2:	2b02      	cmp	r3, #2
 800ecc4:	d901      	bls.n	800ecca <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ecc6:	2303      	movs	r3, #3
 800ecc8:	e090      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ecca:	4b10      	ldr	r3, [pc, #64]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d0f0      	beq.n	800ecb8 <HAL_RCC_OscConfig+0x670>
 800ecd6:	e088      	b.n	800edea <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ecd8:	4b0c      	ldr	r3, [pc, #48]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	4a0b      	ldr	r2, [pc, #44]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ecde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ece2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ece4:	f7f6 ff30 	bl	8005b48 <HAL_GetTick>
 800ece8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ecea:	e008      	b.n	800ecfe <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ecec:	f7f6 ff2c 	bl	8005b48 <HAL_GetTick>
 800ecf0:	4602      	mov	r2, r0
 800ecf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf4:	1ad3      	subs	r3, r2, r3
 800ecf6:	2b02      	cmp	r3, #2
 800ecf8:	d901      	bls.n	800ecfe <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800ecfa:	2303      	movs	r3, #3
 800ecfc:	e076      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ecfe:	4b03      	ldr	r3, [pc, #12]	@ (800ed0c <HAL_RCC_OscConfig+0x6c4>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d1f0      	bne.n	800ecec <HAL_RCC_OscConfig+0x6a4>
 800ed0a:	e06e      	b.n	800edea <HAL_RCC_OscConfig+0x7a2>
 800ed0c:	58024400 	.word	0x58024400
 800ed10:	fffffc0c 	.word	0xfffffc0c
 800ed14:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ed18:	4b36      	ldr	r3, [pc, #216]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800ed1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed1c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ed1e:	4b35      	ldr	r3, [pc, #212]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800ed20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed22:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed28:	2b01      	cmp	r3, #1
 800ed2a:	d031      	beq.n	800ed90 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ed2c:	693b      	ldr	r3, [r7, #16]
 800ed2e:	f003 0203 	and.w	r2, r3, #3
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ed36:	429a      	cmp	r2, r3
 800ed38:	d12a      	bne.n	800ed90 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	091b      	lsrs	r3, r3, #4
 800ed3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ed46:	429a      	cmp	r2, r3
 800ed48:	d122      	bne.n	800ed90 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed54:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ed56:	429a      	cmp	r2, r3
 800ed58:	d11a      	bne.n	800ed90 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	0a5b      	lsrs	r3, r3, #9
 800ed5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed66:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ed68:	429a      	cmp	r2, r3
 800ed6a:	d111      	bne.n	800ed90 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	0c1b      	lsrs	r3, r3, #16
 800ed70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed78:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ed7a:	429a      	cmp	r2, r3
 800ed7c:	d108      	bne.n	800ed90 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	0e1b      	lsrs	r3, r3, #24
 800ed82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed8a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ed8c:	429a      	cmp	r2, r3
 800ed8e:	d001      	beq.n	800ed94 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800ed90:	2301      	movs	r3, #1
 800ed92:	e02b      	b.n	800edec <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ed94:	4b17      	ldr	r3, [pc, #92]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800ed96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed98:	08db      	lsrs	r3, r3, #3
 800ed9a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ed9e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eda4:	693a      	ldr	r2, [r7, #16]
 800eda6:	429a      	cmp	r2, r3
 800eda8:	d01f      	beq.n	800edea <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800edaa:	4b12      	ldr	r3, [pc, #72]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800edac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edae:	4a11      	ldr	r2, [pc, #68]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800edb0:	f023 0301 	bic.w	r3, r3, #1
 800edb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800edb6:	f7f6 fec7 	bl	8005b48 <HAL_GetTick>
 800edba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800edbc:	bf00      	nop
 800edbe:	f7f6 fec3 	bl	8005b48 <HAL_GetTick>
 800edc2:	4602      	mov	r2, r0
 800edc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edc6:	4293      	cmp	r3, r2
 800edc8:	d0f9      	beq.n	800edbe <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800edca:	4b0a      	ldr	r3, [pc, #40]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800edcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800edce:	4b0a      	ldr	r3, [pc, #40]	@ (800edf8 <HAL_RCC_OscConfig+0x7b0>)
 800edd0:	4013      	ands	r3, r2
 800edd2:	687a      	ldr	r2, [r7, #4]
 800edd4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800edd6:	00d2      	lsls	r2, r2, #3
 800edd8:	4906      	ldr	r1, [pc, #24]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800edda:	4313      	orrs	r3, r2
 800eddc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800edde:	4b05      	ldr	r3, [pc, #20]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800ede0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ede2:	4a04      	ldr	r2, [pc, #16]	@ (800edf4 <HAL_RCC_OscConfig+0x7ac>)
 800ede4:	f043 0301 	orr.w	r3, r3, #1
 800ede8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800edea:	2300      	movs	r3, #0
}
 800edec:	4618      	mov	r0, r3
 800edee:	3730      	adds	r7, #48	@ 0x30
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd80      	pop	{r7, pc}
 800edf4:	58024400 	.word	0x58024400
 800edf8:	ffff0007 	.word	0xffff0007

0800edfc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b086      	sub	sp, #24
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	6078      	str	r0, [r7, #4]
 800ee04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d101      	bne.n	800ee10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	e19c      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ee10:	4b8a      	ldr	r3, [pc, #552]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	f003 030f 	and.w	r3, r3, #15
 800ee18:	683a      	ldr	r2, [r7, #0]
 800ee1a:	429a      	cmp	r2, r3
 800ee1c:	d910      	bls.n	800ee40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ee1e:	4b87      	ldr	r3, [pc, #540]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f023 020f 	bic.w	r2, r3, #15
 800ee26:	4985      	ldr	r1, [pc, #532]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800ee28:	683b      	ldr	r3, [r7, #0]
 800ee2a:	4313      	orrs	r3, r2
 800ee2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ee2e:	4b83      	ldr	r3, [pc, #524]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f003 030f 	and.w	r3, r3, #15
 800ee36:	683a      	ldr	r2, [r7, #0]
 800ee38:	429a      	cmp	r2, r3
 800ee3a:	d001      	beq.n	800ee40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ee3c:	2301      	movs	r3, #1
 800ee3e:	e184      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	f003 0304 	and.w	r3, r3, #4
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d010      	beq.n	800ee6e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	691a      	ldr	r2, [r3, #16]
 800ee50:	4b7b      	ldr	r3, [pc, #492]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ee52:	699b      	ldr	r3, [r3, #24]
 800ee54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ee58:	429a      	cmp	r2, r3
 800ee5a:	d908      	bls.n	800ee6e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ee5c:	4b78      	ldr	r3, [pc, #480]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ee5e:	699b      	ldr	r3, [r3, #24]
 800ee60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	691b      	ldr	r3, [r3, #16]
 800ee68:	4975      	ldr	r1, [pc, #468]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ee6a:	4313      	orrs	r3, r2
 800ee6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	f003 0308 	and.w	r3, r3, #8
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d010      	beq.n	800ee9c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	695a      	ldr	r2, [r3, #20]
 800ee7e:	4b70      	ldr	r3, [pc, #448]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ee80:	69db      	ldr	r3, [r3, #28]
 800ee82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d908      	bls.n	800ee9c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ee8a:	4b6d      	ldr	r3, [pc, #436]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ee8c:	69db      	ldr	r3, [r3, #28]
 800ee8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	695b      	ldr	r3, [r3, #20]
 800ee96:	496a      	ldr	r1, [pc, #424]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f003 0310 	and.w	r3, r3, #16
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d010      	beq.n	800eeca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	699a      	ldr	r2, [r3, #24]
 800eeac:	4b64      	ldr	r3, [pc, #400]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eeae:	69db      	ldr	r3, [r3, #28]
 800eeb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800eeb4:	429a      	cmp	r2, r3
 800eeb6:	d908      	bls.n	800eeca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800eeb8:	4b61      	ldr	r3, [pc, #388]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eeba:	69db      	ldr	r3, [r3, #28]
 800eebc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	699b      	ldr	r3, [r3, #24]
 800eec4:	495e      	ldr	r1, [pc, #376]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eec6:	4313      	orrs	r3, r2
 800eec8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	f003 0320 	and.w	r3, r3, #32
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d010      	beq.n	800eef8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	69da      	ldr	r2, [r3, #28]
 800eeda:	4b59      	ldr	r3, [pc, #356]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eedc:	6a1b      	ldr	r3, [r3, #32]
 800eede:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800eee2:	429a      	cmp	r2, r3
 800eee4:	d908      	bls.n	800eef8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800eee6:	4b56      	ldr	r3, [pc, #344]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eee8:	6a1b      	ldr	r3, [r3, #32]
 800eeea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	69db      	ldr	r3, [r3, #28]
 800eef2:	4953      	ldr	r1, [pc, #332]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eef4:	4313      	orrs	r3, r2
 800eef6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	f003 0302 	and.w	r3, r3, #2
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d010      	beq.n	800ef26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	68da      	ldr	r2, [r3, #12]
 800ef08:	4b4d      	ldr	r3, [pc, #308]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef0a:	699b      	ldr	r3, [r3, #24]
 800ef0c:	f003 030f 	and.w	r3, r3, #15
 800ef10:	429a      	cmp	r2, r3
 800ef12:	d908      	bls.n	800ef26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ef14:	4b4a      	ldr	r3, [pc, #296]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef16:	699b      	ldr	r3, [r3, #24]
 800ef18:	f023 020f 	bic.w	r2, r3, #15
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	68db      	ldr	r3, [r3, #12]
 800ef20:	4947      	ldr	r1, [pc, #284]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef22:	4313      	orrs	r3, r2
 800ef24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	f003 0301 	and.w	r3, r3, #1
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d055      	beq.n	800efde <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ef32:	4b43      	ldr	r3, [pc, #268]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef34:	699b      	ldr	r3, [r3, #24]
 800ef36:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	689b      	ldr	r3, [r3, #8]
 800ef3e:	4940      	ldr	r1, [pc, #256]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef40:	4313      	orrs	r3, r2
 800ef42:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	685b      	ldr	r3, [r3, #4]
 800ef48:	2b02      	cmp	r3, #2
 800ef4a:	d107      	bne.n	800ef5c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ef4c:	4b3c      	ldr	r3, [pc, #240]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d121      	bne.n	800ef9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ef58:	2301      	movs	r3, #1
 800ef5a:	e0f6      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	685b      	ldr	r3, [r3, #4]
 800ef60:	2b03      	cmp	r3, #3
 800ef62:	d107      	bne.n	800ef74 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ef64:	4b36      	ldr	r3, [pc, #216]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d115      	bne.n	800ef9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ef70:	2301      	movs	r3, #1
 800ef72:	e0ea      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	685b      	ldr	r3, [r3, #4]
 800ef78:	2b01      	cmp	r3, #1
 800ef7a:	d107      	bne.n	800ef8c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ef7c:	4b30      	ldr	r3, [pc, #192]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d109      	bne.n	800ef9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ef88:	2301      	movs	r3, #1
 800ef8a:	e0de      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ef8c:	4b2c      	ldr	r3, [pc, #176]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	f003 0304 	and.w	r3, r3, #4
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d101      	bne.n	800ef9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ef98:	2301      	movs	r3, #1
 800ef9a:	e0d6      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ef9c:	4b28      	ldr	r3, [pc, #160]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800ef9e:	691b      	ldr	r3, [r3, #16]
 800efa0:	f023 0207 	bic.w	r2, r3, #7
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	685b      	ldr	r3, [r3, #4]
 800efa8:	4925      	ldr	r1, [pc, #148]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800efaa:	4313      	orrs	r3, r2
 800efac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800efae:	f7f6 fdcb 	bl	8005b48 <HAL_GetTick>
 800efb2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800efb4:	e00a      	b.n	800efcc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800efb6:	f7f6 fdc7 	bl	8005b48 <HAL_GetTick>
 800efba:	4602      	mov	r2, r0
 800efbc:	697b      	ldr	r3, [r7, #20]
 800efbe:	1ad3      	subs	r3, r2, r3
 800efc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d901      	bls.n	800efcc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800efc8:	2303      	movs	r3, #3
 800efca:	e0be      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800efcc:	4b1c      	ldr	r3, [pc, #112]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800efce:	691b      	ldr	r3, [r3, #16]
 800efd0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	685b      	ldr	r3, [r3, #4]
 800efd8:	00db      	lsls	r3, r3, #3
 800efda:	429a      	cmp	r2, r3
 800efdc:	d1eb      	bne.n	800efb6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	f003 0302 	and.w	r3, r3, #2
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d010      	beq.n	800f00c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	68da      	ldr	r2, [r3, #12]
 800efee:	4b14      	ldr	r3, [pc, #80]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800eff0:	699b      	ldr	r3, [r3, #24]
 800eff2:	f003 030f 	and.w	r3, r3, #15
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d208      	bcs.n	800f00c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800effa:	4b11      	ldr	r3, [pc, #68]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800effc:	699b      	ldr	r3, [r3, #24]
 800effe:	f023 020f 	bic.w	r2, r3, #15
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	68db      	ldr	r3, [r3, #12]
 800f006:	490e      	ldr	r1, [pc, #56]	@ (800f040 <HAL_RCC_ClockConfig+0x244>)
 800f008:	4313      	orrs	r3, r2
 800f00a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f00c:	4b0b      	ldr	r3, [pc, #44]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	f003 030f 	and.w	r3, r3, #15
 800f014:	683a      	ldr	r2, [r7, #0]
 800f016:	429a      	cmp	r2, r3
 800f018:	d214      	bcs.n	800f044 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f01a:	4b08      	ldr	r3, [pc, #32]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	f023 020f 	bic.w	r2, r3, #15
 800f022:	4906      	ldr	r1, [pc, #24]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	4313      	orrs	r3, r2
 800f028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f02a:	4b04      	ldr	r3, [pc, #16]	@ (800f03c <HAL_RCC_ClockConfig+0x240>)
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	f003 030f 	and.w	r3, r3, #15
 800f032:	683a      	ldr	r2, [r7, #0]
 800f034:	429a      	cmp	r2, r3
 800f036:	d005      	beq.n	800f044 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800f038:	2301      	movs	r3, #1
 800f03a:	e086      	b.n	800f14a <HAL_RCC_ClockConfig+0x34e>
 800f03c:	52002000 	.word	0x52002000
 800f040:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f003 0304 	and.w	r3, r3, #4
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d010      	beq.n	800f072 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	691a      	ldr	r2, [r3, #16]
 800f054:	4b3f      	ldr	r3, [pc, #252]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f056:	699b      	ldr	r3, [r3, #24]
 800f058:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f05c:	429a      	cmp	r2, r3
 800f05e:	d208      	bcs.n	800f072 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f060:	4b3c      	ldr	r3, [pc, #240]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f062:	699b      	ldr	r3, [r3, #24]
 800f064:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	691b      	ldr	r3, [r3, #16]
 800f06c:	4939      	ldr	r1, [pc, #228]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f06e:	4313      	orrs	r3, r2
 800f070:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	f003 0308 	and.w	r3, r3, #8
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d010      	beq.n	800f0a0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	695a      	ldr	r2, [r3, #20]
 800f082:	4b34      	ldr	r3, [pc, #208]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f084:	69db      	ldr	r3, [r3, #28]
 800f086:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f08a:	429a      	cmp	r2, r3
 800f08c:	d208      	bcs.n	800f0a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f08e:	4b31      	ldr	r3, [pc, #196]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f090:	69db      	ldr	r3, [r3, #28]
 800f092:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	695b      	ldr	r3, [r3, #20]
 800f09a:	492e      	ldr	r1, [pc, #184]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f09c:	4313      	orrs	r3, r2
 800f09e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	f003 0310 	and.w	r3, r3, #16
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d010      	beq.n	800f0ce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	699a      	ldr	r2, [r3, #24]
 800f0b0:	4b28      	ldr	r3, [pc, #160]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f0b2:	69db      	ldr	r3, [r3, #28]
 800f0b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	d208      	bcs.n	800f0ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f0bc:	4b25      	ldr	r3, [pc, #148]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f0be:	69db      	ldr	r3, [r3, #28]
 800f0c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	699b      	ldr	r3, [r3, #24]
 800f0c8:	4922      	ldr	r1, [pc, #136]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	f003 0320 	and.w	r3, r3, #32
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d010      	beq.n	800f0fc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	69da      	ldr	r2, [r3, #28]
 800f0de:	4b1d      	ldr	r3, [pc, #116]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f0e0:	6a1b      	ldr	r3, [r3, #32]
 800f0e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f0e6:	429a      	cmp	r2, r3
 800f0e8:	d208      	bcs.n	800f0fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f0ea:	4b1a      	ldr	r3, [pc, #104]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f0ec:	6a1b      	ldr	r3, [r3, #32]
 800f0ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	69db      	ldr	r3, [r3, #28]
 800f0f6:	4917      	ldr	r1, [pc, #92]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f0f8:	4313      	orrs	r3, r2
 800f0fa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f0fc:	f000 f834 	bl	800f168 <HAL_RCC_GetSysClockFreq>
 800f100:	4602      	mov	r2, r0
 800f102:	4b14      	ldr	r3, [pc, #80]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f104:	699b      	ldr	r3, [r3, #24]
 800f106:	0a1b      	lsrs	r3, r3, #8
 800f108:	f003 030f 	and.w	r3, r3, #15
 800f10c:	4912      	ldr	r1, [pc, #72]	@ (800f158 <HAL_RCC_ClockConfig+0x35c>)
 800f10e:	5ccb      	ldrb	r3, [r1, r3]
 800f110:	f003 031f 	and.w	r3, r3, #31
 800f114:	fa22 f303 	lsr.w	r3, r2, r3
 800f118:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f11a:	4b0e      	ldr	r3, [pc, #56]	@ (800f154 <HAL_RCC_ClockConfig+0x358>)
 800f11c:	699b      	ldr	r3, [r3, #24]
 800f11e:	f003 030f 	and.w	r3, r3, #15
 800f122:	4a0d      	ldr	r2, [pc, #52]	@ (800f158 <HAL_RCC_ClockConfig+0x35c>)
 800f124:	5cd3      	ldrb	r3, [r2, r3]
 800f126:	f003 031f 	and.w	r3, r3, #31
 800f12a:	693a      	ldr	r2, [r7, #16]
 800f12c:	fa22 f303 	lsr.w	r3, r2, r3
 800f130:	4a0a      	ldr	r2, [pc, #40]	@ (800f15c <HAL_RCC_ClockConfig+0x360>)
 800f132:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f134:	4a0a      	ldr	r2, [pc, #40]	@ (800f160 <HAL_RCC_ClockConfig+0x364>)
 800f136:	693b      	ldr	r3, [r7, #16]
 800f138:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f13a:	4b0a      	ldr	r3, [pc, #40]	@ (800f164 <HAL_RCC_ClockConfig+0x368>)
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	4618      	mov	r0, r3
 800f140:	f7f5 fd4e 	bl	8004be0 <HAL_InitTick>
 800f144:	4603      	mov	r3, r0
 800f146:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f148:	7bfb      	ldrb	r3, [r7, #15]
}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3718      	adds	r7, #24
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}
 800f152:	bf00      	nop
 800f154:	58024400 	.word	0x58024400
 800f158:	0801f480 	.word	0x0801f480
 800f15c:	24000004 	.word	0x24000004
 800f160:	24000000 	.word	0x24000000
 800f164:	24000008 	.word	0x24000008

0800f168 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f168:	b480      	push	{r7}
 800f16a:	b089      	sub	sp, #36	@ 0x24
 800f16c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f16e:	4bb3      	ldr	r3, [pc, #716]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f170:	691b      	ldr	r3, [r3, #16]
 800f172:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f176:	2b18      	cmp	r3, #24
 800f178:	f200 8155 	bhi.w	800f426 <HAL_RCC_GetSysClockFreq+0x2be>
 800f17c:	a201      	add	r2, pc, #4	@ (adr r2, 800f184 <HAL_RCC_GetSysClockFreq+0x1c>)
 800f17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f182:	bf00      	nop
 800f184:	0800f1e9 	.word	0x0800f1e9
 800f188:	0800f427 	.word	0x0800f427
 800f18c:	0800f427 	.word	0x0800f427
 800f190:	0800f427 	.word	0x0800f427
 800f194:	0800f427 	.word	0x0800f427
 800f198:	0800f427 	.word	0x0800f427
 800f19c:	0800f427 	.word	0x0800f427
 800f1a0:	0800f427 	.word	0x0800f427
 800f1a4:	0800f20f 	.word	0x0800f20f
 800f1a8:	0800f427 	.word	0x0800f427
 800f1ac:	0800f427 	.word	0x0800f427
 800f1b0:	0800f427 	.word	0x0800f427
 800f1b4:	0800f427 	.word	0x0800f427
 800f1b8:	0800f427 	.word	0x0800f427
 800f1bc:	0800f427 	.word	0x0800f427
 800f1c0:	0800f427 	.word	0x0800f427
 800f1c4:	0800f215 	.word	0x0800f215
 800f1c8:	0800f427 	.word	0x0800f427
 800f1cc:	0800f427 	.word	0x0800f427
 800f1d0:	0800f427 	.word	0x0800f427
 800f1d4:	0800f427 	.word	0x0800f427
 800f1d8:	0800f427 	.word	0x0800f427
 800f1dc:	0800f427 	.word	0x0800f427
 800f1e0:	0800f427 	.word	0x0800f427
 800f1e4:	0800f21b 	.word	0x0800f21b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f1e8:	4b94      	ldr	r3, [pc, #592]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	f003 0320 	and.w	r3, r3, #32
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d009      	beq.n	800f208 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f1f4:	4b91      	ldr	r3, [pc, #580]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	08db      	lsrs	r3, r3, #3
 800f1fa:	f003 0303 	and.w	r3, r3, #3
 800f1fe:	4a90      	ldr	r2, [pc, #576]	@ (800f440 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f200:	fa22 f303 	lsr.w	r3, r2, r3
 800f204:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f206:	e111      	b.n	800f42c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f208:	4b8d      	ldr	r3, [pc, #564]	@ (800f440 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f20a:	61bb      	str	r3, [r7, #24]
      break;
 800f20c:	e10e      	b.n	800f42c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f20e:	4b8d      	ldr	r3, [pc, #564]	@ (800f444 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f210:	61bb      	str	r3, [r7, #24]
      break;
 800f212:	e10b      	b.n	800f42c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f214:	4b8c      	ldr	r3, [pc, #560]	@ (800f448 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f216:	61bb      	str	r3, [r7, #24]
      break;
 800f218:	e108      	b.n	800f42c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f21a:	4b88      	ldr	r3, [pc, #544]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f21e:	f003 0303 	and.w	r3, r3, #3
 800f222:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f224:	4b85      	ldr	r3, [pc, #532]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f228:	091b      	lsrs	r3, r3, #4
 800f22a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f22e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f230:	4b82      	ldr	r3, [pc, #520]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f234:	f003 0301 	and.w	r3, r3, #1
 800f238:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f23a:	4b80      	ldr	r3, [pc, #512]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f23c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f23e:	08db      	lsrs	r3, r3, #3
 800f240:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f244:	68fa      	ldr	r2, [r7, #12]
 800f246:	fb02 f303 	mul.w	r3, r2, r3
 800f24a:	ee07 3a90 	vmov	s15, r3
 800f24e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f252:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f256:	693b      	ldr	r3, [r7, #16]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	f000 80e1 	beq.w	800f420 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	2b02      	cmp	r3, #2
 800f262:	f000 8083 	beq.w	800f36c <HAL_RCC_GetSysClockFreq+0x204>
 800f266:	697b      	ldr	r3, [r7, #20]
 800f268:	2b02      	cmp	r3, #2
 800f26a:	f200 80a1 	bhi.w	800f3b0 <HAL_RCC_GetSysClockFreq+0x248>
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d003      	beq.n	800f27c <HAL_RCC_GetSysClockFreq+0x114>
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	2b01      	cmp	r3, #1
 800f278:	d056      	beq.n	800f328 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f27a:	e099      	b.n	800f3b0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f27c:	4b6f      	ldr	r3, [pc, #444]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	f003 0320 	and.w	r3, r3, #32
 800f284:	2b00      	cmp	r3, #0
 800f286:	d02d      	beq.n	800f2e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f288:	4b6c      	ldr	r3, [pc, #432]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	08db      	lsrs	r3, r3, #3
 800f28e:	f003 0303 	and.w	r3, r3, #3
 800f292:	4a6b      	ldr	r2, [pc, #428]	@ (800f440 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f294:	fa22 f303 	lsr.w	r3, r2, r3
 800f298:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	ee07 3a90 	vmov	s15, r3
 800f2a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2a4:	693b      	ldr	r3, [r7, #16]
 800f2a6:	ee07 3a90 	vmov	s15, r3
 800f2aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2b2:	4b62      	ldr	r3, [pc, #392]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2ba:	ee07 3a90 	vmov	s15, r3
 800f2be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f2c2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f2c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f44c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f2ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f2ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f2d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f2d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f2da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f2e2:	e087      	b.n	800f3f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f2e4:	693b      	ldr	r3, [r7, #16]
 800f2e6:	ee07 3a90 	vmov	s15, r3
 800f2ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f450 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f2f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f2f6:	4b51      	ldr	r3, [pc, #324]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2fe:	ee07 3a90 	vmov	s15, r3
 800f302:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f306:	ed97 6a02 	vldr	s12, [r7, #8]
 800f30a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f44c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f30e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f312:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f316:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f31a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f31e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f322:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f326:	e065      	b.n	800f3f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f328:	693b      	ldr	r3, [r7, #16]
 800f32a:	ee07 3a90 	vmov	s15, r3
 800f32e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f332:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f454 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f33a:	4b40      	ldr	r3, [pc, #256]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f33c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f33e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f342:	ee07 3a90 	vmov	s15, r3
 800f346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f34a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f34e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f44c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f35a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f35e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f362:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f366:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f36a:	e043      	b.n	800f3f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f36c:	693b      	ldr	r3, [r7, #16]
 800f36e:	ee07 3a90 	vmov	s15, r3
 800f372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f376:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f458 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f37a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f37e:	4b2f      	ldr	r3, [pc, #188]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f386:	ee07 3a90 	vmov	s15, r3
 800f38a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f38e:	ed97 6a02 	vldr	s12, [r7, #8]
 800f392:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f44c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f39a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f39e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f3a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f3ae:	e021      	b.n	800f3f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f3b0:	693b      	ldr	r3, [r7, #16]
 800f3b2:	ee07 3a90 	vmov	s15, r3
 800f3b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f454 <HAL_RCC_GetSysClockFreq+0x2ec>
 800f3be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3c2:	4b1e      	ldr	r3, [pc, #120]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3ca:	ee07 3a90 	vmov	s15, r3
 800f3ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800f3d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f44c <HAL_RCC_GetSysClockFreq+0x2e4>
 800f3da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f3de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f3e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f3e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f3f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f3f4:	4b11      	ldr	r3, [pc, #68]	@ (800f43c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3f8:	0a5b      	lsrs	r3, r3, #9
 800f3fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f3fe:	3301      	adds	r3, #1
 800f400:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	ee07 3a90 	vmov	s15, r3
 800f408:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f40c:	edd7 6a07 	vldr	s13, [r7, #28]
 800f410:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f414:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f418:	ee17 3a90 	vmov	r3, s15
 800f41c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f41e:	e005      	b.n	800f42c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f420:	2300      	movs	r3, #0
 800f422:	61bb      	str	r3, [r7, #24]
      break;
 800f424:	e002      	b.n	800f42c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f426:	4b07      	ldr	r3, [pc, #28]	@ (800f444 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f428:	61bb      	str	r3, [r7, #24]
      break;
 800f42a:	bf00      	nop
  }

  return sysclockfreq;
 800f42c:	69bb      	ldr	r3, [r7, #24]
}
 800f42e:	4618      	mov	r0, r3
 800f430:	3724      	adds	r7, #36	@ 0x24
 800f432:	46bd      	mov	sp, r7
 800f434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f438:	4770      	bx	lr
 800f43a:	bf00      	nop
 800f43c:	58024400 	.word	0x58024400
 800f440:	03d09000 	.word	0x03d09000
 800f444:	003d0900 	.word	0x003d0900
 800f448:	016e3600 	.word	0x016e3600
 800f44c:	46000000 	.word	0x46000000
 800f450:	4c742400 	.word	0x4c742400
 800f454:	4a742400 	.word	0x4a742400
 800f458:	4bb71b00 	.word	0x4bb71b00

0800f45c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b082      	sub	sp, #8
 800f460:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f462:	f7ff fe81 	bl	800f168 <HAL_RCC_GetSysClockFreq>
 800f466:	4602      	mov	r2, r0
 800f468:	4b10      	ldr	r3, [pc, #64]	@ (800f4ac <HAL_RCC_GetHCLKFreq+0x50>)
 800f46a:	699b      	ldr	r3, [r3, #24]
 800f46c:	0a1b      	lsrs	r3, r3, #8
 800f46e:	f003 030f 	and.w	r3, r3, #15
 800f472:	490f      	ldr	r1, [pc, #60]	@ (800f4b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800f474:	5ccb      	ldrb	r3, [r1, r3]
 800f476:	f003 031f 	and.w	r3, r3, #31
 800f47a:	fa22 f303 	lsr.w	r3, r2, r3
 800f47e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f480:	4b0a      	ldr	r3, [pc, #40]	@ (800f4ac <HAL_RCC_GetHCLKFreq+0x50>)
 800f482:	699b      	ldr	r3, [r3, #24]
 800f484:	f003 030f 	and.w	r3, r3, #15
 800f488:	4a09      	ldr	r2, [pc, #36]	@ (800f4b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800f48a:	5cd3      	ldrb	r3, [r2, r3]
 800f48c:	f003 031f 	and.w	r3, r3, #31
 800f490:	687a      	ldr	r2, [r7, #4]
 800f492:	fa22 f303 	lsr.w	r3, r2, r3
 800f496:	4a07      	ldr	r2, [pc, #28]	@ (800f4b4 <HAL_RCC_GetHCLKFreq+0x58>)
 800f498:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f49a:	4a07      	ldr	r2, [pc, #28]	@ (800f4b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f4a0:	4b04      	ldr	r3, [pc, #16]	@ (800f4b4 <HAL_RCC_GetHCLKFreq+0x58>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
}
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	3708      	adds	r7, #8
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	bd80      	pop	{r7, pc}
 800f4ac:	58024400 	.word	0x58024400
 800f4b0:	0801f480 	.word	0x0801f480
 800f4b4:	24000004 	.word	0x24000004
 800f4b8:	24000000 	.word	0x24000000

0800f4bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f4c0:	f7ff ffcc 	bl	800f45c <HAL_RCC_GetHCLKFreq>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	4b06      	ldr	r3, [pc, #24]	@ (800f4e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f4c8:	69db      	ldr	r3, [r3, #28]
 800f4ca:	091b      	lsrs	r3, r3, #4
 800f4cc:	f003 0307 	and.w	r3, r3, #7
 800f4d0:	4904      	ldr	r1, [pc, #16]	@ (800f4e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800f4d2:	5ccb      	ldrb	r3, [r1, r3]
 800f4d4:	f003 031f 	and.w	r3, r3, #31
 800f4d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f4dc:	4618      	mov	r0, r3
 800f4de:	bd80      	pop	{r7, pc}
 800f4e0:	58024400 	.word	0x58024400
 800f4e4:	0801f480 	.word	0x0801f480

0800f4e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f4ec:	f7ff ffb6 	bl	800f45c <HAL_RCC_GetHCLKFreq>
 800f4f0:	4602      	mov	r2, r0
 800f4f2:	4b06      	ldr	r3, [pc, #24]	@ (800f50c <HAL_RCC_GetPCLK2Freq+0x24>)
 800f4f4:	69db      	ldr	r3, [r3, #28]
 800f4f6:	0a1b      	lsrs	r3, r3, #8
 800f4f8:	f003 0307 	and.w	r3, r3, #7
 800f4fc:	4904      	ldr	r1, [pc, #16]	@ (800f510 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f4fe:	5ccb      	ldrb	r3, [r1, r3]
 800f500:	f003 031f 	and.w	r3, r3, #31
 800f504:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f508:	4618      	mov	r0, r3
 800f50a:	bd80      	pop	{r7, pc}
 800f50c:	58024400 	.word	0x58024400
 800f510:	0801f480 	.word	0x0801f480

0800f514 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800f514:	b480      	push	{r7}
 800f516:	b083      	sub	sp, #12
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
 800f51c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	223f      	movs	r2, #63	@ 0x3f
 800f522:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800f524:	4b1a      	ldr	r3, [pc, #104]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f526:	691b      	ldr	r3, [r3, #16]
 800f528:	f003 0207 	and.w	r2, r3, #7
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800f530:	4b17      	ldr	r3, [pc, #92]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f532:	699b      	ldr	r3, [r3, #24]
 800f534:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800f53c:	4b14      	ldr	r3, [pc, #80]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f53e:	699b      	ldr	r3, [r3, #24]
 800f540:	f003 020f 	and.w	r2, r3, #15
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800f548:	4b11      	ldr	r3, [pc, #68]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f54a:	699b      	ldr	r3, [r3, #24]
 800f54c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800f554:	4b0e      	ldr	r3, [pc, #56]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f556:	69db      	ldr	r3, [r3, #28]
 800f558:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800f560:	4b0b      	ldr	r3, [pc, #44]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f562:	69db      	ldr	r3, [r3, #28]
 800f564:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800f56c:	4b08      	ldr	r3, [pc, #32]	@ (800f590 <HAL_RCC_GetClockConfig+0x7c>)
 800f56e:	6a1b      	ldr	r3, [r3, #32]
 800f570:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800f578:	4b06      	ldr	r3, [pc, #24]	@ (800f594 <HAL_RCC_GetClockConfig+0x80>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	f003 020f 	and.w	r2, r3, #15
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	601a      	str	r2, [r3, #0]
}
 800f584:	bf00      	nop
 800f586:	370c      	adds	r7, #12
 800f588:	46bd      	mov	sp, r7
 800f58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58e:	4770      	bx	lr
 800f590:	58024400 	.word	0x58024400
 800f594:	52002000 	.word	0x52002000

0800f598 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f59c:	b0c6      	sub	sp, #280	@ 0x118
 800f59e:	af00      	add	r7, sp, #0
 800f5a0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f5a4:	2300      	movs	r3, #0
 800f5a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f5b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5b8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f5bc:	2500      	movs	r5, #0
 800f5be:	ea54 0305 	orrs.w	r3, r4, r5
 800f5c2:	d049      	beq.n	800f658 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f5c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f5c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f5ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f5ce:	d02f      	beq.n	800f630 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f5d0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f5d4:	d828      	bhi.n	800f628 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f5d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f5da:	d01a      	beq.n	800f612 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f5dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f5e0:	d822      	bhi.n	800f628 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d003      	beq.n	800f5ee <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f5e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f5ea:	d007      	beq.n	800f5fc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f5ec:	e01c      	b.n	800f628 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f5ee:	4bab      	ldr	r3, [pc, #684]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5f2:	4aaa      	ldr	r2, [pc, #680]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f5f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f5f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f5fa:	e01a      	b.n	800f632 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f5fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f600:	3308      	adds	r3, #8
 800f602:	2102      	movs	r1, #2
 800f604:	4618      	mov	r0, r3
 800f606:	f002 fa49 	bl	8011a9c <RCCEx_PLL2_Config>
 800f60a:	4603      	mov	r3, r0
 800f60c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f610:	e00f      	b.n	800f632 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f616:	3328      	adds	r3, #40	@ 0x28
 800f618:	2102      	movs	r1, #2
 800f61a:	4618      	mov	r0, r3
 800f61c:	f002 faf0 	bl	8011c00 <RCCEx_PLL3_Config>
 800f620:	4603      	mov	r3, r0
 800f622:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f626:	e004      	b.n	800f632 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f628:	2301      	movs	r3, #1
 800f62a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f62e:	e000      	b.n	800f632 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f630:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f632:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f636:	2b00      	cmp	r3, #0
 800f638:	d10a      	bne.n	800f650 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f63a:	4b98      	ldr	r3, [pc, #608]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f63c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f63e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f646:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f648:	4a94      	ldr	r2, [pc, #592]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f64a:	430b      	orrs	r3, r1
 800f64c:	6513      	str	r3, [r2, #80]	@ 0x50
 800f64e:	e003      	b.n	800f658 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f650:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f654:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f660:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f664:	f04f 0900 	mov.w	r9, #0
 800f668:	ea58 0309 	orrs.w	r3, r8, r9
 800f66c:	d047      	beq.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f66e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f674:	2b04      	cmp	r3, #4
 800f676:	d82a      	bhi.n	800f6ce <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f678:	a201      	add	r2, pc, #4	@ (adr r2, 800f680 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f67e:	bf00      	nop
 800f680:	0800f695 	.word	0x0800f695
 800f684:	0800f6a3 	.word	0x0800f6a3
 800f688:	0800f6b9 	.word	0x0800f6b9
 800f68c:	0800f6d7 	.word	0x0800f6d7
 800f690:	0800f6d7 	.word	0x0800f6d7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f694:	4b81      	ldr	r3, [pc, #516]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f698:	4a80      	ldr	r2, [pc, #512]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f69a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f69e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6a0:	e01a      	b.n	800f6d8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f6a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6a6:	3308      	adds	r3, #8
 800f6a8:	2100      	movs	r1, #0
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f002 f9f6 	bl	8011a9c <RCCEx_PLL2_Config>
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6b6:	e00f      	b.n	800f6d8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f6b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6bc:	3328      	adds	r3, #40	@ 0x28
 800f6be:	2100      	movs	r1, #0
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	f002 fa9d 	bl	8011c00 <RCCEx_PLL3_Config>
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f6cc:	e004      	b.n	800f6d8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f6ce:	2301      	movs	r3, #1
 800f6d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f6d4:	e000      	b.n	800f6d8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f6d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f6d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d10a      	bne.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f6e0:	4b6e      	ldr	r3, [pc, #440]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6e4:	f023 0107 	bic.w	r1, r3, #7
 800f6e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f6ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6ee:	4a6b      	ldr	r2, [pc, #428]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f6f0:	430b      	orrs	r3, r1
 800f6f2:	6513      	str	r3, [r2, #80]	@ 0x50
 800f6f4:	e003      	b.n	800f6fe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f6f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f6fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f6fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f706:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800f70a:	f04f 0b00 	mov.w	fp, #0
 800f70e:	ea5a 030b 	orrs.w	r3, sl, fp
 800f712:	d05b      	beq.n	800f7cc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f714:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f718:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f71c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f720:	d03b      	beq.n	800f79a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800f722:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800f726:	d834      	bhi.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f728:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f72c:	d037      	beq.n	800f79e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800f72e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f732:	d82e      	bhi.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f734:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f738:	d033      	beq.n	800f7a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800f73a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f73e:	d828      	bhi.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f740:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f744:	d01a      	beq.n	800f77c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800f746:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f74a:	d822      	bhi.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d003      	beq.n	800f758 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800f750:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f754:	d007      	beq.n	800f766 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800f756:	e01c      	b.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f758:	4b50      	ldr	r3, [pc, #320]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f75c:	4a4f      	ldr	r2, [pc, #316]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f75e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f762:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f764:	e01e      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f76a:	3308      	adds	r3, #8
 800f76c:	2100      	movs	r1, #0
 800f76e:	4618      	mov	r0, r3
 800f770:	f002 f994 	bl	8011a9c <RCCEx_PLL2_Config>
 800f774:	4603      	mov	r3, r0
 800f776:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f77a:	e013      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f77c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f780:	3328      	adds	r3, #40	@ 0x28
 800f782:	2100      	movs	r1, #0
 800f784:	4618      	mov	r0, r3
 800f786:	f002 fa3b 	bl	8011c00 <RCCEx_PLL3_Config>
 800f78a:	4603      	mov	r3, r0
 800f78c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f790:	e008      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f792:	2301      	movs	r3, #1
 800f794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f798:	e004      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f79a:	bf00      	nop
 800f79c:	e002      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f79e:	bf00      	nop
 800f7a0:	e000      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800f7a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d10b      	bne.n	800f7c4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f7ac:	4b3b      	ldr	r3, [pc, #236]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7b0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f7b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f7bc:	4a37      	ldr	r2, [pc, #220]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f7be:	430b      	orrs	r3, r1
 800f7c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800f7c2:	e003      	b.n	800f7cc <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f7c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f7cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f7d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800f7dc:	2300      	movs	r3, #0
 800f7de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800f7e2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800f7e6:	460b      	mov	r3, r1
 800f7e8:	4313      	orrs	r3, r2
 800f7ea:	d05d      	beq.n	800f8a8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f7ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f7f0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f7f4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f7f8:	d03b      	beq.n	800f872 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800f7fa:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800f7fe:	d834      	bhi.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f800:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f804:	d037      	beq.n	800f876 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800f806:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f80a:	d82e      	bhi.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f80c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f810:	d033      	beq.n	800f87a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800f812:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f816:	d828      	bhi.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f818:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f81c:	d01a      	beq.n	800f854 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800f81e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f822:	d822      	bhi.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800f824:	2b00      	cmp	r3, #0
 800f826:	d003      	beq.n	800f830 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800f828:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f82c:	d007      	beq.n	800f83e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800f82e:	e01c      	b.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f830:	4b1a      	ldr	r3, [pc, #104]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f834:	4a19      	ldr	r2, [pc, #100]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f83a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f83c:	e01e      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f83e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f842:	3308      	adds	r3, #8
 800f844:	2100      	movs	r1, #0
 800f846:	4618      	mov	r0, r3
 800f848:	f002 f928 	bl	8011a9c <RCCEx_PLL2_Config>
 800f84c:	4603      	mov	r3, r0
 800f84e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f852:	e013      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f858:	3328      	adds	r3, #40	@ 0x28
 800f85a:	2100      	movs	r1, #0
 800f85c:	4618      	mov	r0, r3
 800f85e:	f002 f9cf 	bl	8011c00 <RCCEx_PLL3_Config>
 800f862:	4603      	mov	r3, r0
 800f864:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f868:	e008      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f86a:	2301      	movs	r3, #1
 800f86c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f870:	e004      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f872:	bf00      	nop
 800f874:	e002      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f876:	bf00      	nop
 800f878:	e000      	b.n	800f87c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800f87a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f87c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f880:	2b00      	cmp	r3, #0
 800f882:	d10d      	bne.n	800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f884:	4b05      	ldr	r3, [pc, #20]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f888:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f88c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f890:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f894:	4a01      	ldr	r2, [pc, #4]	@ (800f89c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800f896:	430b      	orrs	r3, r1
 800f898:	6593      	str	r3, [r2, #88]	@ 0x58
 800f89a:	e005      	b.n	800f8a8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800f89c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f8a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800f8a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800f8b4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800f8be:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800f8c2:	460b      	mov	r3, r1
 800f8c4:	4313      	orrs	r3, r2
 800f8c6:	d03a      	beq.n	800f93e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800f8c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f8ce:	2b30      	cmp	r3, #48	@ 0x30
 800f8d0:	d01f      	beq.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800f8d2:	2b30      	cmp	r3, #48	@ 0x30
 800f8d4:	d819      	bhi.n	800f90a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f8d6:	2b20      	cmp	r3, #32
 800f8d8:	d00c      	beq.n	800f8f4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800f8da:	2b20      	cmp	r3, #32
 800f8dc:	d815      	bhi.n	800f90a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d019      	beq.n	800f916 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f8e2:	2b10      	cmp	r3, #16
 800f8e4:	d111      	bne.n	800f90a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f8e6:	4baa      	ldr	r3, [pc, #680]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8ea:	4aa9      	ldr	r2, [pc, #676]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f8ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f8f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f8f2:	e011      	b.n	800f918 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f8f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f8f8:	3308      	adds	r3, #8
 800f8fa:	2102      	movs	r1, #2
 800f8fc:	4618      	mov	r0, r3
 800f8fe:	f002 f8cd 	bl	8011a9c <RCCEx_PLL2_Config>
 800f902:	4603      	mov	r3, r0
 800f904:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800f908:	e006      	b.n	800f918 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f90a:	2301      	movs	r3, #1
 800f90c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f910:	e002      	b.n	800f918 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f912:	bf00      	nop
 800f914:	e000      	b.n	800f918 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800f916:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f918:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d10a      	bne.n	800f936 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800f920:	4b9b      	ldr	r3, [pc, #620]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f924:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800f928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f92c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f92e:	4a98      	ldr	r2, [pc, #608]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f930:	430b      	orrs	r3, r1
 800f932:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f934:	e003      	b.n	800f93e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f93a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f93e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f946:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800f94a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800f94e:	2300      	movs	r3, #0
 800f950:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f954:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800f958:	460b      	mov	r3, r1
 800f95a:	4313      	orrs	r3, r2
 800f95c:	d051      	beq.n	800fa02 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f95e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f964:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f968:	d035      	beq.n	800f9d6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800f96a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f96e:	d82e      	bhi.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f970:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f974:	d031      	beq.n	800f9da <HAL_RCCEx_PeriphCLKConfig+0x442>
 800f976:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f97a:	d828      	bhi.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f97c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f980:	d01a      	beq.n	800f9b8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800f982:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f986:	d822      	bhi.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x436>
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d003      	beq.n	800f994 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800f98c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f990:	d007      	beq.n	800f9a2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800f992:	e01c      	b.n	800f9ce <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f994:	4b7e      	ldr	r3, [pc, #504]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f998:	4a7d      	ldr	r2, [pc, #500]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f99a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f99e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f9a0:	e01c      	b.n	800f9dc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f9a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9a6:	3308      	adds	r3, #8
 800f9a8:	2100      	movs	r1, #0
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f002 f876 	bl	8011a9c <RCCEx_PLL2_Config>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f9b6:	e011      	b.n	800f9dc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f9b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9bc:	3328      	adds	r3, #40	@ 0x28
 800f9be:	2100      	movs	r1, #0
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	f002 f91d 	bl	8011c00 <RCCEx_PLL3_Config>
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f9cc:	e006      	b.n	800f9dc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f9ce:	2301      	movs	r3, #1
 800f9d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f9d4:	e002      	b.n	800f9dc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f9d6:	bf00      	nop
 800f9d8:	e000      	b.n	800f9dc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800f9da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f9dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d10a      	bne.n	800f9fa <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f9e4:	4b6a      	ldr	r3, [pc, #424]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f9e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800f9ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f9f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f9f2:	4a67      	ldr	r2, [pc, #412]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800f9f4:	430b      	orrs	r3, r1
 800f9f6:	6513      	str	r3, [r2, #80]	@ 0x50
 800f9f8:	e003      	b.n	800fa02 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f9fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f9fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800fa02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800fa0e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800fa12:	2300      	movs	r3, #0
 800fa14:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800fa18:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800fa1c:	460b      	mov	r3, r1
 800fa1e:	4313      	orrs	r3, r2
 800fa20:	d053      	beq.n	800faca <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800fa22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fa28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fa2c:	d033      	beq.n	800fa96 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800fa2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fa32:	d82c      	bhi.n	800fa8e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fa34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fa38:	d02f      	beq.n	800fa9a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800fa3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fa3e:	d826      	bhi.n	800fa8e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fa40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fa44:	d02b      	beq.n	800fa9e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800fa46:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fa4a:	d820      	bhi.n	800fa8e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fa4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fa50:	d012      	beq.n	800fa78 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800fa52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fa56:	d81a      	bhi.n	800fa8e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d022      	beq.n	800faa2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800fa5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fa60:	d115      	bne.n	800fa8e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa66:	3308      	adds	r3, #8
 800fa68:	2101      	movs	r1, #1
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	f002 f816 	bl	8011a9c <RCCEx_PLL2_Config>
 800fa70:	4603      	mov	r3, r0
 800fa72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fa76:	e015      	b.n	800faa4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fa78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fa7c:	3328      	adds	r3, #40	@ 0x28
 800fa7e:	2101      	movs	r1, #1
 800fa80:	4618      	mov	r0, r3
 800fa82:	f002 f8bd 	bl	8011c00 <RCCEx_PLL3_Config>
 800fa86:	4603      	mov	r3, r0
 800fa88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fa8c:	e00a      	b.n	800faa4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fa8e:	2301      	movs	r3, #1
 800fa90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fa94:	e006      	b.n	800faa4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa96:	bf00      	nop
 800fa98:	e004      	b.n	800faa4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa9a:	bf00      	nop
 800fa9c:	e002      	b.n	800faa4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800fa9e:	bf00      	nop
 800faa0:	e000      	b.n	800faa4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800faa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800faa4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d10a      	bne.n	800fac2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800faac:	4b38      	ldr	r3, [pc, #224]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800faae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fab0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800faba:	4a35      	ldr	r2, [pc, #212]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fabc:	430b      	orrs	r3, r1
 800fabe:	6513      	str	r3, [r2, #80]	@ 0x50
 800fac0:	e003      	b.n	800faca <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fac2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fac6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800faca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800face:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fad2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fad6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fada:	2300      	movs	r3, #0
 800fadc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fae0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fae4:	460b      	mov	r3, r1
 800fae6:	4313      	orrs	r3, r2
 800fae8:	d058      	beq.n	800fb9c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800faea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800faee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800faf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800faf6:	d033      	beq.n	800fb60 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800faf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fafc:	d82c      	bhi.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fafe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb02:	d02f      	beq.n	800fb64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800fb04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fb08:	d826      	bhi.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fb0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb0e:	d02b      	beq.n	800fb68 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800fb10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb14:	d820      	bhi.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fb16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb1a:	d012      	beq.n	800fb42 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800fb1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb20:	d81a      	bhi.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d022      	beq.n	800fb6c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800fb26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb2a:	d115      	bne.n	800fb58 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fb2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb30:	3308      	adds	r3, #8
 800fb32:	2101      	movs	r1, #1
 800fb34:	4618      	mov	r0, r3
 800fb36:	f001 ffb1 	bl	8011a9c <RCCEx_PLL2_Config>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fb40:	e015      	b.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fb42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb46:	3328      	adds	r3, #40	@ 0x28
 800fb48:	2101      	movs	r1, #1
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	f002 f858 	bl	8011c00 <RCCEx_PLL3_Config>
 800fb50:	4603      	mov	r3, r0
 800fb52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fb56:	e00a      	b.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fb58:	2301      	movs	r3, #1
 800fb5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fb5e:	e006      	b.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fb60:	bf00      	nop
 800fb62:	e004      	b.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fb64:	bf00      	nop
 800fb66:	e002      	b.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fb68:	bf00      	nop
 800fb6a:	e000      	b.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800fb6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d10e      	bne.n	800fb94 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fb76:	4b06      	ldr	r3, [pc, #24]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb7a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fb7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fb82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800fb86:	4a02      	ldr	r2, [pc, #8]	@ (800fb90 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800fb88:	430b      	orrs	r3, r1
 800fb8a:	6593      	str	r3, [r2, #88]	@ 0x58
 800fb8c:	e006      	b.n	800fb9c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800fb8e:	bf00      	nop
 800fb90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fb98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fb9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fba8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fbac:	2300      	movs	r3, #0
 800fbae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fbb2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fbb6:	460b      	mov	r3, r1
 800fbb8:	4313      	orrs	r3, r2
 800fbba:	d037      	beq.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fbbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fbc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fbc6:	d00e      	beq.n	800fbe6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800fbc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fbcc:	d816      	bhi.n	800fbfc <HAL_RCCEx_PeriphCLKConfig+0x664>
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d018      	beq.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800fbd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fbd6:	d111      	bne.n	800fbfc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fbd8:	4bc4      	ldr	r3, [pc, #784]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbdc:	4ac3      	ldr	r2, [pc, #780]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fbde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fbe2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fbe4:	e00f      	b.n	800fc06 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fbe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fbea:	3308      	adds	r3, #8
 800fbec:	2101      	movs	r1, #1
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f001 ff54 	bl	8011a9c <RCCEx_PLL2_Config>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fbfa:	e004      	b.n	800fc06 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc02:	e000      	b.n	800fc06 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800fc04:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d10a      	bne.n	800fc24 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fc0e:	4bb7      	ldr	r3, [pc, #732]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc12:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fc16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc1c:	4ab3      	ldr	r2, [pc, #716]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc1e:	430b      	orrs	r3, r1
 800fc20:	6513      	str	r3, [r2, #80]	@ 0x50
 800fc22:	e003      	b.n	800fc2c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fc2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc34:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fc38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fc42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fc46:	460b      	mov	r3, r1
 800fc48:	4313      	orrs	r3, r2
 800fc4a:	d039      	beq.n	800fcc0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fc4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc52:	2b03      	cmp	r3, #3
 800fc54:	d81c      	bhi.n	800fc90 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800fc56:	a201      	add	r2, pc, #4	@ (adr r2, 800fc5c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800fc58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc5c:	0800fc99 	.word	0x0800fc99
 800fc60:	0800fc6d 	.word	0x0800fc6d
 800fc64:	0800fc7b 	.word	0x0800fc7b
 800fc68:	0800fc99 	.word	0x0800fc99
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fc6c:	4b9f      	ldr	r3, [pc, #636]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc70:	4a9e      	ldr	r2, [pc, #632]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fc72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fc76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fc78:	e00f      	b.n	800fc9a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fc7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fc7e:	3308      	adds	r3, #8
 800fc80:	2102      	movs	r1, #2
 800fc82:	4618      	mov	r0, r3
 800fc84:	f001 ff0a 	bl	8011a9c <RCCEx_PLL2_Config>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fc8e:	e004      	b.n	800fc9a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fc90:	2301      	movs	r3, #1
 800fc92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fc96:	e000      	b.n	800fc9a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800fc98:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d10a      	bne.n	800fcb8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fca2:	4b92      	ldr	r3, [pc, #584]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fca6:	f023 0103 	bic.w	r1, r3, #3
 800fcaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fcb0:	4a8e      	ldr	r2, [pc, #568]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fcb2:	430b      	orrs	r3, r1
 800fcb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fcb6:	e003      	b.n	800fcc0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fcb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fcbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fcc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fcc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fccc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fcd6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800fcda:	460b      	mov	r3, r1
 800fcdc:	4313      	orrs	r3, r2
 800fcde:	f000 8099 	beq.w	800fe14 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fce2:	4b83      	ldr	r3, [pc, #524]	@ (800fef0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	4a82      	ldr	r2, [pc, #520]	@ (800fef0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fcec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fcee:	f7f5 ff2b 	bl	8005b48 <HAL_GetTick>
 800fcf2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fcf6:	e00b      	b.n	800fd10 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fcf8:	f7f5 ff26 	bl	8005b48 <HAL_GetTick>
 800fcfc:	4602      	mov	r2, r0
 800fcfe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fd02:	1ad3      	subs	r3, r2, r3
 800fd04:	2b64      	cmp	r3, #100	@ 0x64
 800fd06:	d903      	bls.n	800fd10 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800fd08:	2303      	movs	r3, #3
 800fd0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800fd0e:	e005      	b.n	800fd1c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fd10:	4b77      	ldr	r3, [pc, #476]	@ (800fef0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d0ed      	beq.n	800fcf8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800fd1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d173      	bne.n	800fe0c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fd24:	4b71      	ldr	r3, [pc, #452]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd26:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fd28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd30:	4053      	eors	r3, r2
 800fd32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d015      	beq.n	800fd66 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fd3a:	4b6c      	ldr	r3, [pc, #432]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fd42:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fd46:	4b69      	ldr	r3, [pc, #420]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd4a:	4a68      	ldr	r2, [pc, #416]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fd50:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800fd52:	4b66      	ldr	r3, [pc, #408]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd56:	4a65      	ldr	r2, [pc, #404]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fd5c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800fd5e:	4a63      	ldr	r2, [pc, #396]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800fd64:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fd66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fd6a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fd6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fd72:	d118      	bne.n	800fda6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fd74:	f7f5 fee8 	bl	8005b48 <HAL_GetTick>
 800fd78:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fd7c:	e00d      	b.n	800fd9a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fd7e:	f7f5 fee3 	bl	8005b48 <HAL_GetTick>
 800fd82:	4602      	mov	r2, r0
 800fd84:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800fd88:	1ad2      	subs	r2, r2, r3
 800fd8a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	d903      	bls.n	800fd9a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800fd92:	2303      	movs	r3, #3
 800fd94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800fd98:	e005      	b.n	800fda6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fd9a:	4b54      	ldr	r3, [pc, #336]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fd9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd9e:	f003 0302 	and.w	r3, r3, #2
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d0eb      	beq.n	800fd7e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800fda6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d129      	bne.n	800fe02 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800fdae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fdb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fdba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fdbe:	d10e      	bne.n	800fdde <HAL_RCCEx_PeriphCLKConfig+0x846>
 800fdc0:	4b4a      	ldr	r3, [pc, #296]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fdc2:	691b      	ldr	r3, [r3, #16]
 800fdc4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800fdc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdcc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fdd0:	091a      	lsrs	r2, r3, #4
 800fdd2:	4b48      	ldr	r3, [pc, #288]	@ (800fef4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800fdd4:	4013      	ands	r3, r2
 800fdd6:	4a45      	ldr	r2, [pc, #276]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fdd8:	430b      	orrs	r3, r1
 800fdda:	6113      	str	r3, [r2, #16]
 800fddc:	e005      	b.n	800fdea <HAL_RCCEx_PeriphCLKConfig+0x852>
 800fdde:	4b43      	ldr	r3, [pc, #268]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fde0:	691b      	ldr	r3, [r3, #16]
 800fde2:	4a42      	ldr	r2, [pc, #264]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fde4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800fde8:	6113      	str	r3, [r2, #16]
 800fdea:	4b40      	ldr	r3, [pc, #256]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fdec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fdee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fdf2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fdf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fdfa:	4a3c      	ldr	r2, [pc, #240]	@ (800feec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800fdfc:	430b      	orrs	r3, r1
 800fdfe:	6713      	str	r3, [r2, #112]	@ 0x70
 800fe00:	e008      	b.n	800fe14 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800fe02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe06:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800fe0a:	e003      	b.n	800fe14 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fe10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800fe14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe1c:	f002 0301 	and.w	r3, r2, #1
 800fe20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fe24:	2300      	movs	r3, #0
 800fe26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800fe2a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800fe2e:	460b      	mov	r3, r1
 800fe30:	4313      	orrs	r3, r2
 800fe32:	f000 808f 	beq.w	800ff54 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800fe36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fe3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fe3c:	2b28      	cmp	r3, #40	@ 0x28
 800fe3e:	d871      	bhi.n	800ff24 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800fe40:	a201      	add	r2, pc, #4	@ (adr r2, 800fe48 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800fe42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe46:	bf00      	nop
 800fe48:	0800ff2d 	.word	0x0800ff2d
 800fe4c:	0800ff25 	.word	0x0800ff25
 800fe50:	0800ff25 	.word	0x0800ff25
 800fe54:	0800ff25 	.word	0x0800ff25
 800fe58:	0800ff25 	.word	0x0800ff25
 800fe5c:	0800ff25 	.word	0x0800ff25
 800fe60:	0800ff25 	.word	0x0800ff25
 800fe64:	0800ff25 	.word	0x0800ff25
 800fe68:	0800fef9 	.word	0x0800fef9
 800fe6c:	0800ff25 	.word	0x0800ff25
 800fe70:	0800ff25 	.word	0x0800ff25
 800fe74:	0800ff25 	.word	0x0800ff25
 800fe78:	0800ff25 	.word	0x0800ff25
 800fe7c:	0800ff25 	.word	0x0800ff25
 800fe80:	0800ff25 	.word	0x0800ff25
 800fe84:	0800ff25 	.word	0x0800ff25
 800fe88:	0800ff0f 	.word	0x0800ff0f
 800fe8c:	0800ff25 	.word	0x0800ff25
 800fe90:	0800ff25 	.word	0x0800ff25
 800fe94:	0800ff25 	.word	0x0800ff25
 800fe98:	0800ff25 	.word	0x0800ff25
 800fe9c:	0800ff25 	.word	0x0800ff25
 800fea0:	0800ff25 	.word	0x0800ff25
 800fea4:	0800ff25 	.word	0x0800ff25
 800fea8:	0800ff2d 	.word	0x0800ff2d
 800feac:	0800ff25 	.word	0x0800ff25
 800feb0:	0800ff25 	.word	0x0800ff25
 800feb4:	0800ff25 	.word	0x0800ff25
 800feb8:	0800ff25 	.word	0x0800ff25
 800febc:	0800ff25 	.word	0x0800ff25
 800fec0:	0800ff25 	.word	0x0800ff25
 800fec4:	0800ff25 	.word	0x0800ff25
 800fec8:	0800ff2d 	.word	0x0800ff2d
 800fecc:	0800ff25 	.word	0x0800ff25
 800fed0:	0800ff25 	.word	0x0800ff25
 800fed4:	0800ff25 	.word	0x0800ff25
 800fed8:	0800ff25 	.word	0x0800ff25
 800fedc:	0800ff25 	.word	0x0800ff25
 800fee0:	0800ff25 	.word	0x0800ff25
 800fee4:	0800ff25 	.word	0x0800ff25
 800fee8:	0800ff2d 	.word	0x0800ff2d
 800feec:	58024400 	.word	0x58024400
 800fef0:	58024800 	.word	0x58024800
 800fef4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fefc:	3308      	adds	r3, #8
 800fefe:	2101      	movs	r1, #1
 800ff00:	4618      	mov	r0, r3
 800ff02:	f001 fdcb 	bl	8011a9c <RCCEx_PLL2_Config>
 800ff06:	4603      	mov	r3, r0
 800ff08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ff0c:	e00f      	b.n	800ff2e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff12:	3328      	adds	r3, #40	@ 0x28
 800ff14:	2101      	movs	r1, #1
 800ff16:	4618      	mov	r0, r3
 800ff18:	f001 fe72 	bl	8011c00 <RCCEx_PLL3_Config>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ff22:	e004      	b.n	800ff2e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff24:	2301      	movs	r3, #1
 800ff26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ff2a:	e000      	b.n	800ff2e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800ff2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d10a      	bne.n	800ff4c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ff36:	4bbf      	ldr	r3, [pc, #764]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff3a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ff3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ff44:	4abb      	ldr	r2, [pc, #748]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ff46:	430b      	orrs	r3, r1
 800ff48:	6553      	str	r3, [r2, #84]	@ 0x54
 800ff4a:	e003      	b.n	800ff54 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ff50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ff54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff5c:	f002 0302 	and.w	r3, r2, #2
 800ff60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ff64:	2300      	movs	r3, #0
 800ff66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ff6a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ff6e:	460b      	mov	r3, r1
 800ff70:	4313      	orrs	r3, r2
 800ff72:	d041      	beq.n	800fff8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ff74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ff78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff7a:	2b05      	cmp	r3, #5
 800ff7c:	d824      	bhi.n	800ffc8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800ff7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ff84 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800ff80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff84:	0800ffd1 	.word	0x0800ffd1
 800ff88:	0800ff9d 	.word	0x0800ff9d
 800ff8c:	0800ffb3 	.word	0x0800ffb3
 800ff90:	0800ffd1 	.word	0x0800ffd1
 800ff94:	0800ffd1 	.word	0x0800ffd1
 800ff98:	0800ffd1 	.word	0x0800ffd1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ff9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffa0:	3308      	adds	r3, #8
 800ffa2:	2101      	movs	r1, #1
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	f001 fd79 	bl	8011a9c <RCCEx_PLL2_Config>
 800ffaa:	4603      	mov	r3, r0
 800ffac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ffb0:	e00f      	b.n	800ffd2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ffb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffb6:	3328      	adds	r3, #40	@ 0x28
 800ffb8:	2101      	movs	r1, #1
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f001 fe20 	bl	8011c00 <RCCEx_PLL3_Config>
 800ffc0:	4603      	mov	r3, r0
 800ffc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ffc6:	e004      	b.n	800ffd2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ffc8:	2301      	movs	r3, #1
 800ffca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ffce:	e000      	b.n	800ffd2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ffd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ffd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d10a      	bne.n	800fff0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ffda:	4b96      	ldr	r3, [pc, #600]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ffdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ffde:	f023 0107 	bic.w	r1, r3, #7
 800ffe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ffe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ffe8:	4a92      	ldr	r2, [pc, #584]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ffea:	430b      	orrs	r3, r1
 800ffec:	6553      	str	r3, [r2, #84]	@ 0x54
 800ffee:	e003      	b.n	800fff8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fff0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800fff4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800fff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800fffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010000:	f002 0304 	and.w	r3, r2, #4
 8010004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010008:	2300      	movs	r3, #0
 801000a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801000e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010012:	460b      	mov	r3, r1
 8010014:	4313      	orrs	r3, r2
 8010016:	d044      	beq.n	80100a2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8010018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801001c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010020:	2b05      	cmp	r3, #5
 8010022:	d825      	bhi.n	8010070 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8010024:	a201      	add	r2, pc, #4	@ (adr r2, 801002c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8010026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801002a:	bf00      	nop
 801002c:	08010079 	.word	0x08010079
 8010030:	08010045 	.word	0x08010045
 8010034:	0801005b 	.word	0x0801005b
 8010038:	08010079 	.word	0x08010079
 801003c:	08010079 	.word	0x08010079
 8010040:	08010079 	.word	0x08010079
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010048:	3308      	adds	r3, #8
 801004a:	2101      	movs	r1, #1
 801004c:	4618      	mov	r0, r3
 801004e:	f001 fd25 	bl	8011a9c <RCCEx_PLL2_Config>
 8010052:	4603      	mov	r3, r0
 8010054:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8010058:	e00f      	b.n	801007a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801005a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801005e:	3328      	adds	r3, #40	@ 0x28
 8010060:	2101      	movs	r1, #1
 8010062:	4618      	mov	r0, r3
 8010064:	f001 fdcc 	bl	8011c00 <RCCEx_PLL3_Config>
 8010068:	4603      	mov	r3, r0
 801006a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 801006e:	e004      	b.n	801007a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010070:	2301      	movs	r3, #1
 8010072:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010076:	e000      	b.n	801007a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8010078:	bf00      	nop
    }

    if (ret == HAL_OK)
 801007a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801007e:	2b00      	cmp	r3, #0
 8010080:	d10b      	bne.n	801009a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8010082:	4b6c      	ldr	r3, [pc, #432]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010086:	f023 0107 	bic.w	r1, r3, #7
 801008a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801008e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010092:	4a68      	ldr	r2, [pc, #416]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010094:	430b      	orrs	r3, r1
 8010096:	6593      	str	r3, [r2, #88]	@ 0x58
 8010098:	e003      	b.n	80100a2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801009a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801009e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80100a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100aa:	f002 0320 	and.w	r3, r2, #32
 80100ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80100b2:	2300      	movs	r3, #0
 80100b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80100b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80100bc:	460b      	mov	r3, r1
 80100be:	4313      	orrs	r3, r2
 80100c0:	d055      	beq.n	801016e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80100c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80100c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80100ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80100ce:	d033      	beq.n	8010138 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80100d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80100d4:	d82c      	bhi.n	8010130 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80100d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100da:	d02f      	beq.n	801013c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80100dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80100e0:	d826      	bhi.n	8010130 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80100e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80100e6:	d02b      	beq.n	8010140 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80100e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80100ec:	d820      	bhi.n	8010130 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80100ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80100f2:	d012      	beq.n	801011a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80100f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80100f8:	d81a      	bhi.n	8010130 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d022      	beq.n	8010144 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80100fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010102:	d115      	bne.n	8010130 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010108:	3308      	adds	r3, #8
 801010a:	2100      	movs	r1, #0
 801010c:	4618      	mov	r0, r3
 801010e:	f001 fcc5 	bl	8011a9c <RCCEx_PLL2_Config>
 8010112:	4603      	mov	r3, r0
 8010114:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010118:	e015      	b.n	8010146 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801011a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801011e:	3328      	adds	r3, #40	@ 0x28
 8010120:	2102      	movs	r1, #2
 8010122:	4618      	mov	r0, r3
 8010124:	f001 fd6c 	bl	8011c00 <RCCEx_PLL3_Config>
 8010128:	4603      	mov	r3, r0
 801012a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801012e:	e00a      	b.n	8010146 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010130:	2301      	movs	r3, #1
 8010132:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010136:	e006      	b.n	8010146 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010138:	bf00      	nop
 801013a:	e004      	b.n	8010146 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 801013c:	bf00      	nop
 801013e:	e002      	b.n	8010146 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010140:	bf00      	nop
 8010142:	e000      	b.n	8010146 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8010144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010146:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801014a:	2b00      	cmp	r3, #0
 801014c:	d10b      	bne.n	8010166 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801014e:	4b39      	ldr	r3, [pc, #228]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010152:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8010156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801015a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801015e:	4a35      	ldr	r2, [pc, #212]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8010160:	430b      	orrs	r3, r1
 8010162:	6553      	str	r3, [r2, #84]	@ 0x54
 8010164:	e003      	b.n	801016e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801016a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 801016e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010176:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 801017a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801017e:	2300      	movs	r3, #0
 8010180:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010184:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8010188:	460b      	mov	r3, r1
 801018a:	4313      	orrs	r3, r2
 801018c:	d058      	beq.n	8010240 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 801018e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010192:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010196:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 801019a:	d033      	beq.n	8010204 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 801019c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80101a0:	d82c      	bhi.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80101a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101a6:	d02f      	beq.n	8010208 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80101a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101ac:	d826      	bhi.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80101ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80101b2:	d02b      	beq.n	801020c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80101b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80101b8:	d820      	bhi.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80101ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80101be:	d012      	beq.n	80101e6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80101c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80101c4:	d81a      	bhi.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d022      	beq.n	8010210 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80101ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80101ce:	d115      	bne.n	80101fc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80101d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101d4:	3308      	adds	r3, #8
 80101d6:	2100      	movs	r1, #0
 80101d8:	4618      	mov	r0, r3
 80101da:	f001 fc5f 	bl	8011a9c <RCCEx_PLL2_Config>
 80101de:	4603      	mov	r3, r0
 80101e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80101e4:	e015      	b.n	8010212 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80101e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80101ea:	3328      	adds	r3, #40	@ 0x28
 80101ec:	2102      	movs	r1, #2
 80101ee:	4618      	mov	r0, r3
 80101f0:	f001 fd06 	bl	8011c00 <RCCEx_PLL3_Config>
 80101f4:	4603      	mov	r3, r0
 80101f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80101fa:	e00a      	b.n	8010212 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80101fc:	2301      	movs	r3, #1
 80101fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010202:	e006      	b.n	8010212 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010204:	bf00      	nop
 8010206:	e004      	b.n	8010212 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010208:	bf00      	nop
 801020a:	e002      	b.n	8010212 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 801020c:	bf00      	nop
 801020e:	e000      	b.n	8010212 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8010210:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010212:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010216:	2b00      	cmp	r3, #0
 8010218:	d10e      	bne.n	8010238 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801021a:	4b06      	ldr	r3, [pc, #24]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801021c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801021e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8010222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010226:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801022a:	4a02      	ldr	r2, [pc, #8]	@ (8010234 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 801022c:	430b      	orrs	r3, r1
 801022e:	6593      	str	r3, [r2, #88]	@ 0x58
 8010230:	e006      	b.n	8010240 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8010232:	bf00      	nop
 8010234:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010238:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801023c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8010240:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010248:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 801024c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010250:	2300      	movs	r3, #0
 8010252:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010256:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 801025a:	460b      	mov	r3, r1
 801025c:	4313      	orrs	r3, r2
 801025e:	d055      	beq.n	801030c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8010260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010264:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010268:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 801026c:	d033      	beq.n	80102d6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 801026e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8010272:	d82c      	bhi.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010278:	d02f      	beq.n	80102da <HAL_RCCEx_PeriphCLKConfig+0xd42>
 801027a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801027e:	d826      	bhi.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010280:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8010284:	d02b      	beq.n	80102de <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8010286:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 801028a:	d820      	bhi.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xd36>
 801028c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010290:	d012      	beq.n	80102b8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8010292:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010296:	d81a      	bhi.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8010298:	2b00      	cmp	r3, #0
 801029a:	d022      	beq.n	80102e2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 801029c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80102a0:	d115      	bne.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80102a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102a6:	3308      	adds	r3, #8
 80102a8:	2100      	movs	r1, #0
 80102aa:	4618      	mov	r0, r3
 80102ac:	f001 fbf6 	bl	8011a9c <RCCEx_PLL2_Config>
 80102b0:	4603      	mov	r3, r0
 80102b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80102b6:	e015      	b.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80102b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102bc:	3328      	adds	r3, #40	@ 0x28
 80102be:	2102      	movs	r1, #2
 80102c0:	4618      	mov	r0, r3
 80102c2:	f001 fc9d 	bl	8011c00 <RCCEx_PLL3_Config>
 80102c6:	4603      	mov	r3, r0
 80102c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80102cc:	e00a      	b.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80102ce:	2301      	movs	r3, #1
 80102d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80102d4:	e006      	b.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80102d6:	bf00      	nop
 80102d8:	e004      	b.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80102da:	bf00      	nop
 80102dc:	e002      	b.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80102de:	bf00      	nop
 80102e0:	e000      	b.n	80102e4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80102e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80102e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d10b      	bne.n	8010304 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80102ec:	4ba0      	ldr	r3, [pc, #640]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80102f0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80102f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80102f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80102fc:	4a9c      	ldr	r2, [pc, #624]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80102fe:	430b      	orrs	r3, r1
 8010300:	6593      	str	r3, [r2, #88]	@ 0x58
 8010302:	e003      	b.n	801030c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010304:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010308:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 801030c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010314:	f002 0308 	and.w	r3, r2, #8
 8010318:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801031c:	2300      	movs	r3, #0
 801031e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010322:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8010326:	460b      	mov	r3, r1
 8010328:	4313      	orrs	r3, r2
 801032a:	d01e      	beq.n	801036a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 801032c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010334:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010338:	d10c      	bne.n	8010354 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801033a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801033e:	3328      	adds	r3, #40	@ 0x28
 8010340:	2102      	movs	r1, #2
 8010342:	4618      	mov	r0, r3
 8010344:	f001 fc5c 	bl	8011c00 <RCCEx_PLL3_Config>
 8010348:	4603      	mov	r3, r0
 801034a:	2b00      	cmp	r3, #0
 801034c:	d002      	beq.n	8010354 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 801034e:	2301      	movs	r3, #1
 8010350:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8010354:	4b86      	ldr	r3, [pc, #536]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010358:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801035c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010364:	4a82      	ldr	r2, [pc, #520]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010366:	430b      	orrs	r3, r1
 8010368:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801036a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801036e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010372:	f002 0310 	and.w	r3, r2, #16
 8010376:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801037a:	2300      	movs	r3, #0
 801037c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010380:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8010384:	460b      	mov	r3, r1
 8010386:	4313      	orrs	r3, r2
 8010388:	d01e      	beq.n	80103c8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801038a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801038e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010396:	d10c      	bne.n	80103b2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801039c:	3328      	adds	r3, #40	@ 0x28
 801039e:	2102      	movs	r1, #2
 80103a0:	4618      	mov	r0, r3
 80103a2:	f001 fc2d 	bl	8011c00 <RCCEx_PLL3_Config>
 80103a6:	4603      	mov	r3, r0
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d002      	beq.n	80103b2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80103ac:	2301      	movs	r3, #1
 80103ae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80103b2:	4b6f      	ldr	r3, [pc, #444]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80103b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80103ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80103c2:	4a6b      	ldr	r2, [pc, #428]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80103c4:	430b      	orrs	r3, r1
 80103c6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80103c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103d0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80103d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80103d6:	2300      	movs	r3, #0
 80103d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80103da:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80103de:	460b      	mov	r3, r1
 80103e0:	4313      	orrs	r3, r2
 80103e2:	d03e      	beq.n	8010462 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80103e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80103e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80103ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80103f0:	d022      	beq.n	8010438 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80103f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80103f6:	d81b      	bhi.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d003      	beq.n	8010404 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80103fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010400:	d00b      	beq.n	801041a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8010402:	e015      	b.n	8010430 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010408:	3308      	adds	r3, #8
 801040a:	2100      	movs	r1, #0
 801040c:	4618      	mov	r0, r3
 801040e:	f001 fb45 	bl	8011a9c <RCCEx_PLL2_Config>
 8010412:	4603      	mov	r3, r0
 8010414:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010418:	e00f      	b.n	801043a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801041a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801041e:	3328      	adds	r3, #40	@ 0x28
 8010420:	2102      	movs	r1, #2
 8010422:	4618      	mov	r0, r3
 8010424:	f001 fbec 	bl	8011c00 <RCCEx_PLL3_Config>
 8010428:	4603      	mov	r3, r0
 801042a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 801042e:	e004      	b.n	801043a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010430:	2301      	movs	r3, #1
 8010432:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8010436:	e000      	b.n	801043a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8010438:	bf00      	nop
    }

    if (ret == HAL_OK)
 801043a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801043e:	2b00      	cmp	r3, #0
 8010440:	d10b      	bne.n	801045a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8010442:	4b4b      	ldr	r3, [pc, #300]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010446:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 801044a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801044e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010452:	4a47      	ldr	r2, [pc, #284]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010454:	430b      	orrs	r3, r1
 8010456:	6593      	str	r3, [r2, #88]	@ 0x58
 8010458:	e003      	b.n	8010462 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801045a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801045e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8010462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801046a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 801046e:	673b      	str	r3, [r7, #112]	@ 0x70
 8010470:	2300      	movs	r3, #0
 8010472:	677b      	str	r3, [r7, #116]	@ 0x74
 8010474:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010478:	460b      	mov	r3, r1
 801047a:	4313      	orrs	r3, r2
 801047c:	d03b      	beq.n	80104f6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 801047e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010486:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801048a:	d01f      	beq.n	80104cc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 801048c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8010490:	d818      	bhi.n	80104c4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8010492:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010496:	d003      	beq.n	80104a0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8010498:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801049c:	d007      	beq.n	80104ae <HAL_RCCEx_PeriphCLKConfig+0xf16>
 801049e:	e011      	b.n	80104c4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80104a0:	4b33      	ldr	r3, [pc, #204]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104a4:	4a32      	ldr	r2, [pc, #200]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80104aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80104ac:	e00f      	b.n	80104ce <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80104ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104b2:	3328      	adds	r3, #40	@ 0x28
 80104b4:	2101      	movs	r1, #1
 80104b6:	4618      	mov	r0, r3
 80104b8:	f001 fba2 	bl	8011c00 <RCCEx_PLL3_Config>
 80104bc:	4603      	mov	r3, r0
 80104be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80104c2:	e004      	b.n	80104ce <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80104c4:	2301      	movs	r3, #1
 80104c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80104ca:	e000      	b.n	80104ce <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80104cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80104ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d10b      	bne.n	80104ee <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80104d6:	4b26      	ldr	r3, [pc, #152]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80104de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104e6:	4a22      	ldr	r2, [pc, #136]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80104e8:	430b      	orrs	r3, r1
 80104ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80104ec:	e003      	b.n	80104f6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80104ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80104f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80104f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80104fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104fe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8010502:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010504:	2300      	movs	r3, #0
 8010506:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010508:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801050c:	460b      	mov	r3, r1
 801050e:	4313      	orrs	r3, r2
 8010510:	d034      	beq.n	801057c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8010512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010518:	2b00      	cmp	r3, #0
 801051a:	d003      	beq.n	8010524 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 801051c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010520:	d007      	beq.n	8010532 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8010522:	e011      	b.n	8010548 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010524:	4b12      	ldr	r3, [pc, #72]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010528:	4a11      	ldr	r2, [pc, #68]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801052a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801052e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010530:	e00e      	b.n	8010550 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010536:	3308      	adds	r3, #8
 8010538:	2102      	movs	r1, #2
 801053a:	4618      	mov	r0, r3
 801053c:	f001 faae 	bl	8011a9c <RCCEx_PLL2_Config>
 8010540:	4603      	mov	r3, r0
 8010542:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010546:	e003      	b.n	8010550 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8010548:	2301      	movs	r3, #1
 801054a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801054e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010550:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010554:	2b00      	cmp	r3, #0
 8010556:	d10d      	bne.n	8010574 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8010558:	4b05      	ldr	r3, [pc, #20]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 801055a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801055c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010564:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010566:	4a02      	ldr	r2, [pc, #8]	@ (8010570 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8010568:	430b      	orrs	r3, r1
 801056a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801056c:	e006      	b.n	801057c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 801056e:	bf00      	nop
 8010570:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010574:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010578:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 801057c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010584:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8010588:	663b      	str	r3, [r7, #96]	@ 0x60
 801058a:	2300      	movs	r3, #0
 801058c:	667b      	str	r3, [r7, #100]	@ 0x64
 801058e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8010592:	460b      	mov	r3, r1
 8010594:	4313      	orrs	r3, r2
 8010596:	d00c      	beq.n	80105b2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801059c:	3328      	adds	r3, #40	@ 0x28
 801059e:	2102      	movs	r1, #2
 80105a0:	4618      	mov	r0, r3
 80105a2:	f001 fb2d 	bl	8011c00 <RCCEx_PLL3_Config>
 80105a6:	4603      	mov	r3, r0
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d002      	beq.n	80105b2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80105ac:	2301      	movs	r3, #1
 80105ae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80105b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80105be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80105c0:	2300      	movs	r3, #0
 80105c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80105c4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80105c8:	460b      	mov	r3, r1
 80105ca:	4313      	orrs	r3, r2
 80105cc:	d036      	beq.n	801063c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80105ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80105d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80105d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80105d8:	d018      	beq.n	801060c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80105da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80105de:	d811      	bhi.n	8010604 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80105e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105e4:	d014      	beq.n	8010610 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80105e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105ea:	d80b      	bhi.n	8010604 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d011      	beq.n	8010614 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80105f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80105f4:	d106      	bne.n	8010604 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80105f6:	4bb7      	ldr	r3, [pc, #732]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105fa:	4ab6      	ldr	r2, [pc, #728]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80105fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010600:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8010602:	e008      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010604:	2301      	movs	r3, #1
 8010606:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 801060a:	e004      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 801060c:	bf00      	nop
 801060e:	e002      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010610:	bf00      	nop
 8010612:	e000      	b.n	8010616 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8010614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010616:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801061a:	2b00      	cmp	r3, #0
 801061c:	d10a      	bne.n	8010634 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801061e:	4bad      	ldr	r3, [pc, #692]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010622:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801062a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801062c:	4aa9      	ldr	r2, [pc, #676]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801062e:	430b      	orrs	r3, r1
 8010630:	6553      	str	r3, [r2, #84]	@ 0x54
 8010632:	e003      	b.n	801063c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010634:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010638:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 801063c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010644:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8010648:	653b      	str	r3, [r7, #80]	@ 0x50
 801064a:	2300      	movs	r3, #0
 801064c:	657b      	str	r3, [r7, #84]	@ 0x54
 801064e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8010652:	460b      	mov	r3, r1
 8010654:	4313      	orrs	r3, r2
 8010656:	d009      	beq.n	801066c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8010658:	4b9e      	ldr	r3, [pc, #632]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801065a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801065c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010666:	4a9b      	ldr	r2, [pc, #620]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010668:	430b      	orrs	r3, r1
 801066a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801066c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010674:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8010678:	64bb      	str	r3, [r7, #72]	@ 0x48
 801067a:	2300      	movs	r3, #0
 801067c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801067e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8010682:	460b      	mov	r3, r1
 8010684:	4313      	orrs	r3, r2
 8010686:	d009      	beq.n	801069c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010688:	4b92      	ldr	r3, [pc, #584]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 801068a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801068c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8010690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010694:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010696:	4a8f      	ldr	r2, [pc, #572]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010698:	430b      	orrs	r3, r1
 801069a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 801069c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80106a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80106aa:	2300      	movs	r3, #0
 80106ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80106ae:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80106b2:	460b      	mov	r3, r1
 80106b4:	4313      	orrs	r3, r2
 80106b6:	d00e      	beq.n	80106d6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80106b8:	4b86      	ldr	r3, [pc, #536]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106ba:	691b      	ldr	r3, [r3, #16]
 80106bc:	4a85      	ldr	r2, [pc, #532]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80106c2:	6113      	str	r3, [r2, #16]
 80106c4:	4b83      	ldr	r3, [pc, #524]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106c6:	6919      	ldr	r1, [r3, #16]
 80106c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80106d0:	4a80      	ldr	r2, [pc, #512]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106d2:	430b      	orrs	r3, r1
 80106d4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80106d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106de:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80106e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80106e4:	2300      	movs	r3, #0
 80106e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80106e8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80106ec:	460b      	mov	r3, r1
 80106ee:	4313      	orrs	r3, r2
 80106f0:	d009      	beq.n	8010706 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80106f2:	4b78      	ldr	r3, [pc, #480]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80106f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80106f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80106fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80106fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010700:	4a74      	ldr	r2, [pc, #464]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010702:	430b      	orrs	r3, r1
 8010704:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8010706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801070a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801070e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8010712:	633b      	str	r3, [r7, #48]	@ 0x30
 8010714:	2300      	movs	r3, #0
 8010716:	637b      	str	r3, [r7, #52]	@ 0x34
 8010718:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801071c:	460b      	mov	r3, r1
 801071e:	4313      	orrs	r3, r2
 8010720:	d00a      	beq.n	8010738 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8010722:	4b6c      	ldr	r3, [pc, #432]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010726:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 801072a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801072e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010732:	4a68      	ldr	r2, [pc, #416]	@ (80108d4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8010734:	430b      	orrs	r3, r1
 8010736:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8010738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801073c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010740:	2100      	movs	r1, #0
 8010742:	62b9      	str	r1, [r7, #40]	@ 0x28
 8010744:	f003 0301 	and.w	r3, r3, #1
 8010748:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801074a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801074e:	460b      	mov	r3, r1
 8010750:	4313      	orrs	r3, r2
 8010752:	d011      	beq.n	8010778 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010758:	3308      	adds	r3, #8
 801075a:	2100      	movs	r1, #0
 801075c:	4618      	mov	r0, r3
 801075e:	f001 f99d 	bl	8011a9c <RCCEx_PLL2_Config>
 8010762:	4603      	mov	r3, r0
 8010764:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010768:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801076c:	2b00      	cmp	r3, #0
 801076e:	d003      	beq.n	8010778 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010770:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010774:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801077c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010780:	2100      	movs	r1, #0
 8010782:	6239      	str	r1, [r7, #32]
 8010784:	f003 0302 	and.w	r3, r3, #2
 8010788:	627b      	str	r3, [r7, #36]	@ 0x24
 801078a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801078e:	460b      	mov	r3, r1
 8010790:	4313      	orrs	r3, r2
 8010792:	d011      	beq.n	80107b8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010798:	3308      	adds	r3, #8
 801079a:	2101      	movs	r1, #1
 801079c:	4618      	mov	r0, r3
 801079e:	f001 f97d 	bl	8011a9c <RCCEx_PLL2_Config>
 80107a2:	4603      	mov	r3, r0
 80107a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80107a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d003      	beq.n	80107b8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80107b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c0:	2100      	movs	r1, #0
 80107c2:	61b9      	str	r1, [r7, #24]
 80107c4:	f003 0304 	and.w	r3, r3, #4
 80107c8:	61fb      	str	r3, [r7, #28]
 80107ca:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80107ce:	460b      	mov	r3, r1
 80107d0:	4313      	orrs	r3, r2
 80107d2:	d011      	beq.n	80107f8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80107d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107d8:	3308      	adds	r3, #8
 80107da:	2102      	movs	r1, #2
 80107dc:	4618      	mov	r0, r3
 80107de:	f001 f95d 	bl	8011a9c <RCCEx_PLL2_Config>
 80107e2:	4603      	mov	r3, r0
 80107e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80107e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d003      	beq.n	80107f8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80107f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80107f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80107f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80107fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010800:	2100      	movs	r1, #0
 8010802:	6139      	str	r1, [r7, #16]
 8010804:	f003 0308 	and.w	r3, r3, #8
 8010808:	617b      	str	r3, [r7, #20]
 801080a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801080e:	460b      	mov	r3, r1
 8010810:	4313      	orrs	r3, r2
 8010812:	d011      	beq.n	8010838 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8010814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010818:	3328      	adds	r3, #40	@ 0x28
 801081a:	2100      	movs	r1, #0
 801081c:	4618      	mov	r0, r3
 801081e:	f001 f9ef 	bl	8011c00 <RCCEx_PLL3_Config>
 8010822:	4603      	mov	r3, r0
 8010824:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8010828:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801082c:	2b00      	cmp	r3, #0
 801082e:	d003      	beq.n	8010838 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010830:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010834:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8010838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801083c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010840:	2100      	movs	r1, #0
 8010842:	60b9      	str	r1, [r7, #8]
 8010844:	f003 0310 	and.w	r3, r3, #16
 8010848:	60fb      	str	r3, [r7, #12]
 801084a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801084e:	460b      	mov	r3, r1
 8010850:	4313      	orrs	r3, r2
 8010852:	d011      	beq.n	8010878 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010858:	3328      	adds	r3, #40	@ 0x28
 801085a:	2101      	movs	r1, #1
 801085c:	4618      	mov	r0, r3
 801085e:	f001 f9cf 	bl	8011c00 <RCCEx_PLL3_Config>
 8010862:	4603      	mov	r3, r0
 8010864:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8010868:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 801086c:	2b00      	cmp	r3, #0
 801086e:	d003      	beq.n	8010878 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010870:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8010874:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010878:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801087c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010880:	2100      	movs	r1, #0
 8010882:	6039      	str	r1, [r7, #0]
 8010884:	f003 0320 	and.w	r3, r3, #32
 8010888:	607b      	str	r3, [r7, #4]
 801088a:	e9d7 1200 	ldrd	r1, r2, [r7]
 801088e:	460b      	mov	r3, r1
 8010890:	4313      	orrs	r3, r2
 8010892:	d011      	beq.n	80108b8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010894:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8010898:	3328      	adds	r3, #40	@ 0x28
 801089a:	2102      	movs	r1, #2
 801089c:	4618      	mov	r0, r3
 801089e:	f001 f9af 	bl	8011c00 <RCCEx_PLL3_Config>
 80108a2:	4603      	mov	r3, r0
 80108a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80108a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d003      	beq.n	80108b8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80108b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80108b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80108b8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d101      	bne.n	80108c4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80108c0:	2300      	movs	r3, #0
 80108c2:	e000      	b.n	80108c6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80108c4:	2301      	movs	r3, #1
}
 80108c6:	4618      	mov	r0, r3
 80108c8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80108cc:	46bd      	mov	sp, r7
 80108ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80108d2:	bf00      	nop
 80108d4:	58024400 	.word	0x58024400

080108d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	b090      	sub	sp, #64	@ 0x40
 80108dc:	af00      	add	r7, sp, #0
 80108de:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80108e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80108e6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80108ea:	430b      	orrs	r3, r1
 80108ec:	f040 8094 	bne.w	8010a18 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80108f0:	4b9b      	ldr	r3, [pc, #620]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80108f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80108f4:	f003 0307 	and.w	r3, r3, #7
 80108f8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80108fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108fc:	2b04      	cmp	r3, #4
 80108fe:	f200 8087 	bhi.w	8010a10 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8010902:	a201      	add	r2, pc, #4	@ (adr r2, 8010908 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8010904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010908:	0801091d 	.word	0x0801091d
 801090c:	08010945 	.word	0x08010945
 8010910:	0801096d 	.word	0x0801096d
 8010914:	08010a09 	.word	0x08010a09
 8010918:	08010995 	.word	0x08010995
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801091c:	4b90      	ldr	r3, [pc, #576]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010924:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010928:	d108      	bne.n	801093c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801092a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801092e:	4618      	mov	r0, r3
 8010930:	f000 ff62 	bl	80117f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010938:	f000 bc93 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801093c:	2300      	movs	r3, #0
 801093e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010940:	f000 bc8f 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010944:	4b86      	ldr	r3, [pc, #536]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801094c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010950:	d108      	bne.n	8010964 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010952:	f107 0318 	add.w	r3, r7, #24
 8010956:	4618      	mov	r0, r3
 8010958:	f000 fca6 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801095c:	69bb      	ldr	r3, [r7, #24]
 801095e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010960:	f000 bc7f 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010964:	2300      	movs	r3, #0
 8010966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010968:	f000 bc7b 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801096c:	4b7c      	ldr	r3, [pc, #496]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010974:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010978:	d108      	bne.n	801098c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801097a:	f107 030c 	add.w	r3, r7, #12
 801097e:	4618      	mov	r0, r3
 8010980:	f000 fde6 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010988:	f000 bc6b 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801098c:	2300      	movs	r3, #0
 801098e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010990:	f000 bc67 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010994:	4b72      	ldr	r3, [pc, #456]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010998:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801099c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801099e:	4b70      	ldr	r3, [pc, #448]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	f003 0304 	and.w	r3, r3, #4
 80109a6:	2b04      	cmp	r3, #4
 80109a8:	d10c      	bne.n	80109c4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80109aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d109      	bne.n	80109c4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80109b0:	4b6b      	ldr	r3, [pc, #428]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	08db      	lsrs	r3, r3, #3
 80109b6:	f003 0303 	and.w	r3, r3, #3
 80109ba:	4a6a      	ldr	r2, [pc, #424]	@ (8010b64 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80109bc:	fa22 f303 	lsr.w	r3, r2, r3
 80109c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80109c2:	e01f      	b.n	8010a04 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80109c4:	4b66      	ldr	r3, [pc, #408]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80109cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80109d0:	d106      	bne.n	80109e0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80109d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80109d8:	d102      	bne.n	80109e0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80109da:	4b63      	ldr	r3, [pc, #396]	@ (8010b68 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80109dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80109de:	e011      	b.n	8010a04 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80109e0:	4b5f      	ldr	r3, [pc, #380]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80109e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80109ec:	d106      	bne.n	80109fc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80109ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80109f4:	d102      	bne.n	80109fc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80109f6:	4b5d      	ldr	r3, [pc, #372]	@ (8010b6c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80109f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80109fa:	e003      	b.n	8010a04 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80109fc:	2300      	movs	r3, #0
 80109fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010a00:	f000 bc2f 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010a04:	f000 bc2d 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010a08:	4b59      	ldr	r3, [pc, #356]	@ (8010b70 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a0c:	f000 bc29 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010a10:	2300      	movs	r3, #0
 8010a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a14:	f000 bc25 	b.w	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8010a18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a1c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8010a20:	430b      	orrs	r3, r1
 8010a22:	f040 80a7 	bne.w	8010b74 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8010a26:	4b4e      	ldr	r3, [pc, #312]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a2a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8010a2e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010a36:	d054      	beq.n	8010ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8010a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8010a3e:	f200 808b 	bhi.w	8010b58 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a44:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010a48:	f000 8083 	beq.w	8010b52 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8010a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a4e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010a52:	f200 8081 	bhi.w	8010b58 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010a5c:	d02f      	beq.n	8010abe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8010a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010a64:	d878      	bhi.n	8010b58 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8010a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d004      	beq.n	8010a76 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8010a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010a72:	d012      	beq.n	8010a9a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8010a74:	e070      	b.n	8010b58 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010a76:	4b3a      	ldr	r3, [pc, #232]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010a7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010a82:	d107      	bne.n	8010a94 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010a84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010a88:	4618      	mov	r0, r3
 8010a8a:	f000 feb5 	bl	80117f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010a92:	e3e6      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010a94:	2300      	movs	r3, #0
 8010a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a98:	e3e3      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010a9a:	4b31      	ldr	r3, [pc, #196]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010aa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010aa6:	d107      	bne.n	8010ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010aa8:	f107 0318 	add.w	r3, r7, #24
 8010aac:	4618      	mov	r0, r3
 8010aae:	f000 fbfb 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010ab2:	69bb      	ldr	r3, [r7, #24]
 8010ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ab6:	e3d4      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010abc:	e3d1      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010abe:	4b28      	ldr	r3, [pc, #160]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010ac6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010aca:	d107      	bne.n	8010adc <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010acc:	f107 030c 	add.w	r3, r7, #12
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	f000 fd3d 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ada:	e3c2      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010adc:	2300      	movs	r3, #0
 8010ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ae0:	e3bf      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010ae6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010aea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010aec:	4b1c      	ldr	r3, [pc, #112]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f003 0304 	and.w	r3, r3, #4
 8010af4:	2b04      	cmp	r3, #4
 8010af6:	d10c      	bne.n	8010b12 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8010af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d109      	bne.n	8010b12 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010afe:	4b18      	ldr	r3, [pc, #96]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	08db      	lsrs	r3, r3, #3
 8010b04:	f003 0303 	and.w	r3, r3, #3
 8010b08:	4a16      	ldr	r2, [pc, #88]	@ (8010b64 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8010b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8010b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b10:	e01e      	b.n	8010b50 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010b12:	4b13      	ldr	r3, [pc, #76]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010b1e:	d106      	bne.n	8010b2e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8010b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b26:	d102      	bne.n	8010b2e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010b28:	4b0f      	ldr	r3, [pc, #60]	@ (8010b68 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8010b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b2c:	e010      	b.n	8010b50 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010b36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010b3a:	d106      	bne.n	8010b4a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8010b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010b42:	d102      	bne.n	8010b4a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010b44:	4b09      	ldr	r3, [pc, #36]	@ (8010b6c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010b48:	e002      	b.n	8010b50 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010b4e:	e388      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010b50:	e387      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010b52:	4b07      	ldr	r3, [pc, #28]	@ (8010b70 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b56:	e384      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010b58:	2300      	movs	r3, #0
 8010b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b5c:	e381      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010b5e:	bf00      	nop
 8010b60:	58024400 	.word	0x58024400
 8010b64:	03d09000 	.word	0x03d09000
 8010b68:	003d0900 	.word	0x003d0900
 8010b6c:	016e3600 	.word	0x016e3600
 8010b70:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010b74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b78:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8010b7c:	430b      	orrs	r3, r1
 8010b7e:	f040 809c 	bne.w	8010cba <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8010b82:	4b9e      	ldr	r3, [pc, #632]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b86:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8010b8a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8010b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010b92:	d054      	beq.n	8010c3e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8010b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010b9a:	f200 808b 	bhi.w	8010cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ba0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010ba4:	f000 8083 	beq.w	8010cae <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8010ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010baa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8010bae:	f200 8081 	bhi.w	8010cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010bb8:	d02f      	beq.n	8010c1a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8010bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010bc0:	d878      	bhi.n	8010cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8010bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d004      	beq.n	8010bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8010bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010bce:	d012      	beq.n	8010bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8010bd0:	e070      	b.n	8010cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010bd2:	4b8a      	ldr	r3, [pc, #552]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010bda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010bde:	d107      	bne.n	8010bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010be4:	4618      	mov	r0, r3
 8010be6:	f000 fe07 	bl	80117f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010bee:	e338      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bf4:	e335      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010bf6:	4b81      	ldr	r3, [pc, #516]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010bfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010c02:	d107      	bne.n	8010c14 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010c04:	f107 0318 	add.w	r3, r7, #24
 8010c08:	4618      	mov	r0, r3
 8010c0a:	f000 fb4d 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010c0e:	69bb      	ldr	r3, [r7, #24]
 8010c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c12:	e326      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c14:	2300      	movs	r3, #0
 8010c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c18:	e323      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010c1a:	4b78      	ldr	r3, [pc, #480]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c26:	d107      	bne.n	8010c38 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010c28:	f107 030c 	add.w	r3, r7, #12
 8010c2c:	4618      	mov	r0, r3
 8010c2e:	f000 fc8f 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c36:	e314      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010c38:	2300      	movs	r3, #0
 8010c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010c3c:	e311      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010c3e:	4b6f      	ldr	r3, [pc, #444]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010c42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010c46:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010c48:	4b6c      	ldr	r3, [pc, #432]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	f003 0304 	and.w	r3, r3, #4
 8010c50:	2b04      	cmp	r3, #4
 8010c52:	d10c      	bne.n	8010c6e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8010c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d109      	bne.n	8010c6e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010c5a:	4b68      	ldr	r3, [pc, #416]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	08db      	lsrs	r3, r3, #3
 8010c60:	f003 0303 	and.w	r3, r3, #3
 8010c64:	4a66      	ldr	r2, [pc, #408]	@ (8010e00 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010c66:	fa22 f303 	lsr.w	r3, r2, r3
 8010c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c6c:	e01e      	b.n	8010cac <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010c6e:	4b63      	ldr	r3, [pc, #396]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010c7a:	d106      	bne.n	8010c8a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8010c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010c82:	d102      	bne.n	8010c8a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010c84:	4b5f      	ldr	r3, [pc, #380]	@ (8010e04 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010c88:	e010      	b.n	8010cac <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010c8a:	4b5c      	ldr	r3, [pc, #368]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010c92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010c96:	d106      	bne.n	8010ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8010c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010c9e:	d102      	bne.n	8010ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010ca0:	4b59      	ldr	r3, [pc, #356]	@ (8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ca4:	e002      	b.n	8010cac <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010caa:	e2da      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010cac:	e2d9      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010cae:	4b57      	ldr	r3, [pc, #348]	@ (8010e0c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cb2:	e2d6      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cb8:	e2d3      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8010cba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010cbe:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8010cc2:	430b      	orrs	r3, r1
 8010cc4:	f040 80a7 	bne.w	8010e16 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8010cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010ccc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8010cd0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010cd8:	d055      	beq.n	8010d86 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8010cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010ce0:	f200 8096 	bhi.w	8010e10 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ce6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010cea:	f000 8084 	beq.w	8010df6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8010cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cf0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010cf4:	f200 808c 	bhi.w	8010e10 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010cfe:	d030      	beq.n	8010d62 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8010d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010d06:	f200 8083 	bhi.w	8010e10 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8010d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d004      	beq.n	8010d1a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8010d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010d16:	d012      	beq.n	8010d3e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8010d18:	e07a      	b.n	8010e10 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010d1a:	4b38      	ldr	r3, [pc, #224]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010d22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010d26:	d107      	bne.n	8010d38 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f000 fd63 	bl	80117f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d36:	e294      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d38:	2300      	movs	r3, #0
 8010d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d3c:	e291      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010d46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010d4a:	d107      	bne.n	8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010d4c:	f107 0318 	add.w	r3, r7, #24
 8010d50:	4618      	mov	r0, r3
 8010d52:	f000 faa9 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010d56:	69bb      	ldr	r3, [r7, #24]
 8010d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d5a:	e282      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d60:	e27f      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010d62:	4b26      	ldr	r3, [pc, #152]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010d6e:	d107      	bne.n	8010d80 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d70:	f107 030c 	add.w	r3, r7, #12
 8010d74:	4618      	mov	r0, r3
 8010d76:	f000 fbeb 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d7e:	e270      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010d80:	2300      	movs	r3, #0
 8010d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d84:	e26d      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010d86:	4b1d      	ldr	r3, [pc, #116]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010d8e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010d90:	4b1a      	ldr	r3, [pc, #104]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	f003 0304 	and.w	r3, r3, #4
 8010d98:	2b04      	cmp	r3, #4
 8010d9a:	d10c      	bne.n	8010db6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8010d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d109      	bne.n	8010db6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010da2:	4b16      	ldr	r3, [pc, #88]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	08db      	lsrs	r3, r3, #3
 8010da8:	f003 0303 	and.w	r3, r3, #3
 8010dac:	4a14      	ldr	r2, [pc, #80]	@ (8010e00 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8010dae:	fa22 f303 	lsr.w	r3, r2, r3
 8010db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010db4:	e01e      	b.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010db6:	4b11      	ldr	r3, [pc, #68]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010dc2:	d106      	bne.n	8010dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8010dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010dca:	d102      	bne.n	8010dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8010e04 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8010dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dd0:	e010      	b.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8010dfc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010dda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010dde:	d106      	bne.n	8010dee <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8010de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010de2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010de6:	d102      	bne.n	8010dee <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010de8:	4b07      	ldr	r3, [pc, #28]	@ (8010e08 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dec:	e002      	b.n	8010df4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010dee:	2300      	movs	r3, #0
 8010df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8010df2:	e236      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010df4:	e235      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010df6:	4b05      	ldr	r3, [pc, #20]	@ (8010e0c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010dfa:	e232      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8010dfc:	58024400 	.word	0x58024400
 8010e00:	03d09000 	.word	0x03d09000
 8010e04:	003d0900 	.word	0x003d0900
 8010e08:	016e3600 	.word	0x016e3600
 8010e0c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8010e10:	2300      	movs	r3, #0
 8010e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e14:	e225      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010e16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010e1a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8010e1e:	430b      	orrs	r3, r1
 8010e20:	f040 8085 	bne.w	8010f2e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010e24:	4b9c      	ldr	r3, [pc, #624]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010e28:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8010e2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8010e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010e34:	d06b      	beq.n	8010f0e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8010e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010e3c:	d874      	bhi.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e40:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010e44:	d056      	beq.n	8010ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8010e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8010e4c:	d86c      	bhi.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010e54:	d03b      	beq.n	8010ece <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8010e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e58:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8010e5c:	d864      	bhi.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e64:	d021      	beq.n	8010eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8010e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010e6c:	d85c      	bhi.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8010e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d004      	beq.n	8010e7e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8010e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010e7a:	d004      	beq.n	8010e86 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8010e7c:	e054      	b.n	8010f28 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010e7e:	f7fe fb1d 	bl	800f4bc <HAL_RCC_GetPCLK1Freq>
 8010e82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010e84:	e1ed      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010e86:	4b84      	ldr	r3, [pc, #528]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010e8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e92:	d107      	bne.n	8010ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e94:	f107 0318 	add.w	r3, r7, #24
 8010e98:	4618      	mov	r0, r3
 8010e9a:	f000 fa05 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010e9e:	69fb      	ldr	r3, [r7, #28]
 8010ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ea2:	e1de      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ea8:	e1db      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010eaa:	4b7b      	ldr	r3, [pc, #492]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010eb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010eb6:	d107      	bne.n	8010ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010eb8:	f107 030c 	add.w	r3, r7, #12
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f000 fb47 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010ec2:	693b      	ldr	r3, [r7, #16]
 8010ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ec6:	e1cc      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010ec8:	2300      	movs	r3, #0
 8010eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ecc:	e1c9      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010ece:	4b72      	ldr	r3, [pc, #456]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	f003 0304 	and.w	r3, r3, #4
 8010ed6:	2b04      	cmp	r3, #4
 8010ed8:	d109      	bne.n	8010eee <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010eda:	4b6f      	ldr	r3, [pc, #444]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	08db      	lsrs	r3, r3, #3
 8010ee0:	f003 0303 	and.w	r3, r3, #3
 8010ee4:	4a6d      	ldr	r2, [pc, #436]	@ (801109c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8010eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010eec:	e1b9      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010eee:	2300      	movs	r3, #0
 8010ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ef2:	e1b6      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010ef4:	4b68      	ldr	r3, [pc, #416]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010efc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010f00:	d102      	bne.n	8010f08 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8010f02:	4b67      	ldr	r3, [pc, #412]	@ (80110a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f06:	e1ac      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f08:	2300      	movs	r3, #0
 8010f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f0c:	e1a9      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010f0e:	4b62      	ldr	r3, [pc, #392]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f1a:	d102      	bne.n	8010f22 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8010f1c:	4b61      	ldr	r3, [pc, #388]	@ (80110a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8010f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f20:	e19f      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f22:	2300      	movs	r3, #0
 8010f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f26:	e19c      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f2c:	e199      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010f2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f32:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8010f36:	430b      	orrs	r3, r1
 8010f38:	d173      	bne.n	8011022 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010f3a:	4b57      	ldr	r3, [pc, #348]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010f3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010f42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8010f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f4a:	d02f      	beq.n	8010fac <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8010f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010f52:	d863      	bhi.n	801101c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8010f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d004      	beq.n	8010f64 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8010f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f60:	d012      	beq.n	8010f88 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8010f62:	e05b      	b.n	801101c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010f64:	4b4c      	ldr	r3, [pc, #304]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010f6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010f70:	d107      	bne.n	8010f82 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f72:	f107 0318 	add.w	r3, r7, #24
 8010f76:	4618      	mov	r0, r3
 8010f78:	f000 f996 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010f7c:	69bb      	ldr	r3, [r7, #24]
 8010f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010f80:	e16f      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010f82:	2300      	movs	r3, #0
 8010f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f86:	e16c      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010f88:	4b43      	ldr	r3, [pc, #268]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f94:	d107      	bne.n	8010fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f96:	f107 030c 	add.w	r3, r7, #12
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	f000 fad8 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010fa0:	697b      	ldr	r3, [r7, #20]
 8010fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010fa4:	e15d      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010faa:	e15a      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010fac:	4b3a      	ldr	r3, [pc, #232]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010fb0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010fb4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010fb6:	4b38      	ldr	r3, [pc, #224]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	f003 0304 	and.w	r3, r3, #4
 8010fbe:	2b04      	cmp	r3, #4
 8010fc0:	d10c      	bne.n	8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8010fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d109      	bne.n	8010fdc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010fc8:	4b33      	ldr	r3, [pc, #204]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	08db      	lsrs	r3, r3, #3
 8010fce:	f003 0303 	and.w	r3, r3, #3
 8010fd2:	4a32      	ldr	r2, [pc, #200]	@ (801109c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8010fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8010fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010fda:	e01e      	b.n	801101a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010fdc:	4b2e      	ldr	r3, [pc, #184]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010fe4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010fe8:	d106      	bne.n	8010ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8010fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010ff0:	d102      	bne.n	8010ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80110a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8010ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ff6:	e010      	b.n	801101a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010ff8:	4b27      	ldr	r3, [pc, #156]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011000:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011004:	d106      	bne.n	8011014 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8011006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011008:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801100c:	d102      	bne.n	8011014 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801100e:	4b25      	ldr	r3, [pc, #148]	@ (80110a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8011010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011012:	e002      	b.n	801101a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8011014:	2300      	movs	r3, #0
 8011016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8011018:	e123      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 801101a:	e122      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 801101c:	2300      	movs	r3, #0
 801101e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011020:	e11f      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8011022:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011026:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 801102a:	430b      	orrs	r3, r1
 801102c:	d13c      	bne.n	80110a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 801102e:	4b1a      	ldr	r3, [pc, #104]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8011030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011032:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011036:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8011038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801103a:	2b00      	cmp	r3, #0
 801103c:	d004      	beq.n	8011048 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 801103e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011044:	d012      	beq.n	801106c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8011046:	e023      	b.n	8011090 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011048:	4b13      	ldr	r3, [pc, #76]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011050:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011054:	d107      	bne.n	8011066 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8011056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801105a:	4618      	mov	r0, r3
 801105c:	f000 fbcc 	bl	80117f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011064:	e0fd      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011066:	2300      	movs	r3, #0
 8011068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801106a:	e0fa      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801106c:	4b0a      	ldr	r3, [pc, #40]	@ (8011098 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011074:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011078:	d107      	bne.n	801108a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801107a:	f107 0318 	add.w	r3, r7, #24
 801107e:	4618      	mov	r0, r3
 8011080:	f000 f912 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8011084:	6a3b      	ldr	r3, [r7, #32]
 8011086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011088:	e0eb      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801108a:	2300      	movs	r3, #0
 801108c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801108e:	e0e8      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8011090:	2300      	movs	r3, #0
 8011092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011094:	e0e5      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8011096:	bf00      	nop
 8011098:	58024400 	.word	0x58024400
 801109c:	03d09000 	.word	0x03d09000
 80110a0:	003d0900 	.word	0x003d0900
 80110a4:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80110a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110ac:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80110b0:	430b      	orrs	r3, r1
 80110b2:	f040 8085 	bne.w	80111c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80110b6:	4b6d      	ldr	r3, [pc, #436]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80110b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80110ba:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80110be:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80110c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80110c6:	d06b      	beq.n	80111a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80110c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80110ce:	d874      	bhi.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80110d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80110d6:	d056      	beq.n	8011186 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80110d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80110de:	d86c      	bhi.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80110e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80110e6:	d03b      	beq.n	8011160 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80110e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80110ee:	d864      	bhi.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80110f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110f6:	d021      	beq.n	801113c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80110f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80110fe:	d85c      	bhi.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8011100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011102:	2b00      	cmp	r3, #0
 8011104:	d004      	beq.n	8011110 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8011106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011108:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801110c:	d004      	beq.n	8011118 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 801110e:	e054      	b.n	80111ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8011110:	f000 f8b4 	bl	801127c <HAL_RCCEx_GetD3PCLK1Freq>
 8011114:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011116:	e0a4      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011118:	4b54      	ldr	r3, [pc, #336]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011120:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011124:	d107      	bne.n	8011136 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011126:	f107 0318 	add.w	r3, r7, #24
 801112a:	4618      	mov	r0, r3
 801112c:	f000 f8bc 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8011130:	69fb      	ldr	r3, [r7, #28]
 8011132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011134:	e095      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011136:	2300      	movs	r3, #0
 8011138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801113a:	e092      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801113c:	4b4b      	ldr	r3, [pc, #300]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011144:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011148:	d107      	bne.n	801115a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801114a:	f107 030c 	add.w	r3, r7, #12
 801114e:	4618      	mov	r0, r3
 8011150:	f000 f9fe 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8011154:	693b      	ldr	r3, [r7, #16]
 8011156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011158:	e083      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801115a:	2300      	movs	r3, #0
 801115c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801115e:	e080      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8011160:	4b42      	ldr	r3, [pc, #264]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011162:	681b      	ldr	r3, [r3, #0]
 8011164:	f003 0304 	and.w	r3, r3, #4
 8011168:	2b04      	cmp	r3, #4
 801116a:	d109      	bne.n	8011180 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801116c:	4b3f      	ldr	r3, [pc, #252]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	08db      	lsrs	r3, r3, #3
 8011172:	f003 0303 	and.w	r3, r3, #3
 8011176:	4a3e      	ldr	r2, [pc, #248]	@ (8011270 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8011178:	fa22 f303 	lsr.w	r3, r2, r3
 801117c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801117e:	e070      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011180:	2300      	movs	r3, #0
 8011182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011184:	e06d      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8011186:	4b39      	ldr	r3, [pc, #228]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801118e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011192:	d102      	bne.n	801119a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8011194:	4b37      	ldr	r3, [pc, #220]	@ (8011274 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8011196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011198:	e063      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801119a:	2300      	movs	r3, #0
 801119c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801119e:	e060      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80111a0:	4b32      	ldr	r3, [pc, #200]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80111a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80111ac:	d102      	bne.n	80111b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80111ae:	4b32      	ldr	r3, [pc, #200]	@ (8011278 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80111b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80111b2:	e056      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80111b4:	2300      	movs	r3, #0
 80111b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111b8:	e053      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80111ba:	2300      	movs	r3, #0
 80111bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80111be:	e050      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80111c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80111c4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80111c8:	430b      	orrs	r3, r1
 80111ca:	d148      	bne.n	801125e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80111cc:	4b27      	ldr	r3, [pc, #156]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80111ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80111d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80111d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80111d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111dc:	d02a      	beq.n	8011234 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80111de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80111e4:	d838      	bhi.n	8011258 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80111e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d004      	beq.n	80111f6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80111ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80111f2:	d00d      	beq.n	8011210 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80111f4:	e030      	b.n	8011258 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80111f6:	4b1d      	ldr	r3, [pc, #116]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80111fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011202:	d102      	bne.n	801120a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8011204:	4b1c      	ldr	r3, [pc, #112]	@ (8011278 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8011206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011208:	e02b      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801120a:	2300      	movs	r3, #0
 801120c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801120e:	e028      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8011210:	4b16      	ldr	r3, [pc, #88]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011218:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801121c:	d107      	bne.n	801122e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801121e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011222:	4618      	mov	r0, r3
 8011224:	f000 fae8 	bl	80117f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8011228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801122a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801122c:	e019      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 801122e:	2300      	movs	r3, #0
 8011230:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011232:	e016      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8011234:	4b0d      	ldr	r3, [pc, #52]	@ (801126c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801123c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011240:	d107      	bne.n	8011252 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011242:	f107 0318 	add.w	r3, r7, #24
 8011246:	4618      	mov	r0, r3
 8011248:	f000 f82e 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801124c:	69fb      	ldr	r3, [r7, #28]
 801124e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8011250:	e007      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8011252:	2300      	movs	r3, #0
 8011254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011256:	e004      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8011258:	2300      	movs	r3, #0
 801125a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801125c:	e001      	b.n	8011262 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 801125e:	2300      	movs	r3, #0
 8011260:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8011262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011264:	4618      	mov	r0, r3
 8011266:	3740      	adds	r7, #64	@ 0x40
 8011268:	46bd      	mov	sp, r7
 801126a:	bd80      	pop	{r7, pc}
 801126c:	58024400 	.word	0x58024400
 8011270:	03d09000 	.word	0x03d09000
 8011274:	003d0900 	.word	0x003d0900
 8011278:	016e3600 	.word	0x016e3600

0801127c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 801127c:	b580      	push	{r7, lr}
 801127e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8011280:	f7fe f8ec 	bl	800f45c <HAL_RCC_GetHCLKFreq>
 8011284:	4602      	mov	r2, r0
 8011286:	4b06      	ldr	r3, [pc, #24]	@ (80112a0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8011288:	6a1b      	ldr	r3, [r3, #32]
 801128a:	091b      	lsrs	r3, r3, #4
 801128c:	f003 0307 	and.w	r3, r3, #7
 8011290:	4904      	ldr	r1, [pc, #16]	@ (80112a4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8011292:	5ccb      	ldrb	r3, [r1, r3]
 8011294:	f003 031f 	and.w	r3, r3, #31
 8011298:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 801129c:	4618      	mov	r0, r3
 801129e:	bd80      	pop	{r7, pc}
 80112a0:	58024400 	.word	0x58024400
 80112a4:	0801f480 	.word	0x0801f480

080112a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80112a8:	b480      	push	{r7}
 80112aa:	b089      	sub	sp, #36	@ 0x24
 80112ac:	af00      	add	r7, sp, #0
 80112ae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80112b0:	4ba1      	ldr	r3, [pc, #644]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112b4:	f003 0303 	and.w	r3, r3, #3
 80112b8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80112ba:	4b9f      	ldr	r3, [pc, #636]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112be:	0b1b      	lsrs	r3, r3, #12
 80112c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80112c4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80112c6:	4b9c      	ldr	r3, [pc, #624]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112ca:	091b      	lsrs	r3, r3, #4
 80112cc:	f003 0301 	and.w	r3, r3, #1
 80112d0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80112d2:	4b99      	ldr	r3, [pc, #612]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80112d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112d6:	08db      	lsrs	r3, r3, #3
 80112d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80112dc:	693a      	ldr	r2, [r7, #16]
 80112de:	fb02 f303 	mul.w	r3, r2, r3
 80112e2:	ee07 3a90 	vmov	s15, r3
 80112e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80112ee:	697b      	ldr	r3, [r7, #20]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	f000 8111 	beq.w	8011518 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80112f6:	69bb      	ldr	r3, [r7, #24]
 80112f8:	2b02      	cmp	r3, #2
 80112fa:	f000 8083 	beq.w	8011404 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80112fe:	69bb      	ldr	r3, [r7, #24]
 8011300:	2b02      	cmp	r3, #2
 8011302:	f200 80a1 	bhi.w	8011448 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8011306:	69bb      	ldr	r3, [r7, #24]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d003      	beq.n	8011314 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 801130c:	69bb      	ldr	r3, [r7, #24]
 801130e:	2b01      	cmp	r3, #1
 8011310:	d056      	beq.n	80113c0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8011312:	e099      	b.n	8011448 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011314:	4b88      	ldr	r3, [pc, #544]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	f003 0320 	and.w	r3, r3, #32
 801131c:	2b00      	cmp	r3, #0
 801131e:	d02d      	beq.n	801137c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011320:	4b85      	ldr	r3, [pc, #532]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	08db      	lsrs	r3, r3, #3
 8011326:	f003 0303 	and.w	r3, r3, #3
 801132a:	4a84      	ldr	r2, [pc, #528]	@ (801153c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 801132c:	fa22 f303 	lsr.w	r3, r2, r3
 8011330:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011332:	68bb      	ldr	r3, [r7, #8]
 8011334:	ee07 3a90 	vmov	s15, r3
 8011338:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	ee07 3a90 	vmov	s15, r3
 8011342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801134a:	4b7b      	ldr	r3, [pc, #492]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801134c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801134e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011352:	ee07 3a90 	vmov	s15, r3
 8011356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801135a:	ed97 6a03 	vldr	s12, [r7, #12]
 801135e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8011540 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801136a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801136e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011376:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801137a:	e087      	b.n	801148c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801137c:	697b      	ldr	r3, [r7, #20]
 801137e:	ee07 3a90 	vmov	s15, r3
 8011382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011386:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8011544 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 801138a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801138e:	4b6a      	ldr	r3, [pc, #424]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011396:	ee07 3a90 	vmov	s15, r3
 801139a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801139e:	ed97 6a03 	vldr	s12, [r7, #12]
 80113a2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8011540 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80113a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80113ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80113b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80113be:	e065      	b.n	801148c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80113c0:	697b      	ldr	r3, [r7, #20]
 80113c2:	ee07 3a90 	vmov	s15, r3
 80113c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113ca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8011548 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80113ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80113d2:	4b59      	ldr	r3, [pc, #356]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80113d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113da:	ee07 3a90 	vmov	s15, r3
 80113de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80113e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80113e6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8011540 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80113ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80113ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80113f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80113f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80113fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80113fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011402:	e043      	b.n	801148c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011404:	697b      	ldr	r3, [r7, #20]
 8011406:	ee07 3a90 	vmov	s15, r3
 801140a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801140e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801154c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8011412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011416:	4b48      	ldr	r3, [pc, #288]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801141a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801141e:	ee07 3a90 	vmov	s15, r3
 8011422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011426:	ed97 6a03 	vldr	s12, [r7, #12]
 801142a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8011540 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801142e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801143a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801143e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011442:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011446:	e021      	b.n	801148c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011448:	697b      	ldr	r3, [r7, #20]
 801144a:	ee07 3a90 	vmov	s15, r3
 801144e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011452:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8011548 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8011456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801145a:	4b37      	ldr	r3, [pc, #220]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801145c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801145e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011462:	ee07 3a90 	vmov	s15, r3
 8011466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801146a:	ed97 6a03 	vldr	s12, [r7, #12]
 801146e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011540 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801147a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801147e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011486:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801148a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 801148c:	4b2a      	ldr	r3, [pc, #168]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801148e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011490:	0a5b      	lsrs	r3, r3, #9
 8011492:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011496:	ee07 3a90 	vmov	s15, r3
 801149a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801149e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80114a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80114a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80114aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80114ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80114b2:	ee17 2a90 	vmov	r2, s15
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80114ba:	4b1f      	ldr	r3, [pc, #124]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114be:	0c1b      	lsrs	r3, r3, #16
 80114c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80114c4:	ee07 3a90 	vmov	s15, r3
 80114c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80114d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80114d4:	edd7 6a07 	vldr	s13, [r7, #28]
 80114d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80114dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80114e0:	ee17 2a90 	vmov	r2, s15
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80114e8:	4b13      	ldr	r3, [pc, #76]	@ (8011538 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80114ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114ec:	0e1b      	lsrs	r3, r3, #24
 80114ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80114f2:	ee07 3a90 	vmov	s15, r3
 80114f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80114fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011502:	edd7 6a07 	vldr	s13, [r7, #28]
 8011506:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801150a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801150e:	ee17 2a90 	vmov	r2, s15
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8011516:	e008      	b.n	801152a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	2200      	movs	r2, #0
 801151c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	2200      	movs	r2, #0
 8011522:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2200      	movs	r2, #0
 8011528:	609a      	str	r2, [r3, #8]
}
 801152a:	bf00      	nop
 801152c:	3724      	adds	r7, #36	@ 0x24
 801152e:	46bd      	mov	sp, r7
 8011530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011534:	4770      	bx	lr
 8011536:	bf00      	nop
 8011538:	58024400 	.word	0x58024400
 801153c:	03d09000 	.word	0x03d09000
 8011540:	46000000 	.word	0x46000000
 8011544:	4c742400 	.word	0x4c742400
 8011548:	4a742400 	.word	0x4a742400
 801154c:	4bb71b00 	.word	0x4bb71b00

08011550 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8011550:	b480      	push	{r7}
 8011552:	b089      	sub	sp, #36	@ 0x24
 8011554:	af00      	add	r7, sp, #0
 8011556:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011558:	4ba1      	ldr	r3, [pc, #644]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801155a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801155c:	f003 0303 	and.w	r3, r3, #3
 8011560:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8011562:	4b9f      	ldr	r3, [pc, #636]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011566:	0d1b      	lsrs	r3, r3, #20
 8011568:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801156c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801156e:	4b9c      	ldr	r3, [pc, #624]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011572:	0a1b      	lsrs	r3, r3, #8
 8011574:	f003 0301 	and.w	r3, r3, #1
 8011578:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 801157a:	4b99      	ldr	r3, [pc, #612]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801157c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801157e:	08db      	lsrs	r3, r3, #3
 8011580:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011584:	693a      	ldr	r2, [r7, #16]
 8011586:	fb02 f303 	mul.w	r3, r2, r3
 801158a:	ee07 3a90 	vmov	s15, r3
 801158e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011592:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8011596:	697b      	ldr	r3, [r7, #20]
 8011598:	2b00      	cmp	r3, #0
 801159a:	f000 8111 	beq.w	80117c0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801159e:	69bb      	ldr	r3, [r7, #24]
 80115a0:	2b02      	cmp	r3, #2
 80115a2:	f000 8083 	beq.w	80116ac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80115a6:	69bb      	ldr	r3, [r7, #24]
 80115a8:	2b02      	cmp	r3, #2
 80115aa:	f200 80a1 	bhi.w	80116f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80115ae:	69bb      	ldr	r3, [r7, #24]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d003      	beq.n	80115bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80115b4:	69bb      	ldr	r3, [r7, #24]
 80115b6:	2b01      	cmp	r3, #1
 80115b8:	d056      	beq.n	8011668 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80115ba:	e099      	b.n	80116f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80115bc:	4b88      	ldr	r3, [pc, #544]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	f003 0320 	and.w	r3, r3, #32
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d02d      	beq.n	8011624 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80115c8:	4b85      	ldr	r3, [pc, #532]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	08db      	lsrs	r3, r3, #3
 80115ce:	f003 0303 	and.w	r3, r3, #3
 80115d2:	4a84      	ldr	r2, [pc, #528]	@ (80117e4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80115d4:	fa22 f303 	lsr.w	r3, r2, r3
 80115d8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	ee07 3a90 	vmov	s15, r3
 80115e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115e4:	697b      	ldr	r3, [r7, #20]
 80115e6:	ee07 3a90 	vmov	s15, r3
 80115ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115f2:	4b7b      	ldr	r3, [pc, #492]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80115f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115fa:	ee07 3a90 	vmov	s15, r3
 80115fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011602:	ed97 6a03 	vldr	s12, [r7, #12]
 8011606:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80117e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801160a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801160e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801161a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801161e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8011622:	e087      	b.n	8011734 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011624:	697b      	ldr	r3, [r7, #20]
 8011626:	ee07 3a90 	vmov	s15, r3
 801162a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801162e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80117ec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8011632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011636:	4b6a      	ldr	r3, [pc, #424]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801163a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801163e:	ee07 3a90 	vmov	s15, r3
 8011642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011646:	ed97 6a03 	vldr	s12, [r7, #12]
 801164a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80117e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801164e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801165a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801165e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011662:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011666:	e065      	b.n	8011734 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011668:	697b      	ldr	r3, [r7, #20]
 801166a:	ee07 3a90 	vmov	s15, r3
 801166e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011672:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80117f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801167a:	4b59      	ldr	r3, [pc, #356]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801167c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801167e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011682:	ee07 3a90 	vmov	s15, r3
 8011686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801168a:	ed97 6a03 	vldr	s12, [r7, #12]
 801168e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80117e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801169a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801169e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80116aa:	e043      	b.n	8011734 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80116ac:	697b      	ldr	r3, [r7, #20]
 80116ae:	ee07 3a90 	vmov	s15, r3
 80116b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80117f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80116ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80116be:	4b48      	ldr	r3, [pc, #288]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80116c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80116c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80116c6:	ee07 3a90 	vmov	s15, r3
 80116ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80116ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80116d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80117e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80116d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80116da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80116de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80116e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80116e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80116ee:	e021      	b.n	8011734 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80116f0:	697b      	ldr	r3, [r7, #20]
 80116f2:	ee07 3a90 	vmov	s15, r3
 80116f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80116fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80117f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80116fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011702:	4b37      	ldr	r3, [pc, #220]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801170a:	ee07 3a90 	vmov	s15, r3
 801170e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011712:	ed97 6a03 	vldr	s12, [r7, #12]
 8011716:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80117e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801171a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801171e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801172a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801172e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011732:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8011734:	4b2a      	ldr	r3, [pc, #168]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011738:	0a5b      	lsrs	r3, r3, #9
 801173a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801173e:	ee07 3a90 	vmov	s15, r3
 8011742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011746:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801174a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801174e:	edd7 6a07 	vldr	s13, [r7, #28]
 8011752:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011756:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801175a:	ee17 2a90 	vmov	r2, s15
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8011762:	4b1f      	ldr	r3, [pc, #124]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011766:	0c1b      	lsrs	r3, r3, #16
 8011768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801176c:	ee07 3a90 	vmov	s15, r3
 8011770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011774:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011778:	ee37 7a87 	vadd.f32	s14, s15, s14
 801177c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011780:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011784:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011788:	ee17 2a90 	vmov	r2, s15
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8011790:	4b13      	ldr	r3, [pc, #76]	@ (80117e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011794:	0e1b      	lsrs	r3, r3, #24
 8011796:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801179a:	ee07 3a90 	vmov	s15, r3
 801179e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80117a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80117aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80117ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80117b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80117b6:	ee17 2a90 	vmov	r2, s15
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80117be:	e008      	b.n	80117d2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	2200      	movs	r2, #0
 80117c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	2200      	movs	r2, #0
 80117ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	2200      	movs	r2, #0
 80117d0:	609a      	str	r2, [r3, #8]
}
 80117d2:	bf00      	nop
 80117d4:	3724      	adds	r7, #36	@ 0x24
 80117d6:	46bd      	mov	sp, r7
 80117d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117dc:	4770      	bx	lr
 80117de:	bf00      	nop
 80117e0:	58024400 	.word	0x58024400
 80117e4:	03d09000 	.word	0x03d09000
 80117e8:	46000000 	.word	0x46000000
 80117ec:	4c742400 	.word	0x4c742400
 80117f0:	4a742400 	.word	0x4a742400
 80117f4:	4bb71b00 	.word	0x4bb71b00

080117f8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80117f8:	b480      	push	{r7}
 80117fa:	b089      	sub	sp, #36	@ 0x24
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011800:	4ba0      	ldr	r3, [pc, #640]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011804:	f003 0303 	and.w	r3, r3, #3
 8011808:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 801180a:	4b9e      	ldr	r3, [pc, #632]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801180e:	091b      	lsrs	r3, r3, #4
 8011810:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011814:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8011816:	4b9b      	ldr	r3, [pc, #620]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801181a:	f003 0301 	and.w	r3, r3, #1
 801181e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8011820:	4b98      	ldr	r3, [pc, #608]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011824:	08db      	lsrs	r3, r3, #3
 8011826:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801182a:	693a      	ldr	r2, [r7, #16]
 801182c:	fb02 f303 	mul.w	r3, r2, r3
 8011830:	ee07 3a90 	vmov	s15, r3
 8011834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011838:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 801183c:	697b      	ldr	r3, [r7, #20]
 801183e:	2b00      	cmp	r3, #0
 8011840:	f000 8111 	beq.w	8011a66 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8011844:	69bb      	ldr	r3, [r7, #24]
 8011846:	2b02      	cmp	r3, #2
 8011848:	f000 8083 	beq.w	8011952 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 801184c:	69bb      	ldr	r3, [r7, #24]
 801184e:	2b02      	cmp	r3, #2
 8011850:	f200 80a1 	bhi.w	8011996 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8011854:	69bb      	ldr	r3, [r7, #24]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d003      	beq.n	8011862 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 801185a:	69bb      	ldr	r3, [r7, #24]
 801185c:	2b01      	cmp	r3, #1
 801185e:	d056      	beq.n	801190e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8011860:	e099      	b.n	8011996 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011862:	4b88      	ldr	r3, [pc, #544]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	f003 0320 	and.w	r3, r3, #32
 801186a:	2b00      	cmp	r3, #0
 801186c:	d02d      	beq.n	80118ca <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801186e:	4b85      	ldr	r3, [pc, #532]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	08db      	lsrs	r3, r3, #3
 8011874:	f003 0303 	and.w	r3, r3, #3
 8011878:	4a83      	ldr	r2, [pc, #524]	@ (8011a88 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 801187a:	fa22 f303 	lsr.w	r3, r2, r3
 801187e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011880:	68bb      	ldr	r3, [r7, #8]
 8011882:	ee07 3a90 	vmov	s15, r3
 8011886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801188a:	697b      	ldr	r3, [r7, #20]
 801188c:	ee07 3a90 	vmov	s15, r3
 8011890:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011894:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011898:	4b7a      	ldr	r3, [pc, #488]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801189a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801189c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118a0:	ee07 3a90 	vmov	s15, r3
 80118a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80118ac:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8011a8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80118b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80118bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118c4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80118c8:	e087      	b.n	80119da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80118ca:	697b      	ldr	r3, [r7, #20]
 80118cc:	ee07 3a90 	vmov	s15, r3
 80118d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118d4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8011a90 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80118d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118dc:	4b69      	ldr	r3, [pc, #420]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80118de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118e4:	ee07 3a90 	vmov	s15, r3
 80118e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80118f0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8011a8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80118f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011900:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011904:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011908:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801190c:	e065      	b.n	80119da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801190e:	697b      	ldr	r3, [r7, #20]
 8011910:	ee07 3a90 	vmov	s15, r3
 8011914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011918:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8011a94 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 801191c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011920:	4b58      	ldr	r3, [pc, #352]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011928:	ee07 3a90 	vmov	s15, r3
 801192c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011930:	ed97 6a03 	vldr	s12, [r7, #12]
 8011934:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8011a8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011938:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801193c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011940:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011944:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011948:	ee67 7a27 	vmul.f32	s15, s14, s15
 801194c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011950:	e043      	b.n	80119da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011952:	697b      	ldr	r3, [r7, #20]
 8011954:	ee07 3a90 	vmov	s15, r3
 8011958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801195c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8011a98 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011960:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011964:	4b47      	ldr	r3, [pc, #284]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801196c:	ee07 3a90 	vmov	s15, r3
 8011970:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011974:	ed97 6a03 	vldr	s12, [r7, #12]
 8011978:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011a8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801197c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011980:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011984:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011988:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801198c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011990:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011994:	e021      	b.n	80119da <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011996:	697b      	ldr	r3, [r7, #20]
 8011998:	ee07 3a90 	vmov	s15, r3
 801199c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119a0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8011a90 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80119a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80119a8:	4b36      	ldr	r3, [pc, #216]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80119b0:	ee07 3a90 	vmov	s15, r3
 80119b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80119b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80119bc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8011a8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80119c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80119c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80119c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80119cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80119d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80119d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80119d8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80119da:	4b2a      	ldr	r3, [pc, #168]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80119dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119de:	0a5b      	lsrs	r3, r3, #9
 80119e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80119e4:	ee07 3a90 	vmov	s15, r3
 80119e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80119f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80119f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80119f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80119fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011a00:	ee17 2a90 	vmov	r2, s15
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011a08:	4b1e      	ldr	r3, [pc, #120]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a0c:	0c1b      	lsrs	r3, r3, #16
 8011a0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a12:	ee07 3a90 	vmov	s15, r3
 8011a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011a22:	edd7 6a07 	vldr	s13, [r7, #28]
 8011a26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011a2e:	ee17 2a90 	vmov	r2, s15
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8011a36:	4b13      	ldr	r3, [pc, #76]	@ (8011a84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011a3a:	0e1b      	lsrs	r3, r3, #24
 8011a3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a40:	ee07 3a90 	vmov	s15, r3
 8011a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011a48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011a4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011a50:	edd7 6a07 	vldr	s13, [r7, #28]
 8011a54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011a5c:	ee17 2a90 	vmov	r2, s15
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8011a64:	e008      	b.n	8011a78 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	2200      	movs	r2, #0
 8011a6a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	2200      	movs	r2, #0
 8011a70:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2200      	movs	r2, #0
 8011a76:	609a      	str	r2, [r3, #8]
}
 8011a78:	bf00      	nop
 8011a7a:	3724      	adds	r7, #36	@ 0x24
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a82:	4770      	bx	lr
 8011a84:	58024400 	.word	0x58024400
 8011a88:	03d09000 	.word	0x03d09000
 8011a8c:	46000000 	.word	0x46000000
 8011a90:	4c742400 	.word	0x4c742400
 8011a94:	4a742400 	.word	0x4a742400
 8011a98:	4bb71b00 	.word	0x4bb71b00

08011a9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b084      	sub	sp, #16
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
 8011aa4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011aaa:	4b53      	ldr	r3, [pc, #332]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011aae:	f003 0303 	and.w	r3, r3, #3
 8011ab2:	2b03      	cmp	r3, #3
 8011ab4:	d101      	bne.n	8011aba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011ab6:	2301      	movs	r3, #1
 8011ab8:	e099      	b.n	8011bee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8011aba:	4b4f      	ldr	r3, [pc, #316]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	4a4e      	ldr	r2, [pc, #312]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011ac0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011ac4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011ac6:	f7f4 f83f 	bl	8005b48 <HAL_GetTick>
 8011aca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011acc:	e008      	b.n	8011ae0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011ace:	f7f4 f83b 	bl	8005b48 <HAL_GetTick>
 8011ad2:	4602      	mov	r2, r0
 8011ad4:	68bb      	ldr	r3, [r7, #8]
 8011ad6:	1ad3      	subs	r3, r2, r3
 8011ad8:	2b02      	cmp	r3, #2
 8011ada:	d901      	bls.n	8011ae0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011adc:	2303      	movs	r3, #3
 8011ade:	e086      	b.n	8011bee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011ae0:	4b45      	ldr	r3, [pc, #276]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d1f0      	bne.n	8011ace <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011aec:	4b42      	ldr	r3, [pc, #264]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011af0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	031b      	lsls	r3, r3, #12
 8011afa:	493f      	ldr	r1, [pc, #252]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011afc:	4313      	orrs	r3, r2
 8011afe:	628b      	str	r3, [r1, #40]	@ 0x28
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	685b      	ldr	r3, [r3, #4]
 8011b04:	3b01      	subs	r3, #1
 8011b06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	689b      	ldr	r3, [r3, #8]
 8011b0e:	3b01      	subs	r3, #1
 8011b10:	025b      	lsls	r3, r3, #9
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	431a      	orrs	r2, r3
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	68db      	ldr	r3, [r3, #12]
 8011b1a:	3b01      	subs	r3, #1
 8011b1c:	041b      	lsls	r3, r3, #16
 8011b1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011b22:	431a      	orrs	r2, r3
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	691b      	ldr	r3, [r3, #16]
 8011b28:	3b01      	subs	r3, #1
 8011b2a:	061b      	lsls	r3, r3, #24
 8011b2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011b30:	4931      	ldr	r1, [pc, #196]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b32:	4313      	orrs	r3, r2
 8011b34:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011b36:	4b30      	ldr	r3, [pc, #192]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	695b      	ldr	r3, [r3, #20]
 8011b42:	492d      	ldr	r1, [pc, #180]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b44:	4313      	orrs	r3, r2
 8011b46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011b48:	4b2b      	ldr	r3, [pc, #172]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b4c:	f023 0220 	bic.w	r2, r3, #32
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	699b      	ldr	r3, [r3, #24]
 8011b54:	4928      	ldr	r1, [pc, #160]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b56:	4313      	orrs	r3, r2
 8011b58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011b5a:	4b27      	ldr	r3, [pc, #156]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b5e:	4a26      	ldr	r2, [pc, #152]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b60:	f023 0310 	bic.w	r3, r3, #16
 8011b64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8011b66:	4b24      	ldr	r3, [pc, #144]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011b6a:	4b24      	ldr	r3, [pc, #144]	@ (8011bfc <RCCEx_PLL2_Config+0x160>)
 8011b6c:	4013      	ands	r3, r2
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	69d2      	ldr	r2, [r2, #28]
 8011b72:	00d2      	lsls	r2, r2, #3
 8011b74:	4920      	ldr	r1, [pc, #128]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b76:	4313      	orrs	r3, r2
 8011b78:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8011b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b80:	f043 0310 	orr.w	r3, r3, #16
 8011b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011b86:	683b      	ldr	r3, [r7, #0]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d106      	bne.n	8011b9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8011b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b90:	4a19      	ldr	r2, [pc, #100]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011b92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011b96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011b98:	e00f      	b.n	8011bba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011b9a:	683b      	ldr	r3, [r7, #0]
 8011b9c:	2b01      	cmp	r3, #1
 8011b9e:	d106      	bne.n	8011bae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8011ba0:	4b15      	ldr	r3, [pc, #84]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ba4:	4a14      	ldr	r2, [pc, #80]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011ba6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011baa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011bac:	e005      	b.n	8011bba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8011bae:	4b12      	ldr	r3, [pc, #72]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bb2:	4a11      	ldr	r2, [pc, #68]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011bb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011bb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8011bba:	4b0f      	ldr	r3, [pc, #60]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	4a0e      	ldr	r2, [pc, #56]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011bc0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011bc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011bc6:	f7f3 ffbf 	bl	8005b48 <HAL_GetTick>
 8011bca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011bcc:	e008      	b.n	8011be0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8011bce:	f7f3 ffbb 	bl	8005b48 <HAL_GetTick>
 8011bd2:	4602      	mov	r2, r0
 8011bd4:	68bb      	ldr	r3, [r7, #8]
 8011bd6:	1ad3      	subs	r3, r2, r3
 8011bd8:	2b02      	cmp	r3, #2
 8011bda:	d901      	bls.n	8011be0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011bdc:	2303      	movs	r3, #3
 8011bde:	e006      	b.n	8011bee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011be0:	4b05      	ldr	r3, [pc, #20]	@ (8011bf8 <RCCEx_PLL2_Config+0x15c>)
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d0f0      	beq.n	8011bce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3710      	adds	r7, #16
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}
 8011bf6:	bf00      	nop
 8011bf8:	58024400 	.word	0x58024400
 8011bfc:	ffff0007 	.word	0xffff0007

08011c00 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b084      	sub	sp, #16
 8011c04:	af00      	add	r7, sp, #0
 8011c06:	6078      	str	r0, [r7, #4]
 8011c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011c0e:	4b53      	ldr	r3, [pc, #332]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c12:	f003 0303 	and.w	r3, r3, #3
 8011c16:	2b03      	cmp	r3, #3
 8011c18:	d101      	bne.n	8011c1e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011c1a:	2301      	movs	r3, #1
 8011c1c:	e099      	b.n	8011d52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011c1e:	4b4f      	ldr	r3, [pc, #316]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	4a4e      	ldr	r2, [pc, #312]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011c28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011c2a:	f7f3 ff8d 	bl	8005b48 <HAL_GetTick>
 8011c2e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011c30:	e008      	b.n	8011c44 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011c32:	f7f3 ff89 	bl	8005b48 <HAL_GetTick>
 8011c36:	4602      	mov	r2, r0
 8011c38:	68bb      	ldr	r3, [r7, #8]
 8011c3a:	1ad3      	subs	r3, r2, r3
 8011c3c:	2b02      	cmp	r3, #2
 8011c3e:	d901      	bls.n	8011c44 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011c40:	2303      	movs	r3, #3
 8011c42:	e086      	b.n	8011d52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011c44:	4b45      	ldr	r3, [pc, #276]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d1f0      	bne.n	8011c32 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011c50:	4b42      	ldr	r3, [pc, #264]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c54:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	051b      	lsls	r3, r3, #20
 8011c5e:	493f      	ldr	r1, [pc, #252]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c60:	4313      	orrs	r3, r2
 8011c62:	628b      	str	r3, [r1, #40]	@ 0x28
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	685b      	ldr	r3, [r3, #4]
 8011c68:	3b01      	subs	r3, #1
 8011c6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	689b      	ldr	r3, [r3, #8]
 8011c72:	3b01      	subs	r3, #1
 8011c74:	025b      	lsls	r3, r3, #9
 8011c76:	b29b      	uxth	r3, r3
 8011c78:	431a      	orrs	r2, r3
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	68db      	ldr	r3, [r3, #12]
 8011c7e:	3b01      	subs	r3, #1
 8011c80:	041b      	lsls	r3, r3, #16
 8011c82:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011c86:	431a      	orrs	r2, r3
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	691b      	ldr	r3, [r3, #16]
 8011c8c:	3b01      	subs	r3, #1
 8011c8e:	061b      	lsls	r3, r3, #24
 8011c90:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011c94:	4931      	ldr	r1, [pc, #196]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c96:	4313      	orrs	r3, r2
 8011c98:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8011c9a:	4b30      	ldr	r3, [pc, #192]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c9e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	695b      	ldr	r3, [r3, #20]
 8011ca6:	492d      	ldr	r1, [pc, #180]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011ca8:	4313      	orrs	r3, r2
 8011caa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8011cac:	4b2b      	ldr	r3, [pc, #172]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cb0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	699b      	ldr	r3, [r3, #24]
 8011cb8:	4928      	ldr	r1, [pc, #160]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cba:	4313      	orrs	r3, r2
 8011cbc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8011cbe:	4b27      	ldr	r3, [pc, #156]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cc2:	4a26      	ldr	r2, [pc, #152]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011cc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8011cca:	4b24      	ldr	r3, [pc, #144]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011cce:	4b24      	ldr	r3, [pc, #144]	@ (8011d60 <RCCEx_PLL3_Config+0x160>)
 8011cd0:	4013      	ands	r3, r2
 8011cd2:	687a      	ldr	r2, [r7, #4]
 8011cd4:	69d2      	ldr	r2, [r2, #28]
 8011cd6:	00d2      	lsls	r2, r2, #3
 8011cd8:	4920      	ldr	r1, [pc, #128]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cda:	4313      	orrs	r3, r2
 8011cdc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011cde:	4b1f      	ldr	r3, [pc, #124]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ce2:	4a1e      	ldr	r2, [pc, #120]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011cea:	683b      	ldr	r3, [r7, #0]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d106      	bne.n	8011cfe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cf4:	4a19      	ldr	r2, [pc, #100]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011cf6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8011cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011cfc:	e00f      	b.n	8011d1e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011cfe:	683b      	ldr	r3, [r7, #0]
 8011d00:	2b01      	cmp	r3, #1
 8011d02:	d106      	bne.n	8011d12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011d04:	4b15      	ldr	r3, [pc, #84]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d08:	4a14      	ldr	r2, [pc, #80]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d0a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011d10:	e005      	b.n	8011d1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011d12:	4b12      	ldr	r3, [pc, #72]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d16:	4a11      	ldr	r2, [pc, #68]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	4a0e      	ldr	r2, [pc, #56]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011d28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011d2a:	f7f3 ff0d 	bl	8005b48 <HAL_GetTick>
 8011d2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011d30:	e008      	b.n	8011d44 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011d32:	f7f3 ff09 	bl	8005b48 <HAL_GetTick>
 8011d36:	4602      	mov	r2, r0
 8011d38:	68bb      	ldr	r3, [r7, #8]
 8011d3a:	1ad3      	subs	r3, r2, r3
 8011d3c:	2b02      	cmp	r3, #2
 8011d3e:	d901      	bls.n	8011d44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011d40:	2303      	movs	r3, #3
 8011d42:	e006      	b.n	8011d52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011d44:	4b05      	ldr	r3, [pc, #20]	@ (8011d5c <RCCEx_PLL3_Config+0x15c>)
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d0f0      	beq.n	8011d32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d52:	4618      	mov	r0, r3
 8011d54:	3710      	adds	r7, #16
 8011d56:	46bd      	mov	sp, r7
 8011d58:	bd80      	pop	{r7, pc}
 8011d5a:	bf00      	nop
 8011d5c:	58024400 	.word	0x58024400
 8011d60:	ffff0007 	.word	0xffff0007

08011d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011d64:	b580      	push	{r7, lr}
 8011d66:	b082      	sub	sp, #8
 8011d68:	af00      	add	r7, sp, #0
 8011d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d101      	bne.n	8011d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011d72:	2301      	movs	r3, #1
 8011d74:	e049      	b.n	8011e0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011d7c:	b2db      	uxtb	r3, r3
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d106      	bne.n	8011d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	2200      	movs	r2, #0
 8011d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011d8a:	6878      	ldr	r0, [r7, #4]
 8011d8c:	f7f3 fc36 	bl	80055fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	2202      	movs	r2, #2
 8011d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	681a      	ldr	r2, [r3, #0]
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	3304      	adds	r3, #4
 8011da0:	4619      	mov	r1, r3
 8011da2:	4610      	mov	r0, r2
 8011da4:	f000 fd76 	bl	8012894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	2201      	movs	r2, #1
 8011dac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	2201      	movs	r2, #1
 8011db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	2201      	movs	r2, #1
 8011dbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	2201      	movs	r2, #1
 8011dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	2201      	movs	r2, #1
 8011dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	2201      	movs	r2, #1
 8011dd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	2201      	movs	r2, #1
 8011ddc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	2201      	movs	r2, #1
 8011de4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	2201      	movs	r2, #1
 8011dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	2201      	movs	r2, #1
 8011df4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	2201      	movs	r2, #1
 8011dfc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	2201      	movs	r2, #1
 8011e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011e08:	2300      	movs	r3, #0
}
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	3708      	adds	r7, #8
 8011e0e:	46bd      	mov	sp, r7
 8011e10:	bd80      	pop	{r7, pc}
	...

08011e14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011e14:	b480      	push	{r7}
 8011e16:	b085      	sub	sp, #20
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011e22:	b2db      	uxtb	r3, r3
 8011e24:	2b01      	cmp	r3, #1
 8011e26:	d001      	beq.n	8011e2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011e28:	2301      	movs	r3, #1
 8011e2a:	e05e      	b.n	8011eea <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	2202      	movs	r2, #2
 8011e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	68da      	ldr	r2, [r3, #12]
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	f042 0201 	orr.w	r2, r2, #1
 8011e42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	4a2b      	ldr	r2, [pc, #172]	@ (8011ef8 <HAL_TIM_Base_Start_IT+0xe4>)
 8011e4a:	4293      	cmp	r3, r2
 8011e4c:	d02c      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011e56:	d027      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	4a27      	ldr	r2, [pc, #156]	@ (8011efc <HAL_TIM_Base_Start_IT+0xe8>)
 8011e5e:	4293      	cmp	r3, r2
 8011e60:	d022      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	4a26      	ldr	r2, [pc, #152]	@ (8011f00 <HAL_TIM_Base_Start_IT+0xec>)
 8011e68:	4293      	cmp	r3, r2
 8011e6a:	d01d      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	681b      	ldr	r3, [r3, #0]
 8011e70:	4a24      	ldr	r2, [pc, #144]	@ (8011f04 <HAL_TIM_Base_Start_IT+0xf0>)
 8011e72:	4293      	cmp	r3, r2
 8011e74:	d018      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	4a23      	ldr	r2, [pc, #140]	@ (8011f08 <HAL_TIM_Base_Start_IT+0xf4>)
 8011e7c:	4293      	cmp	r3, r2
 8011e7e:	d013      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	4a21      	ldr	r2, [pc, #132]	@ (8011f0c <HAL_TIM_Base_Start_IT+0xf8>)
 8011e86:	4293      	cmp	r3, r2
 8011e88:	d00e      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	681b      	ldr	r3, [r3, #0]
 8011e8e:	4a20      	ldr	r2, [pc, #128]	@ (8011f10 <HAL_TIM_Base_Start_IT+0xfc>)
 8011e90:	4293      	cmp	r3, r2
 8011e92:	d009      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	4a1e      	ldr	r2, [pc, #120]	@ (8011f14 <HAL_TIM_Base_Start_IT+0x100>)
 8011e9a:	4293      	cmp	r3, r2
 8011e9c:	d004      	beq.n	8011ea8 <HAL_TIM_Base_Start_IT+0x94>
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8011f18 <HAL_TIM_Base_Start_IT+0x104>)
 8011ea4:	4293      	cmp	r3, r2
 8011ea6:	d115      	bne.n	8011ed4 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	689a      	ldr	r2, [r3, #8]
 8011eae:	4b1b      	ldr	r3, [pc, #108]	@ (8011f1c <HAL_TIM_Base_Start_IT+0x108>)
 8011eb0:	4013      	ands	r3, r2
 8011eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	2b06      	cmp	r3, #6
 8011eb8:	d015      	beq.n	8011ee6 <HAL_TIM_Base_Start_IT+0xd2>
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011ec0:	d011      	beq.n	8011ee6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	681b      	ldr	r3, [r3, #0]
 8011ec6:	681a      	ldr	r2, [r3, #0]
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	f042 0201 	orr.w	r2, r2, #1
 8011ed0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011ed2:	e008      	b.n	8011ee6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	681a      	ldr	r2, [r3, #0]
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	f042 0201 	orr.w	r2, r2, #1
 8011ee2:	601a      	str	r2, [r3, #0]
 8011ee4:	e000      	b.n	8011ee8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011ee6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011ee8:	2300      	movs	r3, #0
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3714      	adds	r7, #20
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef4:	4770      	bx	lr
 8011ef6:	bf00      	nop
 8011ef8:	40010000 	.word	0x40010000
 8011efc:	40000400 	.word	0x40000400
 8011f00:	40000800 	.word	0x40000800
 8011f04:	40000c00 	.word	0x40000c00
 8011f08:	40010400 	.word	0x40010400
 8011f0c:	40001800 	.word	0x40001800
 8011f10:	40014000 	.word	0x40014000
 8011f14:	4000e000 	.word	0x4000e000
 8011f18:	4000e400 	.word	0x4000e400
 8011f1c:	00010007 	.word	0x00010007

08011f20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011f20:	b580      	push	{r7, lr}
 8011f22:	b082      	sub	sp, #8
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d101      	bne.n	8011f32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011f2e:	2301      	movs	r3, #1
 8011f30:	e049      	b.n	8011fc6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011f38:	b2db      	uxtb	r3, r3
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d106      	bne.n	8011f4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	2200      	movs	r2, #0
 8011f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011f46:	6878      	ldr	r0, [r7, #4]
 8011f48:	f000 f841 	bl	8011fce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	2202      	movs	r2, #2
 8011f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	681a      	ldr	r2, [r3, #0]
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	3304      	adds	r3, #4
 8011f5c:	4619      	mov	r1, r3
 8011f5e:	4610      	mov	r0, r2
 8011f60:	f000 fc98 	bl	8012894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	2201      	movs	r2, #1
 8011f68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	2201      	movs	r2, #1
 8011f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	2201      	movs	r2, #1
 8011f78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	2201      	movs	r2, #1
 8011f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	2201      	movs	r2, #1
 8011f88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	2201      	movs	r2, #1
 8011f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	2201      	movs	r2, #1
 8011f98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	2201      	movs	r2, #1
 8011fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	2201      	movs	r2, #1
 8011fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	2201      	movs	r2, #1
 8011fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	2201      	movs	r2, #1
 8011fb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	2201      	movs	r2, #1
 8011fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011fc4:	2300      	movs	r3, #0
}
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	3708      	adds	r7, #8
 8011fca:	46bd      	mov	sp, r7
 8011fcc:	bd80      	pop	{r7, pc}

08011fce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011fce:	b480      	push	{r7}
 8011fd0:	b083      	sub	sp, #12
 8011fd2:	af00      	add	r7, sp, #0
 8011fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011fd6:	bf00      	nop
 8011fd8:	370c      	adds	r7, #12
 8011fda:	46bd      	mov	sp, r7
 8011fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe0:	4770      	bx	lr
	...

08011fe4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b084      	sub	sp, #16
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
 8011fec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d109      	bne.n	8012008 <HAL_TIM_PWM_Start+0x24>
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011ffa:	b2db      	uxtb	r3, r3
 8011ffc:	2b01      	cmp	r3, #1
 8011ffe:	bf14      	ite	ne
 8012000:	2301      	movne	r3, #1
 8012002:	2300      	moveq	r3, #0
 8012004:	b2db      	uxtb	r3, r3
 8012006:	e03c      	b.n	8012082 <HAL_TIM_PWM_Start+0x9e>
 8012008:	683b      	ldr	r3, [r7, #0]
 801200a:	2b04      	cmp	r3, #4
 801200c:	d109      	bne.n	8012022 <HAL_TIM_PWM_Start+0x3e>
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012014:	b2db      	uxtb	r3, r3
 8012016:	2b01      	cmp	r3, #1
 8012018:	bf14      	ite	ne
 801201a:	2301      	movne	r3, #1
 801201c:	2300      	moveq	r3, #0
 801201e:	b2db      	uxtb	r3, r3
 8012020:	e02f      	b.n	8012082 <HAL_TIM_PWM_Start+0x9e>
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	2b08      	cmp	r3, #8
 8012026:	d109      	bne.n	801203c <HAL_TIM_PWM_Start+0x58>
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801202e:	b2db      	uxtb	r3, r3
 8012030:	2b01      	cmp	r3, #1
 8012032:	bf14      	ite	ne
 8012034:	2301      	movne	r3, #1
 8012036:	2300      	moveq	r3, #0
 8012038:	b2db      	uxtb	r3, r3
 801203a:	e022      	b.n	8012082 <HAL_TIM_PWM_Start+0x9e>
 801203c:	683b      	ldr	r3, [r7, #0]
 801203e:	2b0c      	cmp	r3, #12
 8012040:	d109      	bne.n	8012056 <HAL_TIM_PWM_Start+0x72>
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012048:	b2db      	uxtb	r3, r3
 801204a:	2b01      	cmp	r3, #1
 801204c:	bf14      	ite	ne
 801204e:	2301      	movne	r3, #1
 8012050:	2300      	moveq	r3, #0
 8012052:	b2db      	uxtb	r3, r3
 8012054:	e015      	b.n	8012082 <HAL_TIM_PWM_Start+0x9e>
 8012056:	683b      	ldr	r3, [r7, #0]
 8012058:	2b10      	cmp	r3, #16
 801205a:	d109      	bne.n	8012070 <HAL_TIM_PWM_Start+0x8c>
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012062:	b2db      	uxtb	r3, r3
 8012064:	2b01      	cmp	r3, #1
 8012066:	bf14      	ite	ne
 8012068:	2301      	movne	r3, #1
 801206a:	2300      	moveq	r3, #0
 801206c:	b2db      	uxtb	r3, r3
 801206e:	e008      	b.n	8012082 <HAL_TIM_PWM_Start+0x9e>
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012076:	b2db      	uxtb	r3, r3
 8012078:	2b01      	cmp	r3, #1
 801207a:	bf14      	ite	ne
 801207c:	2301      	movne	r3, #1
 801207e:	2300      	moveq	r3, #0
 8012080:	b2db      	uxtb	r3, r3
 8012082:	2b00      	cmp	r3, #0
 8012084:	d001      	beq.n	801208a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8012086:	2301      	movs	r3, #1
 8012088:	e0ab      	b.n	80121e2 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801208a:	683b      	ldr	r3, [r7, #0]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d104      	bne.n	801209a <HAL_TIM_PWM_Start+0xb6>
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	2202      	movs	r2, #2
 8012094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012098:	e023      	b.n	80120e2 <HAL_TIM_PWM_Start+0xfe>
 801209a:	683b      	ldr	r3, [r7, #0]
 801209c:	2b04      	cmp	r3, #4
 801209e:	d104      	bne.n	80120aa <HAL_TIM_PWM_Start+0xc6>
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2202      	movs	r2, #2
 80120a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80120a8:	e01b      	b.n	80120e2 <HAL_TIM_PWM_Start+0xfe>
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	2b08      	cmp	r3, #8
 80120ae:	d104      	bne.n	80120ba <HAL_TIM_PWM_Start+0xd6>
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	2202      	movs	r2, #2
 80120b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80120b8:	e013      	b.n	80120e2 <HAL_TIM_PWM_Start+0xfe>
 80120ba:	683b      	ldr	r3, [r7, #0]
 80120bc:	2b0c      	cmp	r3, #12
 80120be:	d104      	bne.n	80120ca <HAL_TIM_PWM_Start+0xe6>
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	2202      	movs	r2, #2
 80120c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80120c8:	e00b      	b.n	80120e2 <HAL_TIM_PWM_Start+0xfe>
 80120ca:	683b      	ldr	r3, [r7, #0]
 80120cc:	2b10      	cmp	r3, #16
 80120ce:	d104      	bne.n	80120da <HAL_TIM_PWM_Start+0xf6>
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	2202      	movs	r2, #2
 80120d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80120d8:	e003      	b.n	80120e2 <HAL_TIM_PWM_Start+0xfe>
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	2202      	movs	r2, #2
 80120de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	2201      	movs	r2, #1
 80120e8:	6839      	ldr	r1, [r7, #0]
 80120ea:	4618      	mov	r0, r3
 80120ec:	f000 fff2 	bl	80130d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	4a3d      	ldr	r2, [pc, #244]	@ (80121ec <HAL_TIM_PWM_Start+0x208>)
 80120f6:	4293      	cmp	r3, r2
 80120f8:	d013      	beq.n	8012122 <HAL_TIM_PWM_Start+0x13e>
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	4a3c      	ldr	r2, [pc, #240]	@ (80121f0 <HAL_TIM_PWM_Start+0x20c>)
 8012100:	4293      	cmp	r3, r2
 8012102:	d00e      	beq.n	8012122 <HAL_TIM_PWM_Start+0x13e>
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	4a3a      	ldr	r2, [pc, #232]	@ (80121f4 <HAL_TIM_PWM_Start+0x210>)
 801210a:	4293      	cmp	r3, r2
 801210c:	d009      	beq.n	8012122 <HAL_TIM_PWM_Start+0x13e>
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	4a39      	ldr	r2, [pc, #228]	@ (80121f8 <HAL_TIM_PWM_Start+0x214>)
 8012114:	4293      	cmp	r3, r2
 8012116:	d004      	beq.n	8012122 <HAL_TIM_PWM_Start+0x13e>
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	4a37      	ldr	r2, [pc, #220]	@ (80121fc <HAL_TIM_PWM_Start+0x218>)
 801211e:	4293      	cmp	r3, r2
 8012120:	d101      	bne.n	8012126 <HAL_TIM_PWM_Start+0x142>
 8012122:	2301      	movs	r3, #1
 8012124:	e000      	b.n	8012128 <HAL_TIM_PWM_Start+0x144>
 8012126:	2300      	movs	r3, #0
 8012128:	2b00      	cmp	r3, #0
 801212a:	d007      	beq.n	801213c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801213a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	4a2a      	ldr	r2, [pc, #168]	@ (80121ec <HAL_TIM_PWM_Start+0x208>)
 8012142:	4293      	cmp	r3, r2
 8012144:	d02c      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801214e:	d027      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	4a2a      	ldr	r2, [pc, #168]	@ (8012200 <HAL_TIM_PWM_Start+0x21c>)
 8012156:	4293      	cmp	r3, r2
 8012158:	d022      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	4a29      	ldr	r2, [pc, #164]	@ (8012204 <HAL_TIM_PWM_Start+0x220>)
 8012160:	4293      	cmp	r3, r2
 8012162:	d01d      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	4a27      	ldr	r2, [pc, #156]	@ (8012208 <HAL_TIM_PWM_Start+0x224>)
 801216a:	4293      	cmp	r3, r2
 801216c:	d018      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	4a1f      	ldr	r2, [pc, #124]	@ (80121f0 <HAL_TIM_PWM_Start+0x20c>)
 8012174:	4293      	cmp	r3, r2
 8012176:	d013      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	4a23      	ldr	r2, [pc, #140]	@ (801220c <HAL_TIM_PWM_Start+0x228>)
 801217e:	4293      	cmp	r3, r2
 8012180:	d00e      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	4a1b      	ldr	r2, [pc, #108]	@ (80121f4 <HAL_TIM_PWM_Start+0x210>)
 8012188:	4293      	cmp	r3, r2
 801218a:	d009      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	4a1f      	ldr	r2, [pc, #124]	@ (8012210 <HAL_TIM_PWM_Start+0x22c>)
 8012192:	4293      	cmp	r3, r2
 8012194:	d004      	beq.n	80121a0 <HAL_TIM_PWM_Start+0x1bc>
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	4a1e      	ldr	r2, [pc, #120]	@ (8012214 <HAL_TIM_PWM_Start+0x230>)
 801219c:	4293      	cmp	r3, r2
 801219e:	d115      	bne.n	80121cc <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	689a      	ldr	r2, [r3, #8]
 80121a6:	4b1c      	ldr	r3, [pc, #112]	@ (8012218 <HAL_TIM_PWM_Start+0x234>)
 80121a8:	4013      	ands	r3, r2
 80121aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80121ac:	68fb      	ldr	r3, [r7, #12]
 80121ae:	2b06      	cmp	r3, #6
 80121b0:	d015      	beq.n	80121de <HAL_TIM_PWM_Start+0x1fa>
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80121b8:	d011      	beq.n	80121de <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	681a      	ldr	r2, [r3, #0]
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	f042 0201 	orr.w	r2, r2, #1
 80121c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80121ca:	e008      	b.n	80121de <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	681a      	ldr	r2, [r3, #0]
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	f042 0201 	orr.w	r2, r2, #1
 80121da:	601a      	str	r2, [r3, #0]
 80121dc:	e000      	b.n	80121e0 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80121de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80121e0:	2300      	movs	r3, #0
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	3710      	adds	r7, #16
 80121e6:	46bd      	mov	sp, r7
 80121e8:	bd80      	pop	{r7, pc}
 80121ea:	bf00      	nop
 80121ec:	40010000 	.word	0x40010000
 80121f0:	40010400 	.word	0x40010400
 80121f4:	40014000 	.word	0x40014000
 80121f8:	40014400 	.word	0x40014400
 80121fc:	40014800 	.word	0x40014800
 8012200:	40000400 	.word	0x40000400
 8012204:	40000800 	.word	0x40000800
 8012208:	40000c00 	.word	0x40000c00
 801220c:	40001800 	.word	0x40001800
 8012210:	4000e000 	.word	0x4000e000
 8012214:	4000e400 	.word	0x4000e400
 8012218:	00010007 	.word	0x00010007

0801221c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b084      	sub	sp, #16
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	68db      	ldr	r3, [r3, #12]
 801222a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	691b      	ldr	r3, [r3, #16]
 8012232:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	f003 0302 	and.w	r3, r3, #2
 801223a:	2b00      	cmp	r3, #0
 801223c:	d020      	beq.n	8012280 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	f003 0302 	and.w	r3, r3, #2
 8012244:	2b00      	cmp	r3, #0
 8012246:	d01b      	beq.n	8012280 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	f06f 0202 	mvn.w	r2, #2
 8012250:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	2201      	movs	r2, #1
 8012256:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	699b      	ldr	r3, [r3, #24]
 801225e:	f003 0303 	and.w	r3, r3, #3
 8012262:	2b00      	cmp	r3, #0
 8012264:	d003      	beq.n	801226e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f000 faf6 	bl	8012858 <HAL_TIM_IC_CaptureCallback>
 801226c:	e005      	b.n	801227a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801226e:	6878      	ldr	r0, [r7, #4]
 8012270:	f000 fae8 	bl	8012844 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012274:	6878      	ldr	r0, [r7, #4]
 8012276:	f000 faf9 	bl	801286c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	2200      	movs	r2, #0
 801227e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012280:	68bb      	ldr	r3, [r7, #8]
 8012282:	f003 0304 	and.w	r3, r3, #4
 8012286:	2b00      	cmp	r3, #0
 8012288:	d020      	beq.n	80122cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	f003 0304 	and.w	r3, r3, #4
 8012290:	2b00      	cmp	r3, #0
 8012292:	d01b      	beq.n	80122cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	f06f 0204 	mvn.w	r2, #4
 801229c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	2202      	movs	r2, #2
 80122a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	699b      	ldr	r3, [r3, #24]
 80122aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d003      	beq.n	80122ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122b2:	6878      	ldr	r0, [r7, #4]
 80122b4:	f000 fad0 	bl	8012858 <HAL_TIM_IC_CaptureCallback>
 80122b8:	e005      	b.n	80122c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122ba:	6878      	ldr	r0, [r7, #4]
 80122bc:	f000 fac2 	bl	8012844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122c0:	6878      	ldr	r0, [r7, #4]
 80122c2:	f000 fad3 	bl	801286c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	2200      	movs	r2, #0
 80122ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80122cc:	68bb      	ldr	r3, [r7, #8]
 80122ce:	f003 0308 	and.w	r3, r3, #8
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d020      	beq.n	8012318 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	f003 0308 	and.w	r3, r3, #8
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d01b      	beq.n	8012318 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	f06f 0208 	mvn.w	r2, #8
 80122e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	2204      	movs	r2, #4
 80122ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	69db      	ldr	r3, [r3, #28]
 80122f6:	f003 0303 	and.w	r3, r3, #3
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d003      	beq.n	8012306 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122fe:	6878      	ldr	r0, [r7, #4]
 8012300:	f000 faaa 	bl	8012858 <HAL_TIM_IC_CaptureCallback>
 8012304:	e005      	b.n	8012312 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012306:	6878      	ldr	r0, [r7, #4]
 8012308:	f000 fa9c 	bl	8012844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	f000 faad 	bl	801286c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	2200      	movs	r2, #0
 8012316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8012318:	68bb      	ldr	r3, [r7, #8]
 801231a:	f003 0310 	and.w	r3, r3, #16
 801231e:	2b00      	cmp	r3, #0
 8012320:	d020      	beq.n	8012364 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	f003 0310 	and.w	r3, r3, #16
 8012328:	2b00      	cmp	r3, #0
 801232a:	d01b      	beq.n	8012364 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	681b      	ldr	r3, [r3, #0]
 8012330:	f06f 0210 	mvn.w	r2, #16
 8012334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	2208      	movs	r2, #8
 801233a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	69db      	ldr	r3, [r3, #28]
 8012342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012346:	2b00      	cmp	r3, #0
 8012348:	d003      	beq.n	8012352 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f000 fa84 	bl	8012858 <HAL_TIM_IC_CaptureCallback>
 8012350:	e005      	b.n	801235e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012352:	6878      	ldr	r0, [r7, #4]
 8012354:	f000 fa76 	bl	8012844 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012358:	6878      	ldr	r0, [r7, #4]
 801235a:	f000 fa87 	bl	801286c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	2200      	movs	r2, #0
 8012362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012364:	68bb      	ldr	r3, [r7, #8]
 8012366:	f003 0301 	and.w	r3, r3, #1
 801236a:	2b00      	cmp	r3, #0
 801236c:	d00c      	beq.n	8012388 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	f003 0301 	and.w	r3, r3, #1
 8012374:	2b00      	cmp	r3, #0
 8012376:	d007      	beq.n	8012388 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	f06f 0201 	mvn.w	r2, #1
 8012380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012382:	6878      	ldr	r0, [r7, #4]
 8012384:	f7f0 fe1e 	bl	8002fc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012388:	68bb      	ldr	r3, [r7, #8]
 801238a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801238e:	2b00      	cmp	r3, #0
 8012390:	d104      	bne.n	801239c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8012392:	68bb      	ldr	r3, [r7, #8]
 8012394:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012398:	2b00      	cmp	r3, #0
 801239a:	d00c      	beq.n	80123b6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	d007      	beq.n	80123b6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80123ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80123b0:	6878      	ldr	r0, [r7, #4]
 80123b2:	f000 ffe7 	bl	8013384 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80123b6:	68bb      	ldr	r3, [r7, #8]
 80123b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d00c      	beq.n	80123da <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d007      	beq.n	80123da <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80123d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80123d4:	6878      	ldr	r0, [r7, #4]
 80123d6:	f000 ffdf 	bl	8013398 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80123da:	68bb      	ldr	r3, [r7, #8]
 80123dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d00c      	beq.n	80123fe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d007      	beq.n	80123fe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80123f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80123f8:	6878      	ldr	r0, [r7, #4]
 80123fa:	f000 fa41 	bl	8012880 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80123fe:	68bb      	ldr	r3, [r7, #8]
 8012400:	f003 0320 	and.w	r3, r3, #32
 8012404:	2b00      	cmp	r3, #0
 8012406:	d00c      	beq.n	8012422 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	f003 0320 	and.w	r3, r3, #32
 801240e:	2b00      	cmp	r3, #0
 8012410:	d007      	beq.n	8012422 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	f06f 0220 	mvn.w	r2, #32
 801241a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801241c:	6878      	ldr	r0, [r7, #4]
 801241e:	f000 ffa7 	bl	8013370 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012422:	bf00      	nop
 8012424:	3710      	adds	r7, #16
 8012426:	46bd      	mov	sp, r7
 8012428:	bd80      	pop	{r7, pc}
	...

0801242c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b086      	sub	sp, #24
 8012430:	af00      	add	r7, sp, #0
 8012432:	60f8      	str	r0, [r7, #12]
 8012434:	60b9      	str	r1, [r7, #8]
 8012436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012438:	2300      	movs	r3, #0
 801243a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012442:	2b01      	cmp	r3, #1
 8012444:	d101      	bne.n	801244a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8012446:	2302      	movs	r3, #2
 8012448:	e0ff      	b.n	801264a <HAL_TIM_PWM_ConfigChannel+0x21e>
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	2201      	movs	r2, #1
 801244e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	2b14      	cmp	r3, #20
 8012456:	f200 80f0 	bhi.w	801263a <HAL_TIM_PWM_ConfigChannel+0x20e>
 801245a:	a201      	add	r2, pc, #4	@ (adr r2, 8012460 <HAL_TIM_PWM_ConfigChannel+0x34>)
 801245c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012460:	080124b5 	.word	0x080124b5
 8012464:	0801263b 	.word	0x0801263b
 8012468:	0801263b 	.word	0x0801263b
 801246c:	0801263b 	.word	0x0801263b
 8012470:	080124f5 	.word	0x080124f5
 8012474:	0801263b 	.word	0x0801263b
 8012478:	0801263b 	.word	0x0801263b
 801247c:	0801263b 	.word	0x0801263b
 8012480:	08012537 	.word	0x08012537
 8012484:	0801263b 	.word	0x0801263b
 8012488:	0801263b 	.word	0x0801263b
 801248c:	0801263b 	.word	0x0801263b
 8012490:	08012577 	.word	0x08012577
 8012494:	0801263b 	.word	0x0801263b
 8012498:	0801263b 	.word	0x0801263b
 801249c:	0801263b 	.word	0x0801263b
 80124a0:	080125b9 	.word	0x080125b9
 80124a4:	0801263b 	.word	0x0801263b
 80124a8:	0801263b 	.word	0x0801263b
 80124ac:	0801263b 	.word	0x0801263b
 80124b0:	080125f9 	.word	0x080125f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	68b9      	ldr	r1, [r7, #8]
 80124ba:	4618      	mov	r0, r3
 80124bc:	f000 fa96 	bl	80129ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	699a      	ldr	r2, [r3, #24]
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	f042 0208 	orr.w	r2, r2, #8
 80124ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	699a      	ldr	r2, [r3, #24]
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	f022 0204 	bic.w	r2, r2, #4
 80124de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	6999      	ldr	r1, [r3, #24]
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	691a      	ldr	r2, [r3, #16]
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	430a      	orrs	r2, r1
 80124f0:	619a      	str	r2, [r3, #24]
      break;
 80124f2:	e0a5      	b.n	8012640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	68b9      	ldr	r1, [r7, #8]
 80124fa:	4618      	mov	r0, r3
 80124fc:	f000 fb06 	bl	8012b0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	699a      	ldr	r2, [r3, #24]
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801250e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	699a      	ldr	r2, [r3, #24]
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801251e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	6999      	ldr	r1, [r3, #24]
 8012526:	68bb      	ldr	r3, [r7, #8]
 8012528:	691b      	ldr	r3, [r3, #16]
 801252a:	021a      	lsls	r2, r3, #8
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	430a      	orrs	r2, r1
 8012532:	619a      	str	r2, [r3, #24]
      break;
 8012534:	e084      	b.n	8012640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	68b9      	ldr	r1, [r7, #8]
 801253c:	4618      	mov	r0, r3
 801253e:	f000 fb6f 	bl	8012c20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	69da      	ldr	r2, [r3, #28]
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	f042 0208 	orr.w	r2, r2, #8
 8012550:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	69da      	ldr	r2, [r3, #28]
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	f022 0204 	bic.w	r2, r2, #4
 8012560:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	69d9      	ldr	r1, [r3, #28]
 8012568:	68bb      	ldr	r3, [r7, #8]
 801256a:	691a      	ldr	r2, [r3, #16]
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	430a      	orrs	r2, r1
 8012572:	61da      	str	r2, [r3, #28]
      break;
 8012574:	e064      	b.n	8012640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	68b9      	ldr	r1, [r7, #8]
 801257c:	4618      	mov	r0, r3
 801257e:	f000 fbd7 	bl	8012d30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	69da      	ldr	r2, [r3, #28]
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012590:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	681b      	ldr	r3, [r3, #0]
 8012596:	69da      	ldr	r2, [r3, #28]
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80125a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	69d9      	ldr	r1, [r3, #28]
 80125a8:	68bb      	ldr	r3, [r7, #8]
 80125aa:	691b      	ldr	r3, [r3, #16]
 80125ac:	021a      	lsls	r2, r3, #8
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	430a      	orrs	r2, r1
 80125b4:	61da      	str	r2, [r3, #28]
      break;
 80125b6:	e043      	b.n	8012640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	68b9      	ldr	r1, [r7, #8]
 80125be:	4618      	mov	r0, r3
 80125c0:	f000 fc20 	bl	8012e04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	f042 0208 	orr.w	r2, r2, #8
 80125d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	f022 0204 	bic.w	r2, r2, #4
 80125e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80125ea:	68bb      	ldr	r3, [r7, #8]
 80125ec:	691a      	ldr	r2, [r3, #16]
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	430a      	orrs	r2, r1
 80125f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80125f6:	e023      	b.n	8012640 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	68b9      	ldr	r1, [r7, #8]
 80125fe:	4618      	mov	r0, r3
 8012600:	f000 fc64 	bl	8012ecc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012612:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012622:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801262a:	68bb      	ldr	r3, [r7, #8]
 801262c:	691b      	ldr	r3, [r3, #16]
 801262e:	021a      	lsls	r2, r3, #8
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	430a      	orrs	r2, r1
 8012636:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8012638:	e002      	b.n	8012640 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801263a:	2301      	movs	r3, #1
 801263c:	75fb      	strb	r3, [r7, #23]
      break;
 801263e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	2200      	movs	r2, #0
 8012644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012648:	7dfb      	ldrb	r3, [r7, #23]
}
 801264a:	4618      	mov	r0, r3
 801264c:	3718      	adds	r7, #24
 801264e:	46bd      	mov	sp, r7
 8012650:	bd80      	pop	{r7, pc}
 8012652:	bf00      	nop

08012654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b084      	sub	sp, #16
 8012658:	af00      	add	r7, sp, #0
 801265a:	6078      	str	r0, [r7, #4]
 801265c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801265e:	2300      	movs	r3, #0
 8012660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012668:	2b01      	cmp	r3, #1
 801266a:	d101      	bne.n	8012670 <HAL_TIM_ConfigClockSource+0x1c>
 801266c:	2302      	movs	r3, #2
 801266e:	e0dc      	b.n	801282a <HAL_TIM_ConfigClockSource+0x1d6>
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	2201      	movs	r2, #1
 8012674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	2202      	movs	r2, #2
 801267c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	689b      	ldr	r3, [r3, #8]
 8012686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012688:	68ba      	ldr	r2, [r7, #8]
 801268a:	4b6a      	ldr	r3, [pc, #424]	@ (8012834 <HAL_TIM_ConfigClockSource+0x1e0>)
 801268c:	4013      	ands	r3, r2
 801268e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012690:	68bb      	ldr	r3, [r7, #8]
 8012692:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	68ba      	ldr	r2, [r7, #8]
 801269e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	4a64      	ldr	r2, [pc, #400]	@ (8012838 <HAL_TIM_ConfigClockSource+0x1e4>)
 80126a6:	4293      	cmp	r3, r2
 80126a8:	f000 80a9 	beq.w	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 80126ac:	4a62      	ldr	r2, [pc, #392]	@ (8012838 <HAL_TIM_ConfigClockSource+0x1e4>)
 80126ae:	4293      	cmp	r3, r2
 80126b0:	f200 80ae 	bhi.w	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b4:	4a61      	ldr	r2, [pc, #388]	@ (801283c <HAL_TIM_ConfigClockSource+0x1e8>)
 80126b6:	4293      	cmp	r3, r2
 80126b8:	f000 80a1 	beq.w	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 80126bc:	4a5f      	ldr	r2, [pc, #380]	@ (801283c <HAL_TIM_ConfigClockSource+0x1e8>)
 80126be:	4293      	cmp	r3, r2
 80126c0:	f200 80a6 	bhi.w	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 80126c4:	4a5e      	ldr	r2, [pc, #376]	@ (8012840 <HAL_TIM_ConfigClockSource+0x1ec>)
 80126c6:	4293      	cmp	r3, r2
 80126c8:	f000 8099 	beq.w	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 80126cc:	4a5c      	ldr	r2, [pc, #368]	@ (8012840 <HAL_TIM_ConfigClockSource+0x1ec>)
 80126ce:	4293      	cmp	r3, r2
 80126d0:	f200 809e 	bhi.w	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 80126d4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80126d8:	f000 8091 	beq.w	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 80126dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80126e0:	f200 8096 	bhi.w	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 80126e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80126e8:	f000 8089 	beq.w	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 80126ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80126f0:	f200 808e 	bhi.w	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 80126f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80126f8:	d03e      	beq.n	8012778 <HAL_TIM_ConfigClockSource+0x124>
 80126fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80126fe:	f200 8087 	bhi.w	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012706:	f000 8086 	beq.w	8012816 <HAL_TIM_ConfigClockSource+0x1c2>
 801270a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801270e:	d87f      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012710:	2b70      	cmp	r3, #112	@ 0x70
 8012712:	d01a      	beq.n	801274a <HAL_TIM_ConfigClockSource+0xf6>
 8012714:	2b70      	cmp	r3, #112	@ 0x70
 8012716:	d87b      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012718:	2b60      	cmp	r3, #96	@ 0x60
 801271a:	d050      	beq.n	80127be <HAL_TIM_ConfigClockSource+0x16a>
 801271c:	2b60      	cmp	r3, #96	@ 0x60
 801271e:	d877      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012720:	2b50      	cmp	r3, #80	@ 0x50
 8012722:	d03c      	beq.n	801279e <HAL_TIM_ConfigClockSource+0x14a>
 8012724:	2b50      	cmp	r3, #80	@ 0x50
 8012726:	d873      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012728:	2b40      	cmp	r3, #64	@ 0x40
 801272a:	d058      	beq.n	80127de <HAL_TIM_ConfigClockSource+0x18a>
 801272c:	2b40      	cmp	r3, #64	@ 0x40
 801272e:	d86f      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012730:	2b30      	cmp	r3, #48	@ 0x30
 8012732:	d064      	beq.n	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 8012734:	2b30      	cmp	r3, #48	@ 0x30
 8012736:	d86b      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012738:	2b20      	cmp	r3, #32
 801273a:	d060      	beq.n	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 801273c:	2b20      	cmp	r3, #32
 801273e:	d867      	bhi.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
 8012740:	2b00      	cmp	r3, #0
 8012742:	d05c      	beq.n	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 8012744:	2b10      	cmp	r3, #16
 8012746:	d05a      	beq.n	80127fe <HAL_TIM_ConfigClockSource+0x1aa>
 8012748:	e062      	b.n	8012810 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012752:	683b      	ldr	r3, [r7, #0]
 8012754:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801275a:	f000 fc9b 	bl	8013094 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	689b      	ldr	r3, [r3, #8]
 8012764:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012766:	68bb      	ldr	r3, [r7, #8]
 8012768:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 801276c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	68ba      	ldr	r2, [r7, #8]
 8012774:	609a      	str	r2, [r3, #8]
      break;
 8012776:	e04f      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801277c:	683b      	ldr	r3, [r7, #0]
 801277e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012780:	683b      	ldr	r3, [r7, #0]
 8012782:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012788:	f000 fc84 	bl	8013094 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	689a      	ldr	r2, [r3, #8]
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801279a:	609a      	str	r2, [r3, #8]
      break;
 801279c:	e03c      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80127a2:	683b      	ldr	r3, [r7, #0]
 80127a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80127a6:	683b      	ldr	r3, [r7, #0]
 80127a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80127aa:	461a      	mov	r2, r3
 80127ac:	f000 fbf4 	bl	8012f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	2150      	movs	r1, #80	@ 0x50
 80127b6:	4618      	mov	r0, r3
 80127b8:	f000 fc4e 	bl	8013058 <TIM_ITRx_SetConfig>
      break;
 80127bc:	e02c      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80127c2:	683b      	ldr	r3, [r7, #0]
 80127c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80127c6:	683b      	ldr	r3, [r7, #0]
 80127c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80127ca:	461a      	mov	r2, r3
 80127cc:	f000 fc13 	bl	8012ff6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	2160      	movs	r1, #96	@ 0x60
 80127d6:	4618      	mov	r0, r3
 80127d8:	f000 fc3e 	bl	8013058 <TIM_ITRx_SetConfig>
      break;
 80127dc:	e01c      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80127e2:	683b      	ldr	r3, [r7, #0]
 80127e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80127e6:	683b      	ldr	r3, [r7, #0]
 80127e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80127ea:	461a      	mov	r2, r3
 80127ec:	f000 fbd4 	bl	8012f98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	2140      	movs	r1, #64	@ 0x40
 80127f6:	4618      	mov	r0, r3
 80127f8:	f000 fc2e 	bl	8013058 <TIM_ITRx_SetConfig>
      break;
 80127fc:	e00c      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	681a      	ldr	r2, [r3, #0]
 8012802:	683b      	ldr	r3, [r7, #0]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	4619      	mov	r1, r3
 8012808:	4610      	mov	r0, r2
 801280a:	f000 fc25 	bl	8013058 <TIM_ITRx_SetConfig>
      break;
 801280e:	e003      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012810:	2301      	movs	r3, #1
 8012812:	73fb      	strb	r3, [r7, #15]
      break;
 8012814:	e000      	b.n	8012818 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8012816:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2201      	movs	r2, #1
 801281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	2200      	movs	r2, #0
 8012824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012828:	7bfb      	ldrb	r3, [r7, #15]
}
 801282a:	4618      	mov	r0, r3
 801282c:	3710      	adds	r7, #16
 801282e:	46bd      	mov	sp, r7
 8012830:	bd80      	pop	{r7, pc}
 8012832:	bf00      	nop
 8012834:	ffceff88 	.word	0xffceff88
 8012838:	00100040 	.word	0x00100040
 801283c:	00100030 	.word	0x00100030
 8012840:	00100020 	.word	0x00100020

08012844 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012844:	b480      	push	{r7}
 8012846:	b083      	sub	sp, #12
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801284c:	bf00      	nop
 801284e:	370c      	adds	r7, #12
 8012850:	46bd      	mov	sp, r7
 8012852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012856:	4770      	bx	lr

08012858 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012858:	b480      	push	{r7}
 801285a:	b083      	sub	sp, #12
 801285c:	af00      	add	r7, sp, #0
 801285e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012860:	bf00      	nop
 8012862:	370c      	adds	r7, #12
 8012864:	46bd      	mov	sp, r7
 8012866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286a:	4770      	bx	lr

0801286c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801286c:	b480      	push	{r7}
 801286e:	b083      	sub	sp, #12
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012874:	bf00      	nop
 8012876:	370c      	adds	r7, #12
 8012878:	46bd      	mov	sp, r7
 801287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801287e:	4770      	bx	lr

08012880 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012880:	b480      	push	{r7}
 8012882:	b083      	sub	sp, #12
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012888:	bf00      	nop
 801288a:	370c      	adds	r7, #12
 801288c:	46bd      	mov	sp, r7
 801288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012892:	4770      	bx	lr

08012894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012894:	b480      	push	{r7}
 8012896:	b085      	sub	sp, #20
 8012898:	af00      	add	r7, sp, #0
 801289a:	6078      	str	r0, [r7, #4]
 801289c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	4a47      	ldr	r2, [pc, #284]	@ (80129c4 <TIM_Base_SetConfig+0x130>)
 80128a8:	4293      	cmp	r3, r2
 80128aa:	d013      	beq.n	80128d4 <TIM_Base_SetConfig+0x40>
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128b2:	d00f      	beq.n	80128d4 <TIM_Base_SetConfig+0x40>
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	4a44      	ldr	r2, [pc, #272]	@ (80129c8 <TIM_Base_SetConfig+0x134>)
 80128b8:	4293      	cmp	r3, r2
 80128ba:	d00b      	beq.n	80128d4 <TIM_Base_SetConfig+0x40>
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	4a43      	ldr	r2, [pc, #268]	@ (80129cc <TIM_Base_SetConfig+0x138>)
 80128c0:	4293      	cmp	r3, r2
 80128c2:	d007      	beq.n	80128d4 <TIM_Base_SetConfig+0x40>
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	4a42      	ldr	r2, [pc, #264]	@ (80129d0 <TIM_Base_SetConfig+0x13c>)
 80128c8:	4293      	cmp	r3, r2
 80128ca:	d003      	beq.n	80128d4 <TIM_Base_SetConfig+0x40>
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	4a41      	ldr	r2, [pc, #260]	@ (80129d4 <TIM_Base_SetConfig+0x140>)
 80128d0:	4293      	cmp	r3, r2
 80128d2:	d108      	bne.n	80128e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80128d4:	68fb      	ldr	r3, [r7, #12]
 80128d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80128dc:	683b      	ldr	r3, [r7, #0]
 80128de:	685b      	ldr	r3, [r3, #4]
 80128e0:	68fa      	ldr	r2, [r7, #12]
 80128e2:	4313      	orrs	r3, r2
 80128e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	4a36      	ldr	r2, [pc, #216]	@ (80129c4 <TIM_Base_SetConfig+0x130>)
 80128ea:	4293      	cmp	r3, r2
 80128ec:	d027      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128f4:	d023      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	4a33      	ldr	r2, [pc, #204]	@ (80129c8 <TIM_Base_SetConfig+0x134>)
 80128fa:	4293      	cmp	r3, r2
 80128fc:	d01f      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	4a32      	ldr	r2, [pc, #200]	@ (80129cc <TIM_Base_SetConfig+0x138>)
 8012902:	4293      	cmp	r3, r2
 8012904:	d01b      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	4a31      	ldr	r2, [pc, #196]	@ (80129d0 <TIM_Base_SetConfig+0x13c>)
 801290a:	4293      	cmp	r3, r2
 801290c:	d017      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	4a30      	ldr	r2, [pc, #192]	@ (80129d4 <TIM_Base_SetConfig+0x140>)
 8012912:	4293      	cmp	r3, r2
 8012914:	d013      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	4a2f      	ldr	r2, [pc, #188]	@ (80129d8 <TIM_Base_SetConfig+0x144>)
 801291a:	4293      	cmp	r3, r2
 801291c:	d00f      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	4a2e      	ldr	r2, [pc, #184]	@ (80129dc <TIM_Base_SetConfig+0x148>)
 8012922:	4293      	cmp	r3, r2
 8012924:	d00b      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	4a2d      	ldr	r2, [pc, #180]	@ (80129e0 <TIM_Base_SetConfig+0x14c>)
 801292a:	4293      	cmp	r3, r2
 801292c:	d007      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	4a2c      	ldr	r2, [pc, #176]	@ (80129e4 <TIM_Base_SetConfig+0x150>)
 8012932:	4293      	cmp	r3, r2
 8012934:	d003      	beq.n	801293e <TIM_Base_SetConfig+0xaa>
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	4a2b      	ldr	r2, [pc, #172]	@ (80129e8 <TIM_Base_SetConfig+0x154>)
 801293a:	4293      	cmp	r3, r2
 801293c:	d108      	bne.n	8012950 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012946:	683b      	ldr	r3, [r7, #0]
 8012948:	68db      	ldr	r3, [r3, #12]
 801294a:	68fa      	ldr	r2, [r7, #12]
 801294c:	4313      	orrs	r3, r2
 801294e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012956:	683b      	ldr	r3, [r7, #0]
 8012958:	695b      	ldr	r3, [r3, #20]
 801295a:	4313      	orrs	r3, r2
 801295c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801295e:	683b      	ldr	r3, [r7, #0]
 8012960:	689a      	ldr	r2, [r3, #8]
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	681a      	ldr	r2, [r3, #0]
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	4a14      	ldr	r2, [pc, #80]	@ (80129c4 <TIM_Base_SetConfig+0x130>)
 8012972:	4293      	cmp	r3, r2
 8012974:	d00f      	beq.n	8012996 <TIM_Base_SetConfig+0x102>
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	4a16      	ldr	r2, [pc, #88]	@ (80129d4 <TIM_Base_SetConfig+0x140>)
 801297a:	4293      	cmp	r3, r2
 801297c:	d00b      	beq.n	8012996 <TIM_Base_SetConfig+0x102>
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	4a15      	ldr	r2, [pc, #84]	@ (80129d8 <TIM_Base_SetConfig+0x144>)
 8012982:	4293      	cmp	r3, r2
 8012984:	d007      	beq.n	8012996 <TIM_Base_SetConfig+0x102>
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	4a14      	ldr	r2, [pc, #80]	@ (80129dc <TIM_Base_SetConfig+0x148>)
 801298a:	4293      	cmp	r3, r2
 801298c:	d003      	beq.n	8012996 <TIM_Base_SetConfig+0x102>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	4a13      	ldr	r2, [pc, #76]	@ (80129e0 <TIM_Base_SetConfig+0x14c>)
 8012992:	4293      	cmp	r3, r2
 8012994:	d103      	bne.n	801299e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012996:	683b      	ldr	r3, [r7, #0]
 8012998:	691a      	ldr	r2, [r3, #16]
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	f043 0204 	orr.w	r2, r3, #4
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2201      	movs	r2, #1
 80129ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	68fa      	ldr	r2, [r7, #12]
 80129b4:	601a      	str	r2, [r3, #0]
}
 80129b6:	bf00      	nop
 80129b8:	3714      	adds	r7, #20
 80129ba:	46bd      	mov	sp, r7
 80129bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c0:	4770      	bx	lr
 80129c2:	bf00      	nop
 80129c4:	40010000 	.word	0x40010000
 80129c8:	40000400 	.word	0x40000400
 80129cc:	40000800 	.word	0x40000800
 80129d0:	40000c00 	.word	0x40000c00
 80129d4:	40010400 	.word	0x40010400
 80129d8:	40014000 	.word	0x40014000
 80129dc:	40014400 	.word	0x40014400
 80129e0:	40014800 	.word	0x40014800
 80129e4:	4000e000 	.word	0x4000e000
 80129e8:	4000e400 	.word	0x4000e400

080129ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80129ec:	b480      	push	{r7}
 80129ee:	b087      	sub	sp, #28
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
 80129f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	6a1b      	ldr	r3, [r3, #32]
 80129fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	6a1b      	ldr	r3, [r3, #32]
 8012a00:	f023 0201 	bic.w	r2, r3, #1
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	685b      	ldr	r3, [r3, #4]
 8012a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	699b      	ldr	r3, [r3, #24]
 8012a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012a14:	68fa      	ldr	r2, [r7, #12]
 8012a16:	4b37      	ldr	r3, [pc, #220]	@ (8012af4 <TIM_OC1_SetConfig+0x108>)
 8012a18:	4013      	ands	r3, r2
 8012a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	f023 0303 	bic.w	r3, r3, #3
 8012a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	68fa      	ldr	r2, [r7, #12]
 8012a2a:	4313      	orrs	r3, r2
 8012a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012a2e:	697b      	ldr	r3, [r7, #20]
 8012a30:	f023 0302 	bic.w	r3, r3, #2
 8012a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012a36:	683b      	ldr	r3, [r7, #0]
 8012a38:	689b      	ldr	r3, [r3, #8]
 8012a3a:	697a      	ldr	r2, [r7, #20]
 8012a3c:	4313      	orrs	r3, r2
 8012a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	4a2d      	ldr	r2, [pc, #180]	@ (8012af8 <TIM_OC1_SetConfig+0x10c>)
 8012a44:	4293      	cmp	r3, r2
 8012a46:	d00f      	beq.n	8012a68 <TIM_OC1_SetConfig+0x7c>
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	4a2c      	ldr	r2, [pc, #176]	@ (8012afc <TIM_OC1_SetConfig+0x110>)
 8012a4c:	4293      	cmp	r3, r2
 8012a4e:	d00b      	beq.n	8012a68 <TIM_OC1_SetConfig+0x7c>
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	4a2b      	ldr	r2, [pc, #172]	@ (8012b00 <TIM_OC1_SetConfig+0x114>)
 8012a54:	4293      	cmp	r3, r2
 8012a56:	d007      	beq.n	8012a68 <TIM_OC1_SetConfig+0x7c>
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	4a2a      	ldr	r2, [pc, #168]	@ (8012b04 <TIM_OC1_SetConfig+0x118>)
 8012a5c:	4293      	cmp	r3, r2
 8012a5e:	d003      	beq.n	8012a68 <TIM_OC1_SetConfig+0x7c>
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	4a29      	ldr	r2, [pc, #164]	@ (8012b08 <TIM_OC1_SetConfig+0x11c>)
 8012a64:	4293      	cmp	r3, r2
 8012a66:	d10c      	bne.n	8012a82 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012a68:	697b      	ldr	r3, [r7, #20]
 8012a6a:	f023 0308 	bic.w	r3, r3, #8
 8012a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012a70:	683b      	ldr	r3, [r7, #0]
 8012a72:	68db      	ldr	r3, [r3, #12]
 8012a74:	697a      	ldr	r2, [r7, #20]
 8012a76:	4313      	orrs	r3, r2
 8012a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012a7a:	697b      	ldr	r3, [r7, #20]
 8012a7c:	f023 0304 	bic.w	r3, r3, #4
 8012a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	4a1c      	ldr	r2, [pc, #112]	@ (8012af8 <TIM_OC1_SetConfig+0x10c>)
 8012a86:	4293      	cmp	r3, r2
 8012a88:	d00f      	beq.n	8012aaa <TIM_OC1_SetConfig+0xbe>
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8012afc <TIM_OC1_SetConfig+0x110>)
 8012a8e:	4293      	cmp	r3, r2
 8012a90:	d00b      	beq.n	8012aaa <TIM_OC1_SetConfig+0xbe>
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	4a1a      	ldr	r2, [pc, #104]	@ (8012b00 <TIM_OC1_SetConfig+0x114>)
 8012a96:	4293      	cmp	r3, r2
 8012a98:	d007      	beq.n	8012aaa <TIM_OC1_SetConfig+0xbe>
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	4a19      	ldr	r2, [pc, #100]	@ (8012b04 <TIM_OC1_SetConfig+0x118>)
 8012a9e:	4293      	cmp	r3, r2
 8012aa0:	d003      	beq.n	8012aaa <TIM_OC1_SetConfig+0xbe>
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	4a18      	ldr	r2, [pc, #96]	@ (8012b08 <TIM_OC1_SetConfig+0x11c>)
 8012aa6:	4293      	cmp	r3, r2
 8012aa8:	d111      	bne.n	8012ace <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012aaa:	693b      	ldr	r3, [r7, #16]
 8012aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012ab0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012ab2:	693b      	ldr	r3, [r7, #16]
 8012ab4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012aba:	683b      	ldr	r3, [r7, #0]
 8012abc:	695b      	ldr	r3, [r3, #20]
 8012abe:	693a      	ldr	r2, [r7, #16]
 8012ac0:	4313      	orrs	r3, r2
 8012ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012ac4:	683b      	ldr	r3, [r7, #0]
 8012ac6:	699b      	ldr	r3, [r3, #24]
 8012ac8:	693a      	ldr	r2, [r7, #16]
 8012aca:	4313      	orrs	r3, r2
 8012acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	693a      	ldr	r2, [r7, #16]
 8012ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	68fa      	ldr	r2, [r7, #12]
 8012ad8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012ada:	683b      	ldr	r3, [r7, #0]
 8012adc:	685a      	ldr	r2, [r3, #4]
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	697a      	ldr	r2, [r7, #20]
 8012ae6:	621a      	str	r2, [r3, #32]
}
 8012ae8:	bf00      	nop
 8012aea:	371c      	adds	r7, #28
 8012aec:	46bd      	mov	sp, r7
 8012aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012af2:	4770      	bx	lr
 8012af4:	fffeff8f 	.word	0xfffeff8f
 8012af8:	40010000 	.word	0x40010000
 8012afc:	40010400 	.word	0x40010400
 8012b00:	40014000 	.word	0x40014000
 8012b04:	40014400 	.word	0x40014400
 8012b08:	40014800 	.word	0x40014800

08012b0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012b0c:	b480      	push	{r7}
 8012b0e:	b087      	sub	sp, #28
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
 8012b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	6a1b      	ldr	r3, [r3, #32]
 8012b1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	6a1b      	ldr	r3, [r3, #32]
 8012b20:	f023 0210 	bic.w	r2, r3, #16
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	685b      	ldr	r3, [r3, #4]
 8012b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	699b      	ldr	r3, [r3, #24]
 8012b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012b34:	68fa      	ldr	r2, [r7, #12]
 8012b36:	4b34      	ldr	r3, [pc, #208]	@ (8012c08 <TIM_OC2_SetConfig+0xfc>)
 8012b38:	4013      	ands	r3, r2
 8012b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012b44:	683b      	ldr	r3, [r7, #0]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	021b      	lsls	r3, r3, #8
 8012b4a:	68fa      	ldr	r2, [r7, #12]
 8012b4c:	4313      	orrs	r3, r2
 8012b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012b50:	697b      	ldr	r3, [r7, #20]
 8012b52:	f023 0320 	bic.w	r3, r3, #32
 8012b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012b58:	683b      	ldr	r3, [r7, #0]
 8012b5a:	689b      	ldr	r3, [r3, #8]
 8012b5c:	011b      	lsls	r3, r3, #4
 8012b5e:	697a      	ldr	r2, [r7, #20]
 8012b60:	4313      	orrs	r3, r2
 8012b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	4a29      	ldr	r2, [pc, #164]	@ (8012c0c <TIM_OC2_SetConfig+0x100>)
 8012b68:	4293      	cmp	r3, r2
 8012b6a:	d003      	beq.n	8012b74 <TIM_OC2_SetConfig+0x68>
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	4a28      	ldr	r2, [pc, #160]	@ (8012c10 <TIM_OC2_SetConfig+0x104>)
 8012b70:	4293      	cmp	r3, r2
 8012b72:	d10d      	bne.n	8012b90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012b74:	697b      	ldr	r3, [r7, #20]
 8012b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012b7c:	683b      	ldr	r3, [r7, #0]
 8012b7e:	68db      	ldr	r3, [r3, #12]
 8012b80:	011b      	lsls	r3, r3, #4
 8012b82:	697a      	ldr	r2, [r7, #20]
 8012b84:	4313      	orrs	r3, r2
 8012b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012b88:	697b      	ldr	r3, [r7, #20]
 8012b8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012b8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	4a1e      	ldr	r2, [pc, #120]	@ (8012c0c <TIM_OC2_SetConfig+0x100>)
 8012b94:	4293      	cmp	r3, r2
 8012b96:	d00f      	beq.n	8012bb8 <TIM_OC2_SetConfig+0xac>
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8012c10 <TIM_OC2_SetConfig+0x104>)
 8012b9c:	4293      	cmp	r3, r2
 8012b9e:	d00b      	beq.n	8012bb8 <TIM_OC2_SetConfig+0xac>
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8012c14 <TIM_OC2_SetConfig+0x108>)
 8012ba4:	4293      	cmp	r3, r2
 8012ba6:	d007      	beq.n	8012bb8 <TIM_OC2_SetConfig+0xac>
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	4a1b      	ldr	r2, [pc, #108]	@ (8012c18 <TIM_OC2_SetConfig+0x10c>)
 8012bac:	4293      	cmp	r3, r2
 8012bae:	d003      	beq.n	8012bb8 <TIM_OC2_SetConfig+0xac>
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	4a1a      	ldr	r2, [pc, #104]	@ (8012c1c <TIM_OC2_SetConfig+0x110>)
 8012bb4:	4293      	cmp	r3, r2
 8012bb6:	d113      	bne.n	8012be0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012bb8:	693b      	ldr	r3, [r7, #16]
 8012bba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012bbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012bc0:	693b      	ldr	r3, [r7, #16]
 8012bc2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012bc8:	683b      	ldr	r3, [r7, #0]
 8012bca:	695b      	ldr	r3, [r3, #20]
 8012bcc:	009b      	lsls	r3, r3, #2
 8012bce:	693a      	ldr	r2, [r7, #16]
 8012bd0:	4313      	orrs	r3, r2
 8012bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012bd4:	683b      	ldr	r3, [r7, #0]
 8012bd6:	699b      	ldr	r3, [r3, #24]
 8012bd8:	009b      	lsls	r3, r3, #2
 8012bda:	693a      	ldr	r2, [r7, #16]
 8012bdc:	4313      	orrs	r3, r2
 8012bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	693a      	ldr	r2, [r7, #16]
 8012be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	68fa      	ldr	r2, [r7, #12]
 8012bea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012bec:	683b      	ldr	r3, [r7, #0]
 8012bee:	685a      	ldr	r2, [r3, #4]
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	697a      	ldr	r2, [r7, #20]
 8012bf8:	621a      	str	r2, [r3, #32]
}
 8012bfa:	bf00      	nop
 8012bfc:	371c      	adds	r7, #28
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c04:	4770      	bx	lr
 8012c06:	bf00      	nop
 8012c08:	feff8fff 	.word	0xfeff8fff
 8012c0c:	40010000 	.word	0x40010000
 8012c10:	40010400 	.word	0x40010400
 8012c14:	40014000 	.word	0x40014000
 8012c18:	40014400 	.word	0x40014400
 8012c1c:	40014800 	.word	0x40014800

08012c20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012c20:	b480      	push	{r7}
 8012c22:	b087      	sub	sp, #28
 8012c24:	af00      	add	r7, sp, #0
 8012c26:	6078      	str	r0, [r7, #4]
 8012c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	6a1b      	ldr	r3, [r3, #32]
 8012c2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	6a1b      	ldr	r3, [r3, #32]
 8012c34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	685b      	ldr	r3, [r3, #4]
 8012c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	69db      	ldr	r3, [r3, #28]
 8012c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012c48:	68fa      	ldr	r2, [r7, #12]
 8012c4a:	4b33      	ldr	r3, [pc, #204]	@ (8012d18 <TIM_OC3_SetConfig+0xf8>)
 8012c4c:	4013      	ands	r3, r2
 8012c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	f023 0303 	bic.w	r3, r3, #3
 8012c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012c58:	683b      	ldr	r3, [r7, #0]
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	68fa      	ldr	r2, [r7, #12]
 8012c5e:	4313      	orrs	r3, r2
 8012c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012c62:	697b      	ldr	r3, [r7, #20]
 8012c64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012c6a:	683b      	ldr	r3, [r7, #0]
 8012c6c:	689b      	ldr	r3, [r3, #8]
 8012c6e:	021b      	lsls	r3, r3, #8
 8012c70:	697a      	ldr	r2, [r7, #20]
 8012c72:	4313      	orrs	r3, r2
 8012c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	4a28      	ldr	r2, [pc, #160]	@ (8012d1c <TIM_OC3_SetConfig+0xfc>)
 8012c7a:	4293      	cmp	r3, r2
 8012c7c:	d003      	beq.n	8012c86 <TIM_OC3_SetConfig+0x66>
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	4a27      	ldr	r2, [pc, #156]	@ (8012d20 <TIM_OC3_SetConfig+0x100>)
 8012c82:	4293      	cmp	r3, r2
 8012c84:	d10d      	bne.n	8012ca2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012c8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012c8e:	683b      	ldr	r3, [r7, #0]
 8012c90:	68db      	ldr	r3, [r3, #12]
 8012c92:	021b      	lsls	r3, r3, #8
 8012c94:	697a      	ldr	r2, [r7, #20]
 8012c96:	4313      	orrs	r3, r2
 8012c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012c9a:	697b      	ldr	r3, [r7, #20]
 8012c9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	4a1d      	ldr	r2, [pc, #116]	@ (8012d1c <TIM_OC3_SetConfig+0xfc>)
 8012ca6:	4293      	cmp	r3, r2
 8012ca8:	d00f      	beq.n	8012cca <TIM_OC3_SetConfig+0xaa>
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	4a1c      	ldr	r2, [pc, #112]	@ (8012d20 <TIM_OC3_SetConfig+0x100>)
 8012cae:	4293      	cmp	r3, r2
 8012cb0:	d00b      	beq.n	8012cca <TIM_OC3_SetConfig+0xaa>
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8012d24 <TIM_OC3_SetConfig+0x104>)
 8012cb6:	4293      	cmp	r3, r2
 8012cb8:	d007      	beq.n	8012cca <TIM_OC3_SetConfig+0xaa>
 8012cba:	687b      	ldr	r3, [r7, #4]
 8012cbc:	4a1a      	ldr	r2, [pc, #104]	@ (8012d28 <TIM_OC3_SetConfig+0x108>)
 8012cbe:	4293      	cmp	r3, r2
 8012cc0:	d003      	beq.n	8012cca <TIM_OC3_SetConfig+0xaa>
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	4a19      	ldr	r2, [pc, #100]	@ (8012d2c <TIM_OC3_SetConfig+0x10c>)
 8012cc6:	4293      	cmp	r3, r2
 8012cc8:	d113      	bne.n	8012cf2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012cd2:	693b      	ldr	r3, [r7, #16]
 8012cd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012cda:	683b      	ldr	r3, [r7, #0]
 8012cdc:	695b      	ldr	r3, [r3, #20]
 8012cde:	011b      	lsls	r3, r3, #4
 8012ce0:	693a      	ldr	r2, [r7, #16]
 8012ce2:	4313      	orrs	r3, r2
 8012ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	699b      	ldr	r3, [r3, #24]
 8012cea:	011b      	lsls	r3, r3, #4
 8012cec:	693a      	ldr	r2, [r7, #16]
 8012cee:	4313      	orrs	r3, r2
 8012cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	693a      	ldr	r2, [r7, #16]
 8012cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	68fa      	ldr	r2, [r7, #12]
 8012cfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012cfe:	683b      	ldr	r3, [r7, #0]
 8012d00:	685a      	ldr	r2, [r3, #4]
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	697a      	ldr	r2, [r7, #20]
 8012d0a:	621a      	str	r2, [r3, #32]
}
 8012d0c:	bf00      	nop
 8012d0e:	371c      	adds	r7, #28
 8012d10:	46bd      	mov	sp, r7
 8012d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d16:	4770      	bx	lr
 8012d18:	fffeff8f 	.word	0xfffeff8f
 8012d1c:	40010000 	.word	0x40010000
 8012d20:	40010400 	.word	0x40010400
 8012d24:	40014000 	.word	0x40014000
 8012d28:	40014400 	.word	0x40014400
 8012d2c:	40014800 	.word	0x40014800

08012d30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012d30:	b480      	push	{r7}
 8012d32:	b087      	sub	sp, #28
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
 8012d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	6a1b      	ldr	r3, [r3, #32]
 8012d3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	6a1b      	ldr	r3, [r3, #32]
 8012d44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	685b      	ldr	r3, [r3, #4]
 8012d50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	69db      	ldr	r3, [r3, #28]
 8012d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012d58:	68fa      	ldr	r2, [r7, #12]
 8012d5a:	4b24      	ldr	r3, [pc, #144]	@ (8012dec <TIM_OC4_SetConfig+0xbc>)
 8012d5c:	4013      	ands	r3, r2
 8012d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012d68:	683b      	ldr	r3, [r7, #0]
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	021b      	lsls	r3, r3, #8
 8012d6e:	68fa      	ldr	r2, [r7, #12]
 8012d70:	4313      	orrs	r3, r2
 8012d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012d74:	693b      	ldr	r3, [r7, #16]
 8012d76:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012d7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012d7c:	683b      	ldr	r3, [r7, #0]
 8012d7e:	689b      	ldr	r3, [r3, #8]
 8012d80:	031b      	lsls	r3, r3, #12
 8012d82:	693a      	ldr	r2, [r7, #16]
 8012d84:	4313      	orrs	r3, r2
 8012d86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	4a19      	ldr	r2, [pc, #100]	@ (8012df0 <TIM_OC4_SetConfig+0xc0>)
 8012d8c:	4293      	cmp	r3, r2
 8012d8e:	d00f      	beq.n	8012db0 <TIM_OC4_SetConfig+0x80>
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	4a18      	ldr	r2, [pc, #96]	@ (8012df4 <TIM_OC4_SetConfig+0xc4>)
 8012d94:	4293      	cmp	r3, r2
 8012d96:	d00b      	beq.n	8012db0 <TIM_OC4_SetConfig+0x80>
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	4a17      	ldr	r2, [pc, #92]	@ (8012df8 <TIM_OC4_SetConfig+0xc8>)
 8012d9c:	4293      	cmp	r3, r2
 8012d9e:	d007      	beq.n	8012db0 <TIM_OC4_SetConfig+0x80>
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	4a16      	ldr	r2, [pc, #88]	@ (8012dfc <TIM_OC4_SetConfig+0xcc>)
 8012da4:	4293      	cmp	r3, r2
 8012da6:	d003      	beq.n	8012db0 <TIM_OC4_SetConfig+0x80>
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	4a15      	ldr	r2, [pc, #84]	@ (8012e00 <TIM_OC4_SetConfig+0xd0>)
 8012dac:	4293      	cmp	r3, r2
 8012dae:	d109      	bne.n	8012dc4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012db0:	697b      	ldr	r3, [r7, #20]
 8012db2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012db6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012db8:	683b      	ldr	r3, [r7, #0]
 8012dba:	695b      	ldr	r3, [r3, #20]
 8012dbc:	019b      	lsls	r3, r3, #6
 8012dbe:	697a      	ldr	r2, [r7, #20]
 8012dc0:	4313      	orrs	r3, r2
 8012dc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	697a      	ldr	r2, [r7, #20]
 8012dc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	68fa      	ldr	r2, [r7, #12]
 8012dce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012dd0:	683b      	ldr	r3, [r7, #0]
 8012dd2:	685a      	ldr	r2, [r3, #4]
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	693a      	ldr	r2, [r7, #16]
 8012ddc:	621a      	str	r2, [r3, #32]
}
 8012dde:	bf00      	nop
 8012de0:	371c      	adds	r7, #28
 8012de2:	46bd      	mov	sp, r7
 8012de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de8:	4770      	bx	lr
 8012dea:	bf00      	nop
 8012dec:	feff8fff 	.word	0xfeff8fff
 8012df0:	40010000 	.word	0x40010000
 8012df4:	40010400 	.word	0x40010400
 8012df8:	40014000 	.word	0x40014000
 8012dfc:	40014400 	.word	0x40014400
 8012e00:	40014800 	.word	0x40014800

08012e04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012e04:	b480      	push	{r7}
 8012e06:	b087      	sub	sp, #28
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	6078      	str	r0, [r7, #4]
 8012e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	6a1b      	ldr	r3, [r3, #32]
 8012e12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	6a1b      	ldr	r3, [r3, #32]
 8012e18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	685b      	ldr	r3, [r3, #4]
 8012e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012e2c:	68fa      	ldr	r2, [r7, #12]
 8012e2e:	4b21      	ldr	r3, [pc, #132]	@ (8012eb4 <TIM_OC5_SetConfig+0xb0>)
 8012e30:	4013      	ands	r3, r2
 8012e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012e34:	683b      	ldr	r3, [r7, #0]
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	68fa      	ldr	r2, [r7, #12]
 8012e3a:	4313      	orrs	r3, r2
 8012e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012e3e:	693b      	ldr	r3, [r7, #16]
 8012e40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012e44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012e46:	683b      	ldr	r3, [r7, #0]
 8012e48:	689b      	ldr	r3, [r3, #8]
 8012e4a:	041b      	lsls	r3, r3, #16
 8012e4c:	693a      	ldr	r2, [r7, #16]
 8012e4e:	4313      	orrs	r3, r2
 8012e50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	4a18      	ldr	r2, [pc, #96]	@ (8012eb8 <TIM_OC5_SetConfig+0xb4>)
 8012e56:	4293      	cmp	r3, r2
 8012e58:	d00f      	beq.n	8012e7a <TIM_OC5_SetConfig+0x76>
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	4a17      	ldr	r2, [pc, #92]	@ (8012ebc <TIM_OC5_SetConfig+0xb8>)
 8012e5e:	4293      	cmp	r3, r2
 8012e60:	d00b      	beq.n	8012e7a <TIM_OC5_SetConfig+0x76>
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	4a16      	ldr	r2, [pc, #88]	@ (8012ec0 <TIM_OC5_SetConfig+0xbc>)
 8012e66:	4293      	cmp	r3, r2
 8012e68:	d007      	beq.n	8012e7a <TIM_OC5_SetConfig+0x76>
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	4a15      	ldr	r2, [pc, #84]	@ (8012ec4 <TIM_OC5_SetConfig+0xc0>)
 8012e6e:	4293      	cmp	r3, r2
 8012e70:	d003      	beq.n	8012e7a <TIM_OC5_SetConfig+0x76>
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	4a14      	ldr	r2, [pc, #80]	@ (8012ec8 <TIM_OC5_SetConfig+0xc4>)
 8012e76:	4293      	cmp	r3, r2
 8012e78:	d109      	bne.n	8012e8e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012e7a:	697b      	ldr	r3, [r7, #20]
 8012e7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012e80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012e82:	683b      	ldr	r3, [r7, #0]
 8012e84:	695b      	ldr	r3, [r3, #20]
 8012e86:	021b      	lsls	r3, r3, #8
 8012e88:	697a      	ldr	r2, [r7, #20]
 8012e8a:	4313      	orrs	r3, r2
 8012e8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	697a      	ldr	r2, [r7, #20]
 8012e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	68fa      	ldr	r2, [r7, #12]
 8012e98:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012e9a:	683b      	ldr	r3, [r7, #0]
 8012e9c:	685a      	ldr	r2, [r3, #4]
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	693a      	ldr	r2, [r7, #16]
 8012ea6:	621a      	str	r2, [r3, #32]
}
 8012ea8:	bf00      	nop
 8012eaa:	371c      	adds	r7, #28
 8012eac:	46bd      	mov	sp, r7
 8012eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb2:	4770      	bx	lr
 8012eb4:	fffeff8f 	.word	0xfffeff8f
 8012eb8:	40010000 	.word	0x40010000
 8012ebc:	40010400 	.word	0x40010400
 8012ec0:	40014000 	.word	0x40014000
 8012ec4:	40014400 	.word	0x40014400
 8012ec8:	40014800 	.word	0x40014800

08012ecc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012ecc:	b480      	push	{r7}
 8012ece:	b087      	sub	sp, #28
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	6078      	str	r0, [r7, #4]
 8012ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	6a1b      	ldr	r3, [r3, #32]
 8012eda:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	6a1b      	ldr	r3, [r3, #32]
 8012ee0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	685b      	ldr	r3, [r3, #4]
 8012eec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8012ef4:	68fa      	ldr	r2, [r7, #12]
 8012ef6:	4b22      	ldr	r3, [pc, #136]	@ (8012f80 <TIM_OC6_SetConfig+0xb4>)
 8012ef8:	4013      	ands	r3, r2
 8012efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012efc:	683b      	ldr	r3, [r7, #0]
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	021b      	lsls	r3, r3, #8
 8012f02:	68fa      	ldr	r2, [r7, #12]
 8012f04:	4313      	orrs	r3, r2
 8012f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8012f08:	693b      	ldr	r3, [r7, #16]
 8012f0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012f0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8012f10:	683b      	ldr	r3, [r7, #0]
 8012f12:	689b      	ldr	r3, [r3, #8]
 8012f14:	051b      	lsls	r3, r3, #20
 8012f16:	693a      	ldr	r2, [r7, #16]
 8012f18:	4313      	orrs	r3, r2
 8012f1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	4a19      	ldr	r2, [pc, #100]	@ (8012f84 <TIM_OC6_SetConfig+0xb8>)
 8012f20:	4293      	cmp	r3, r2
 8012f22:	d00f      	beq.n	8012f44 <TIM_OC6_SetConfig+0x78>
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	4a18      	ldr	r2, [pc, #96]	@ (8012f88 <TIM_OC6_SetConfig+0xbc>)
 8012f28:	4293      	cmp	r3, r2
 8012f2a:	d00b      	beq.n	8012f44 <TIM_OC6_SetConfig+0x78>
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	4a17      	ldr	r2, [pc, #92]	@ (8012f8c <TIM_OC6_SetConfig+0xc0>)
 8012f30:	4293      	cmp	r3, r2
 8012f32:	d007      	beq.n	8012f44 <TIM_OC6_SetConfig+0x78>
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	4a16      	ldr	r2, [pc, #88]	@ (8012f90 <TIM_OC6_SetConfig+0xc4>)
 8012f38:	4293      	cmp	r3, r2
 8012f3a:	d003      	beq.n	8012f44 <TIM_OC6_SetConfig+0x78>
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	4a15      	ldr	r2, [pc, #84]	@ (8012f94 <TIM_OC6_SetConfig+0xc8>)
 8012f40:	4293      	cmp	r3, r2
 8012f42:	d109      	bne.n	8012f58 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8012f44:	697b      	ldr	r3, [r7, #20]
 8012f46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8012f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8012f4c:	683b      	ldr	r3, [r7, #0]
 8012f4e:	695b      	ldr	r3, [r3, #20]
 8012f50:	029b      	lsls	r3, r3, #10
 8012f52:	697a      	ldr	r2, [r7, #20]
 8012f54:	4313      	orrs	r3, r2
 8012f56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	697a      	ldr	r2, [r7, #20]
 8012f5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	68fa      	ldr	r2, [r7, #12]
 8012f62:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8012f64:	683b      	ldr	r3, [r7, #0]
 8012f66:	685a      	ldr	r2, [r3, #4]
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	693a      	ldr	r2, [r7, #16]
 8012f70:	621a      	str	r2, [r3, #32]
}
 8012f72:	bf00      	nop
 8012f74:	371c      	adds	r7, #28
 8012f76:	46bd      	mov	sp, r7
 8012f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f7c:	4770      	bx	lr
 8012f7e:	bf00      	nop
 8012f80:	feff8fff 	.word	0xfeff8fff
 8012f84:	40010000 	.word	0x40010000
 8012f88:	40010400 	.word	0x40010400
 8012f8c:	40014000 	.word	0x40014000
 8012f90:	40014400 	.word	0x40014400
 8012f94:	40014800 	.word	0x40014800

08012f98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f98:	b480      	push	{r7}
 8012f9a:	b087      	sub	sp, #28
 8012f9c:	af00      	add	r7, sp, #0
 8012f9e:	60f8      	str	r0, [r7, #12]
 8012fa0:	60b9      	str	r1, [r7, #8]
 8012fa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	6a1b      	ldr	r3, [r3, #32]
 8012fa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012faa:	68fb      	ldr	r3, [r7, #12]
 8012fac:	6a1b      	ldr	r3, [r3, #32]
 8012fae:	f023 0201 	bic.w	r2, r3, #1
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012fb6:	68fb      	ldr	r3, [r7, #12]
 8012fb8:	699b      	ldr	r3, [r3, #24]
 8012fba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012fbc:	693b      	ldr	r3, [r7, #16]
 8012fbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012fc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	011b      	lsls	r3, r3, #4
 8012fc8:	693a      	ldr	r2, [r7, #16]
 8012fca:	4313      	orrs	r3, r2
 8012fcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012fce:	697b      	ldr	r3, [r7, #20]
 8012fd0:	f023 030a 	bic.w	r3, r3, #10
 8012fd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012fd6:	697a      	ldr	r2, [r7, #20]
 8012fd8:	68bb      	ldr	r3, [r7, #8]
 8012fda:	4313      	orrs	r3, r2
 8012fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	693a      	ldr	r2, [r7, #16]
 8012fe2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012fe4:	68fb      	ldr	r3, [r7, #12]
 8012fe6:	697a      	ldr	r2, [r7, #20]
 8012fe8:	621a      	str	r2, [r3, #32]
}
 8012fea:	bf00      	nop
 8012fec:	371c      	adds	r7, #28
 8012fee:	46bd      	mov	sp, r7
 8012ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ff4:	4770      	bx	lr

08012ff6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012ff6:	b480      	push	{r7}
 8012ff8:	b087      	sub	sp, #28
 8012ffa:	af00      	add	r7, sp, #0
 8012ffc:	60f8      	str	r0, [r7, #12]
 8012ffe:	60b9      	str	r1, [r7, #8]
 8013000:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	6a1b      	ldr	r3, [r3, #32]
 8013006:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	6a1b      	ldr	r3, [r3, #32]
 801300c:	f023 0210 	bic.w	r2, r3, #16
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	699b      	ldr	r3, [r3, #24]
 8013018:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801301a:	693b      	ldr	r3, [r7, #16]
 801301c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8013020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	031b      	lsls	r3, r3, #12
 8013026:	693a      	ldr	r2, [r7, #16]
 8013028:	4313      	orrs	r3, r2
 801302a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801302c:	697b      	ldr	r3, [r7, #20]
 801302e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8013032:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013034:	68bb      	ldr	r3, [r7, #8]
 8013036:	011b      	lsls	r3, r3, #4
 8013038:	697a      	ldr	r2, [r7, #20]
 801303a:	4313      	orrs	r3, r2
 801303c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	693a      	ldr	r2, [r7, #16]
 8013042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	697a      	ldr	r2, [r7, #20]
 8013048:	621a      	str	r2, [r3, #32]
}
 801304a:	bf00      	nop
 801304c:	371c      	adds	r7, #28
 801304e:	46bd      	mov	sp, r7
 8013050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013054:	4770      	bx	lr
	...

08013058 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013058:	b480      	push	{r7}
 801305a:	b085      	sub	sp, #20
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]
 8013060:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	689b      	ldr	r3, [r3, #8]
 8013066:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013068:	68fa      	ldr	r2, [r7, #12]
 801306a:	4b09      	ldr	r3, [pc, #36]	@ (8013090 <TIM_ITRx_SetConfig+0x38>)
 801306c:	4013      	ands	r3, r2
 801306e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013070:	683a      	ldr	r2, [r7, #0]
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	4313      	orrs	r3, r2
 8013076:	f043 0307 	orr.w	r3, r3, #7
 801307a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	68fa      	ldr	r2, [r7, #12]
 8013080:	609a      	str	r2, [r3, #8]
}
 8013082:	bf00      	nop
 8013084:	3714      	adds	r7, #20
 8013086:	46bd      	mov	sp, r7
 8013088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801308c:	4770      	bx	lr
 801308e:	bf00      	nop
 8013090:	ffcfff8f 	.word	0xffcfff8f

08013094 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013094:	b480      	push	{r7}
 8013096:	b087      	sub	sp, #28
 8013098:	af00      	add	r7, sp, #0
 801309a:	60f8      	str	r0, [r7, #12]
 801309c:	60b9      	str	r1, [r7, #8]
 801309e:	607a      	str	r2, [r7, #4]
 80130a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	689b      	ldr	r3, [r3, #8]
 80130a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80130a8:	697b      	ldr	r3, [r7, #20]
 80130aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80130ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	021a      	lsls	r2, r3, #8
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	431a      	orrs	r2, r3
 80130b8:	68bb      	ldr	r3, [r7, #8]
 80130ba:	4313      	orrs	r3, r2
 80130bc:	697a      	ldr	r2, [r7, #20]
 80130be:	4313      	orrs	r3, r2
 80130c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	697a      	ldr	r2, [r7, #20]
 80130c6:	609a      	str	r2, [r3, #8]
}
 80130c8:	bf00      	nop
 80130ca:	371c      	adds	r7, #28
 80130cc:	46bd      	mov	sp, r7
 80130ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d2:	4770      	bx	lr

080130d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80130d4:	b480      	push	{r7}
 80130d6:	b087      	sub	sp, #28
 80130d8:	af00      	add	r7, sp, #0
 80130da:	60f8      	str	r0, [r7, #12]
 80130dc:	60b9      	str	r1, [r7, #8]
 80130de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80130e0:	68bb      	ldr	r3, [r7, #8]
 80130e2:	f003 031f 	and.w	r3, r3, #31
 80130e6:	2201      	movs	r2, #1
 80130e8:	fa02 f303 	lsl.w	r3, r2, r3
 80130ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	6a1a      	ldr	r2, [r3, #32]
 80130f2:	697b      	ldr	r3, [r7, #20]
 80130f4:	43db      	mvns	r3, r3
 80130f6:	401a      	ands	r2, r3
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	6a1a      	ldr	r2, [r3, #32]
 8013100:	68bb      	ldr	r3, [r7, #8]
 8013102:	f003 031f 	and.w	r3, r3, #31
 8013106:	6879      	ldr	r1, [r7, #4]
 8013108:	fa01 f303 	lsl.w	r3, r1, r3
 801310c:	431a      	orrs	r2, r3
 801310e:	68fb      	ldr	r3, [r7, #12]
 8013110:	621a      	str	r2, [r3, #32]
}
 8013112:	bf00      	nop
 8013114:	371c      	adds	r7, #28
 8013116:	46bd      	mov	sp, r7
 8013118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801311c:	4770      	bx	lr
	...

08013120 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013120:	b480      	push	{r7}
 8013122:	b085      	sub	sp, #20
 8013124:	af00      	add	r7, sp, #0
 8013126:	6078      	str	r0, [r7, #4]
 8013128:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013130:	2b01      	cmp	r3, #1
 8013132:	d101      	bne.n	8013138 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013134:	2302      	movs	r3, #2
 8013136:	e077      	b.n	8013228 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	2201      	movs	r2, #1
 801313c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	2202      	movs	r2, #2
 8013144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	685b      	ldr	r3, [r3, #4]
 801314e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	689b      	ldr	r3, [r3, #8]
 8013156:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	4a35      	ldr	r2, [pc, #212]	@ (8013234 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801315e:	4293      	cmp	r3, r2
 8013160:	d004      	beq.n	801316c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	4a34      	ldr	r2, [pc, #208]	@ (8013238 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013168:	4293      	cmp	r3, r2
 801316a:	d108      	bne.n	801317e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8013172:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	685b      	ldr	r3, [r3, #4]
 8013178:	68fa      	ldr	r2, [r7, #12]
 801317a:	4313      	orrs	r3, r2
 801317c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013184:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013186:	683b      	ldr	r3, [r7, #0]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	68fa      	ldr	r2, [r7, #12]
 801318c:	4313      	orrs	r3, r2
 801318e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	68fa      	ldr	r2, [r7, #12]
 8013196:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	681b      	ldr	r3, [r3, #0]
 801319c:	4a25      	ldr	r2, [pc, #148]	@ (8013234 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801319e:	4293      	cmp	r3, r2
 80131a0:	d02c      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80131aa:	d027      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	681b      	ldr	r3, [r3, #0]
 80131b0:	4a22      	ldr	r2, [pc, #136]	@ (801323c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80131b2:	4293      	cmp	r3, r2
 80131b4:	d022      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	4a21      	ldr	r2, [pc, #132]	@ (8013240 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80131bc:	4293      	cmp	r3, r2
 80131be:	d01d      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	4a1f      	ldr	r2, [pc, #124]	@ (8013244 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80131c6:	4293      	cmp	r3, r2
 80131c8:	d018      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	4a1a      	ldr	r2, [pc, #104]	@ (8013238 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80131d0:	4293      	cmp	r3, r2
 80131d2:	d013      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	4a1b      	ldr	r2, [pc, #108]	@ (8013248 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80131da:	4293      	cmp	r3, r2
 80131dc:	d00e      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	4a1a      	ldr	r2, [pc, #104]	@ (801324c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80131e4:	4293      	cmp	r3, r2
 80131e6:	d009      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	4a18      	ldr	r2, [pc, #96]	@ (8013250 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80131ee:	4293      	cmp	r3, r2
 80131f0:	d004      	beq.n	80131fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	4a17      	ldr	r2, [pc, #92]	@ (8013254 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80131f8:	4293      	cmp	r3, r2
 80131fa:	d10c      	bne.n	8013216 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80131fc:	68bb      	ldr	r3, [r7, #8]
 80131fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013202:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013204:	683b      	ldr	r3, [r7, #0]
 8013206:	689b      	ldr	r3, [r3, #8]
 8013208:	68ba      	ldr	r2, [r7, #8]
 801320a:	4313      	orrs	r3, r2
 801320c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	68ba      	ldr	r2, [r7, #8]
 8013214:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	2201      	movs	r2, #1
 801321a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	2200      	movs	r2, #0
 8013222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013226:	2300      	movs	r3, #0
}
 8013228:	4618      	mov	r0, r3
 801322a:	3714      	adds	r7, #20
 801322c:	46bd      	mov	sp, r7
 801322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013232:	4770      	bx	lr
 8013234:	40010000 	.word	0x40010000
 8013238:	40010400 	.word	0x40010400
 801323c:	40000400 	.word	0x40000400
 8013240:	40000800 	.word	0x40000800
 8013244:	40000c00 	.word	0x40000c00
 8013248:	40001800 	.word	0x40001800
 801324c:	40014000 	.word	0x40014000
 8013250:	4000e000 	.word	0x4000e000
 8013254:	4000e400 	.word	0x4000e400

08013258 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8013258:	b480      	push	{r7}
 801325a:	b085      	sub	sp, #20
 801325c:	af00      	add	r7, sp, #0
 801325e:	6078      	str	r0, [r7, #4]
 8013260:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8013262:	2300      	movs	r3, #0
 8013264:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801326c:	2b01      	cmp	r3, #1
 801326e:	d101      	bne.n	8013274 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8013270:	2302      	movs	r3, #2
 8013272:	e073      	b.n	801335c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	2201      	movs	r2, #1
 8013278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8013282:	683b      	ldr	r3, [r7, #0]
 8013284:	68db      	ldr	r3, [r3, #12]
 8013286:	4313      	orrs	r3, r2
 8013288:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8013290:	683b      	ldr	r3, [r7, #0]
 8013292:	689b      	ldr	r3, [r3, #8]
 8013294:	4313      	orrs	r3, r2
 8013296:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801329e:	683b      	ldr	r3, [r7, #0]
 80132a0:	685b      	ldr	r3, [r3, #4]
 80132a2:	4313      	orrs	r3, r2
 80132a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80132a6:	68fb      	ldr	r3, [r7, #12]
 80132a8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	4313      	orrs	r3, r2
 80132b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80132ba:	683b      	ldr	r3, [r7, #0]
 80132bc:	691b      	ldr	r3, [r3, #16]
 80132be:	4313      	orrs	r3, r2
 80132c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80132c8:	683b      	ldr	r3, [r7, #0]
 80132ca:	695b      	ldr	r3, [r3, #20]
 80132cc:	4313      	orrs	r3, r2
 80132ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80132d6:	683b      	ldr	r3, [r7, #0]
 80132d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80132da:	4313      	orrs	r3, r2
 80132dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80132de:	68fb      	ldr	r3, [r7, #12]
 80132e0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80132e4:	683b      	ldr	r3, [r7, #0]
 80132e6:	699b      	ldr	r3, [r3, #24]
 80132e8:	041b      	lsls	r3, r3, #16
 80132ea:	4313      	orrs	r3, r2
 80132ec:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80132f4:	683b      	ldr	r3, [r7, #0]
 80132f6:	69db      	ldr	r3, [r3, #28]
 80132f8:	4313      	orrs	r3, r2
 80132fa:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	4a19      	ldr	r2, [pc, #100]	@ (8013368 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8013302:	4293      	cmp	r3, r2
 8013304:	d004      	beq.n	8013310 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	4a18      	ldr	r2, [pc, #96]	@ (801336c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 801330c:	4293      	cmp	r3, r2
 801330e:	d11c      	bne.n	801334a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8013310:	68fb      	ldr	r3, [r7, #12]
 8013312:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8013316:	683b      	ldr	r3, [r7, #0]
 8013318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801331a:	051b      	lsls	r3, r3, #20
 801331c:	4313      	orrs	r3, r2
 801331e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8013326:	683b      	ldr	r3, [r7, #0]
 8013328:	6a1b      	ldr	r3, [r3, #32]
 801332a:	4313      	orrs	r3, r2
 801332c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8013334:	683b      	ldr	r3, [r7, #0]
 8013336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013338:	4313      	orrs	r3, r2
 801333a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8013342:	683b      	ldr	r3, [r7, #0]
 8013344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013346:	4313      	orrs	r3, r2
 8013348:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	68fa      	ldr	r2, [r7, #12]
 8013350:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	2200      	movs	r2, #0
 8013356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801335a:	2300      	movs	r3, #0
}
 801335c:	4618      	mov	r0, r3
 801335e:	3714      	adds	r7, #20
 8013360:	46bd      	mov	sp, r7
 8013362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013366:	4770      	bx	lr
 8013368:	40010000 	.word	0x40010000
 801336c:	40010400 	.word	0x40010400

08013370 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013370:	b480      	push	{r7}
 8013372:	b083      	sub	sp, #12
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013378:	bf00      	nop
 801337a:	370c      	adds	r7, #12
 801337c:	46bd      	mov	sp, r7
 801337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013382:	4770      	bx	lr

08013384 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013384:	b480      	push	{r7}
 8013386:	b083      	sub	sp, #12
 8013388:	af00      	add	r7, sp, #0
 801338a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801338c:	bf00      	nop
 801338e:	370c      	adds	r7, #12
 8013390:	46bd      	mov	sp, r7
 8013392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013396:	4770      	bx	lr

08013398 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8013398:	b480      	push	{r7}
 801339a:	b083      	sub	sp, #12
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80133a0:	bf00      	nop
 80133a2:	370c      	adds	r7, #12
 80133a4:	46bd      	mov	sp, r7
 80133a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133aa:	4770      	bx	lr

080133ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80133ac:	b580      	push	{r7, lr}
 80133ae:	b082      	sub	sp, #8
 80133b0:	af00      	add	r7, sp, #0
 80133b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d101      	bne.n	80133be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80133ba:	2301      	movs	r3, #1
 80133bc:	e042      	b.n	8013444 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d106      	bne.n	80133d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	2200      	movs	r2, #0
 80133cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80133d0:	6878      	ldr	r0, [r7, #4]
 80133d2:	f7f2 facb 	bl	800596c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	2224      	movs	r2, #36	@ 0x24
 80133da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	681a      	ldr	r2, [r3, #0]
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	f022 0201 	bic.w	r2, r2, #1
 80133ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d002      	beq.n	80133fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80133f6:	6878      	ldr	r0, [r7, #4]
 80133f8:	f001 fc2c 	bl	8014c54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80133fc:	6878      	ldr	r0, [r7, #4]
 80133fe:	f000 fdbd 	bl	8013f7c <UART_SetConfig>
 8013402:	4603      	mov	r3, r0
 8013404:	2b01      	cmp	r3, #1
 8013406:	d101      	bne.n	801340c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8013408:	2301      	movs	r3, #1
 801340a:	e01b      	b.n	8013444 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	685a      	ldr	r2, [r3, #4]
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	681b      	ldr	r3, [r3, #0]
 8013416:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801341a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	689a      	ldr	r2, [r3, #8]
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801342a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	681a      	ldr	r2, [r3, #0]
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	f042 0201 	orr.w	r2, r2, #1
 801343a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801343c:	6878      	ldr	r0, [r7, #4]
 801343e:	f001 fcab 	bl	8014d98 <UART_CheckIdleState>
 8013442:	4603      	mov	r3, r0
}
 8013444:	4618      	mov	r0, r3
 8013446:	3708      	adds	r7, #8
 8013448:	46bd      	mov	sp, r7
 801344a:	bd80      	pop	{r7, pc}

0801344c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801344c:	b580      	push	{r7, lr}
 801344e:	b08a      	sub	sp, #40	@ 0x28
 8013450:	af02      	add	r7, sp, #8
 8013452:	60f8      	str	r0, [r7, #12]
 8013454:	60b9      	str	r1, [r7, #8]
 8013456:	603b      	str	r3, [r7, #0]
 8013458:	4613      	mov	r3, r2
 801345a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013462:	2b20      	cmp	r3, #32
 8013464:	d17b      	bne.n	801355e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8013466:	68bb      	ldr	r3, [r7, #8]
 8013468:	2b00      	cmp	r3, #0
 801346a:	d002      	beq.n	8013472 <HAL_UART_Transmit+0x26>
 801346c:	88fb      	ldrh	r3, [r7, #6]
 801346e:	2b00      	cmp	r3, #0
 8013470:	d101      	bne.n	8013476 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8013472:	2301      	movs	r3, #1
 8013474:	e074      	b.n	8013560 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	2200      	movs	r2, #0
 801347a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801347e:	68fb      	ldr	r3, [r7, #12]
 8013480:	2221      	movs	r2, #33	@ 0x21
 8013482:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8013486:	f7f2 fb5f 	bl	8005b48 <HAL_GetTick>
 801348a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	88fa      	ldrh	r2, [r7, #6]
 8013490:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	88fa      	ldrh	r2, [r7, #6]
 8013498:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	689b      	ldr	r3, [r3, #8]
 80134a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80134a4:	d108      	bne.n	80134b8 <HAL_UART_Transmit+0x6c>
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	691b      	ldr	r3, [r3, #16]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d104      	bne.n	80134b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80134ae:	2300      	movs	r3, #0
 80134b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	61bb      	str	r3, [r7, #24]
 80134b6:	e003      	b.n	80134c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80134b8:	68bb      	ldr	r3, [r7, #8]
 80134ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80134bc:	2300      	movs	r3, #0
 80134be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80134c0:	e030      	b.n	8013524 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80134c2:	683b      	ldr	r3, [r7, #0]
 80134c4:	9300      	str	r3, [sp, #0]
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	2200      	movs	r2, #0
 80134ca:	2180      	movs	r1, #128	@ 0x80
 80134cc:	68f8      	ldr	r0, [r7, #12]
 80134ce:	f001 fd0d 	bl	8014eec <UART_WaitOnFlagUntilTimeout>
 80134d2:	4603      	mov	r3, r0
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d005      	beq.n	80134e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	2220      	movs	r2, #32
 80134dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80134e0:	2303      	movs	r3, #3
 80134e2:	e03d      	b.n	8013560 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80134e4:	69fb      	ldr	r3, [r7, #28]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d10b      	bne.n	8013502 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80134ea:	69bb      	ldr	r3, [r7, #24]
 80134ec:	881b      	ldrh	r3, [r3, #0]
 80134ee:	461a      	mov	r2, r3
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80134f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80134fa:	69bb      	ldr	r3, [r7, #24]
 80134fc:	3302      	adds	r3, #2
 80134fe:	61bb      	str	r3, [r7, #24]
 8013500:	e007      	b.n	8013512 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8013502:	69fb      	ldr	r3, [r7, #28]
 8013504:	781a      	ldrb	r2, [r3, #0]
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801350c:	69fb      	ldr	r3, [r7, #28]
 801350e:	3301      	adds	r3, #1
 8013510:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8013518:	b29b      	uxth	r3, r3
 801351a:	3b01      	subs	r3, #1
 801351c:	b29a      	uxth	r2, r3
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801352a:	b29b      	uxth	r3, r3
 801352c:	2b00      	cmp	r3, #0
 801352e:	d1c8      	bne.n	80134c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	9300      	str	r3, [sp, #0]
 8013534:	697b      	ldr	r3, [r7, #20]
 8013536:	2200      	movs	r2, #0
 8013538:	2140      	movs	r1, #64	@ 0x40
 801353a:	68f8      	ldr	r0, [r7, #12]
 801353c:	f001 fcd6 	bl	8014eec <UART_WaitOnFlagUntilTimeout>
 8013540:	4603      	mov	r3, r0
 8013542:	2b00      	cmp	r3, #0
 8013544:	d005      	beq.n	8013552 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	2220      	movs	r2, #32
 801354a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 801354e:	2303      	movs	r3, #3
 8013550:	e006      	b.n	8013560 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	2220      	movs	r2, #32
 8013556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801355a:	2300      	movs	r3, #0
 801355c:	e000      	b.n	8013560 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 801355e:	2302      	movs	r3, #2
  }
}
 8013560:	4618      	mov	r0, r3
 8013562:	3720      	adds	r7, #32
 8013564:	46bd      	mov	sp, r7
 8013566:	bd80      	pop	{r7, pc}

08013568 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013568:	b580      	push	{r7, lr}
 801356a:	b08a      	sub	sp, #40	@ 0x28
 801356c:	af02      	add	r7, sp, #8
 801356e:	60f8      	str	r0, [r7, #12]
 8013570:	60b9      	str	r1, [r7, #8]
 8013572:	603b      	str	r3, [r7, #0]
 8013574:	4613      	mov	r3, r2
 8013576:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801357e:	2b20      	cmp	r3, #32
 8013580:	f040 80b5 	bne.w	80136ee <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8013584:	68bb      	ldr	r3, [r7, #8]
 8013586:	2b00      	cmp	r3, #0
 8013588:	d002      	beq.n	8013590 <HAL_UART_Receive+0x28>
 801358a:	88fb      	ldrh	r3, [r7, #6]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d101      	bne.n	8013594 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8013590:	2301      	movs	r3, #1
 8013592:	e0ad      	b.n	80136f0 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	2200      	movs	r2, #0
 8013598:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	2222      	movs	r2, #34	@ 0x22
 80135a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80135a4:	68fb      	ldr	r3, [r7, #12]
 80135a6:	2200      	movs	r2, #0
 80135a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80135aa:	f7f2 facd 	bl	8005b48 <HAL_GetTick>
 80135ae:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	88fa      	ldrh	r2, [r7, #6]
 80135b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	88fa      	ldrh	r2, [r7, #6]
 80135bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	689b      	ldr	r3, [r3, #8]
 80135c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80135c8:	d10e      	bne.n	80135e8 <HAL_UART_Receive+0x80>
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	691b      	ldr	r3, [r3, #16]
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d105      	bne.n	80135de <HAL_UART_Receive+0x76>
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80135d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80135dc:	e02d      	b.n	801363a <HAL_UART_Receive+0xd2>
 80135de:	68fb      	ldr	r3, [r7, #12]
 80135e0:	22ff      	movs	r2, #255	@ 0xff
 80135e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80135e6:	e028      	b.n	801363a <HAL_UART_Receive+0xd2>
 80135e8:	68fb      	ldr	r3, [r7, #12]
 80135ea:	689b      	ldr	r3, [r3, #8]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d10d      	bne.n	801360c <HAL_UART_Receive+0xa4>
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	691b      	ldr	r3, [r3, #16]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d104      	bne.n	8013602 <HAL_UART_Receive+0x9a>
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	22ff      	movs	r2, #255	@ 0xff
 80135fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013600:	e01b      	b.n	801363a <HAL_UART_Receive+0xd2>
 8013602:	68fb      	ldr	r3, [r7, #12]
 8013604:	227f      	movs	r2, #127	@ 0x7f
 8013606:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801360a:	e016      	b.n	801363a <HAL_UART_Receive+0xd2>
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	689b      	ldr	r3, [r3, #8]
 8013610:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013614:	d10d      	bne.n	8013632 <HAL_UART_Receive+0xca>
 8013616:	68fb      	ldr	r3, [r7, #12]
 8013618:	691b      	ldr	r3, [r3, #16]
 801361a:	2b00      	cmp	r3, #0
 801361c:	d104      	bne.n	8013628 <HAL_UART_Receive+0xc0>
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	227f      	movs	r2, #127	@ 0x7f
 8013622:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013626:	e008      	b.n	801363a <HAL_UART_Receive+0xd2>
 8013628:	68fb      	ldr	r3, [r7, #12]
 801362a:	223f      	movs	r2, #63	@ 0x3f
 801362c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013630:	e003      	b.n	801363a <HAL_UART_Receive+0xd2>
 8013632:	68fb      	ldr	r3, [r7, #12]
 8013634:	2200      	movs	r2, #0
 8013636:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801363a:	68fb      	ldr	r3, [r7, #12]
 801363c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013640:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	689b      	ldr	r3, [r3, #8]
 8013646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801364a:	d108      	bne.n	801365e <HAL_UART_Receive+0xf6>
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	691b      	ldr	r3, [r3, #16]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d104      	bne.n	801365e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8013654:	2300      	movs	r3, #0
 8013656:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8013658:	68bb      	ldr	r3, [r7, #8]
 801365a:	61bb      	str	r3, [r7, #24]
 801365c:	e003      	b.n	8013666 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 801365e:	68bb      	ldr	r3, [r7, #8]
 8013660:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013662:	2300      	movs	r3, #0
 8013664:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8013666:	e036      	b.n	80136d6 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013668:	683b      	ldr	r3, [r7, #0]
 801366a:	9300      	str	r3, [sp, #0]
 801366c:	697b      	ldr	r3, [r7, #20]
 801366e:	2200      	movs	r2, #0
 8013670:	2120      	movs	r1, #32
 8013672:	68f8      	ldr	r0, [r7, #12]
 8013674:	f001 fc3a 	bl	8014eec <UART_WaitOnFlagUntilTimeout>
 8013678:	4603      	mov	r3, r0
 801367a:	2b00      	cmp	r3, #0
 801367c:	d005      	beq.n	801368a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 801367e:	68fb      	ldr	r3, [r7, #12]
 8013680:	2220      	movs	r2, #32
 8013682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8013686:	2303      	movs	r3, #3
 8013688:	e032      	b.n	80136f0 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 801368a:	69fb      	ldr	r3, [r7, #28]
 801368c:	2b00      	cmp	r3, #0
 801368e:	d10c      	bne.n	80136aa <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	681b      	ldr	r3, [r3, #0]
 8013694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013696:	b29a      	uxth	r2, r3
 8013698:	8a7b      	ldrh	r3, [r7, #18]
 801369a:	4013      	ands	r3, r2
 801369c:	b29a      	uxth	r2, r3
 801369e:	69bb      	ldr	r3, [r7, #24]
 80136a0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80136a2:	69bb      	ldr	r3, [r7, #24]
 80136a4:	3302      	adds	r3, #2
 80136a6:	61bb      	str	r3, [r7, #24]
 80136a8:	e00c      	b.n	80136c4 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136b0:	b2da      	uxtb	r2, r3
 80136b2:	8a7b      	ldrh	r3, [r7, #18]
 80136b4:	b2db      	uxtb	r3, r3
 80136b6:	4013      	ands	r3, r2
 80136b8:	b2da      	uxtb	r2, r3
 80136ba:	69fb      	ldr	r3, [r7, #28]
 80136bc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80136be:	69fb      	ldr	r3, [r7, #28]
 80136c0:	3301      	adds	r3, #1
 80136c2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80136c4:	68fb      	ldr	r3, [r7, #12]
 80136c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80136ca:	b29b      	uxth	r3, r3
 80136cc:	3b01      	subs	r3, #1
 80136ce:	b29a      	uxth	r2, r3
 80136d0:	68fb      	ldr	r3, [r7, #12]
 80136d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80136dc:	b29b      	uxth	r3, r3
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d1c2      	bne.n	8013668 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	2220      	movs	r2, #32
 80136e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80136ea:	2300      	movs	r3, #0
 80136ec:	e000      	b.n	80136f0 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80136ee:	2302      	movs	r3, #2
  }
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	3720      	adds	r7, #32
 80136f4:	46bd      	mov	sp, r7
 80136f6:	bd80      	pop	{r7, pc}

080136f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80136f8:	b580      	push	{r7, lr}
 80136fa:	b08a      	sub	sp, #40	@ 0x28
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	60f8      	str	r0, [r7, #12]
 8013700:	60b9      	str	r1, [r7, #8]
 8013702:	4613      	mov	r3, r2
 8013704:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801370c:	2b20      	cmp	r3, #32
 801370e:	d137      	bne.n	8013780 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8013710:	68bb      	ldr	r3, [r7, #8]
 8013712:	2b00      	cmp	r3, #0
 8013714:	d002      	beq.n	801371c <HAL_UART_Receive_IT+0x24>
 8013716:	88fb      	ldrh	r3, [r7, #6]
 8013718:	2b00      	cmp	r3, #0
 801371a:	d101      	bne.n	8013720 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 801371c:	2301      	movs	r3, #1
 801371e:	e030      	b.n	8013782 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	2200      	movs	r2, #0
 8013724:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	4a18      	ldr	r2, [pc, #96]	@ (801378c <HAL_UART_Receive_IT+0x94>)
 801372c:	4293      	cmp	r3, r2
 801372e:	d01f      	beq.n	8013770 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	685b      	ldr	r3, [r3, #4]
 8013736:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801373a:	2b00      	cmp	r3, #0
 801373c:	d018      	beq.n	8013770 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013744:	697b      	ldr	r3, [r7, #20]
 8013746:	e853 3f00 	ldrex	r3, [r3]
 801374a:	613b      	str	r3, [r7, #16]
   return(result);
 801374c:	693b      	ldr	r3, [r7, #16]
 801374e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8013752:	627b      	str	r3, [r7, #36]	@ 0x24
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	461a      	mov	r2, r3
 801375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801375c:	623b      	str	r3, [r7, #32]
 801375e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013760:	69f9      	ldr	r1, [r7, #28]
 8013762:	6a3a      	ldr	r2, [r7, #32]
 8013764:	e841 2300 	strex	r3, r2, [r1]
 8013768:	61bb      	str	r3, [r7, #24]
   return(result);
 801376a:	69bb      	ldr	r3, [r7, #24]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d1e6      	bne.n	801373e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8013770:	88fb      	ldrh	r3, [r7, #6]
 8013772:	461a      	mov	r2, r3
 8013774:	68b9      	ldr	r1, [r7, #8]
 8013776:	68f8      	ldr	r0, [r7, #12]
 8013778:	f001 fc26 	bl	8014fc8 <UART_Start_Receive_IT>
 801377c:	4603      	mov	r3, r0
 801377e:	e000      	b.n	8013782 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8013780:	2302      	movs	r3, #2
  }
}
 8013782:	4618      	mov	r0, r3
 8013784:	3728      	adds	r7, #40	@ 0x28
 8013786:	46bd      	mov	sp, r7
 8013788:	bd80      	pop	{r7, pc}
 801378a:	bf00      	nop
 801378c:	58000c00 	.word	0x58000c00

08013790 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013790:	b580      	push	{r7, lr}
 8013792:	b0ba      	sub	sp, #232	@ 0xe8
 8013794:	af00      	add	r7, sp, #0
 8013796:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013798:	687b      	ldr	r3, [r7, #4]
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	69db      	ldr	r3, [r3, #28]
 801379e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	689b      	ldr	r3, [r3, #8]
 80137b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80137b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80137ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80137be:	4013      	ands	r3, r2
 80137c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80137c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d11b      	bne.n	8013804 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80137cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80137d0:	f003 0320 	and.w	r3, r3, #32
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d015      	beq.n	8013804 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80137d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80137dc:	f003 0320 	and.w	r3, r3, #32
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	d105      	bne.n	80137f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80137e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80137e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d009      	beq.n	8013804 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	f000 8393 	beq.w	8013f20 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80137fe:	6878      	ldr	r0, [r7, #4]
 8013800:	4798      	blx	r3
      }
      return;
 8013802:	e38d      	b.n	8013f20 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013804:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8013808:	2b00      	cmp	r3, #0
 801380a:	f000 8123 	beq.w	8013a54 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801380e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013812:	4b8d      	ldr	r3, [pc, #564]	@ (8013a48 <HAL_UART_IRQHandler+0x2b8>)
 8013814:	4013      	ands	r3, r2
 8013816:	2b00      	cmp	r3, #0
 8013818:	d106      	bne.n	8013828 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801381a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801381e:	4b8b      	ldr	r3, [pc, #556]	@ (8013a4c <HAL_UART_IRQHandler+0x2bc>)
 8013820:	4013      	ands	r3, r2
 8013822:	2b00      	cmp	r3, #0
 8013824:	f000 8116 	beq.w	8013a54 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801382c:	f003 0301 	and.w	r3, r3, #1
 8013830:	2b00      	cmp	r3, #0
 8013832:	d011      	beq.n	8013858 <HAL_UART_IRQHandler+0xc8>
 8013834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801383c:	2b00      	cmp	r3, #0
 801383e:	d00b      	beq.n	8013858 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	2201      	movs	r2, #1
 8013846:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801384e:	f043 0201 	orr.w	r2, r3, #1
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801385c:	f003 0302 	and.w	r3, r3, #2
 8013860:	2b00      	cmp	r3, #0
 8013862:	d011      	beq.n	8013888 <HAL_UART_IRQHandler+0xf8>
 8013864:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013868:	f003 0301 	and.w	r3, r3, #1
 801386c:	2b00      	cmp	r3, #0
 801386e:	d00b      	beq.n	8013888 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	2202      	movs	r2, #2
 8013876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801387e:	f043 0204 	orr.w	r2, r3, #4
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801388c:	f003 0304 	and.w	r3, r3, #4
 8013890:	2b00      	cmp	r3, #0
 8013892:	d011      	beq.n	80138b8 <HAL_UART_IRQHandler+0x128>
 8013894:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013898:	f003 0301 	and.w	r3, r3, #1
 801389c:	2b00      	cmp	r3, #0
 801389e:	d00b      	beq.n	80138b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	681b      	ldr	r3, [r3, #0]
 80138a4:	2204      	movs	r2, #4
 80138a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138ae:	f043 0202 	orr.w	r2, r3, #2
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80138b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80138bc:	f003 0308 	and.w	r3, r3, #8
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d017      	beq.n	80138f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80138c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80138c8:	f003 0320 	and.w	r3, r3, #32
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d105      	bne.n	80138dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80138d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80138d4:	4b5c      	ldr	r3, [pc, #368]	@ (8013a48 <HAL_UART_IRQHandler+0x2b8>)
 80138d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d00b      	beq.n	80138f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	2208      	movs	r2, #8
 80138e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138ea:	f043 0208 	orr.w	r2, r3, #8
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80138f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80138f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	d012      	beq.n	8013926 <HAL_UART_IRQHandler+0x196>
 8013900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013904:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013908:	2b00      	cmp	r3, #0
 801390a:	d00c      	beq.n	8013926 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013914:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801391c:	f043 0220 	orr.w	r2, r3, #32
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801392c:	2b00      	cmp	r3, #0
 801392e:	f000 82f9 	beq.w	8013f24 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013936:	f003 0320 	and.w	r3, r3, #32
 801393a:	2b00      	cmp	r3, #0
 801393c:	d013      	beq.n	8013966 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801393e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013942:	f003 0320 	and.w	r3, r3, #32
 8013946:	2b00      	cmp	r3, #0
 8013948:	d105      	bne.n	8013956 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801394a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801394e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013952:	2b00      	cmp	r3, #0
 8013954:	d007      	beq.n	8013966 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801395a:	2b00      	cmp	r3, #0
 801395c:	d003      	beq.n	8013966 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013962:	6878      	ldr	r0, [r7, #4]
 8013964:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801396c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	689b      	ldr	r3, [r3, #8]
 8013976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801397a:	2b40      	cmp	r3, #64	@ 0x40
 801397c:	d005      	beq.n	801398a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801397e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8013982:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013986:	2b00      	cmp	r3, #0
 8013988:	d054      	beq.n	8013a34 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801398a:	6878      	ldr	r0, [r7, #4]
 801398c:	f001 fc3e 	bl	801520c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	689b      	ldr	r3, [r3, #8]
 8013996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801399a:	2b40      	cmp	r3, #64	@ 0x40
 801399c:	d146      	bne.n	8013a2c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	3308      	adds	r3, #8
 80139a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80139ac:	e853 3f00 	ldrex	r3, [r3]
 80139b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80139b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80139b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80139bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	3308      	adds	r3, #8
 80139c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80139ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80139ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80139d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80139da:	e841 2300 	strex	r3, r2, [r1]
 80139de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80139e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d1d9      	bne.n	801399e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d017      	beq.n	8013a24 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80139fa:	4a15      	ldr	r2, [pc, #84]	@ (8013a50 <HAL_UART_IRQHandler+0x2c0>)
 80139fc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a04:	4618      	mov	r0, r3
 8013a06:	f7f5 fb6d 	bl	80090e4 <HAL_DMA_Abort_IT>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d019      	beq.n	8013a44 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013a18:	687a      	ldr	r2, [r7, #4]
 8013a1a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8013a1e:	4610      	mov	r0, r2
 8013a20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013a22:	e00f      	b.n	8013a44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013a24:	6878      	ldr	r0, [r7, #4]
 8013a26:	f000 fa93 	bl	8013f50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013a2a:	e00b      	b.n	8013a44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013a2c:	6878      	ldr	r0, [r7, #4]
 8013a2e:	f000 fa8f 	bl	8013f50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013a32:	e007      	b.n	8013a44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013a34:	6878      	ldr	r0, [r7, #4]
 8013a36:	f000 fa8b 	bl	8013f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	2200      	movs	r2, #0
 8013a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8013a42:	e26f      	b.n	8013f24 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013a44:	bf00      	nop
    return;
 8013a46:	e26d      	b.n	8013f24 <HAL_UART_IRQHandler+0x794>
 8013a48:	10000001 	.word	0x10000001
 8013a4c:	04000120 	.word	0x04000120
 8013a50:	080152d9 	.word	0x080152d9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013a58:	2b01      	cmp	r3, #1
 8013a5a:	f040 8203 	bne.w	8013e64 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8013a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013a62:	f003 0310 	and.w	r3, r3, #16
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	f000 81fc 	beq.w	8013e64 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8013a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013a70:	f003 0310 	and.w	r3, r3, #16
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	f000 81f5 	beq.w	8013e64 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	2210      	movs	r2, #16
 8013a80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	681b      	ldr	r3, [r3, #0]
 8013a86:	689b      	ldr	r3, [r3, #8]
 8013a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a8c:	2b40      	cmp	r3, #64	@ 0x40
 8013a8e:	f040 816d 	bne.w	8013d6c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	4aa4      	ldr	r2, [pc, #656]	@ (8013d2c <HAL_UART_IRQHandler+0x59c>)
 8013a9c:	4293      	cmp	r3, r2
 8013a9e:	d068      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aa6:	681b      	ldr	r3, [r3, #0]
 8013aa8:	4aa1      	ldr	r2, [pc, #644]	@ (8013d30 <HAL_UART_IRQHandler+0x5a0>)
 8013aaa:	4293      	cmp	r3, r2
 8013aac:	d061      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ab4:	681b      	ldr	r3, [r3, #0]
 8013ab6:	4a9f      	ldr	r2, [pc, #636]	@ (8013d34 <HAL_UART_IRQHandler+0x5a4>)
 8013ab8:	4293      	cmp	r3, r2
 8013aba:	d05a      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ac2:	681b      	ldr	r3, [r3, #0]
 8013ac4:	4a9c      	ldr	r2, [pc, #624]	@ (8013d38 <HAL_UART_IRQHandler+0x5a8>)
 8013ac6:	4293      	cmp	r3, r2
 8013ac8:	d053      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	4a9a      	ldr	r2, [pc, #616]	@ (8013d3c <HAL_UART_IRQHandler+0x5ac>)
 8013ad4:	4293      	cmp	r3, r2
 8013ad6:	d04c      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ade:	681b      	ldr	r3, [r3, #0]
 8013ae0:	4a97      	ldr	r2, [pc, #604]	@ (8013d40 <HAL_UART_IRQHandler+0x5b0>)
 8013ae2:	4293      	cmp	r3, r2
 8013ae4:	d045      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	4a95      	ldr	r2, [pc, #596]	@ (8013d44 <HAL_UART_IRQHandler+0x5b4>)
 8013af0:	4293      	cmp	r3, r2
 8013af2:	d03e      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013afa:	681b      	ldr	r3, [r3, #0]
 8013afc:	4a92      	ldr	r2, [pc, #584]	@ (8013d48 <HAL_UART_IRQHandler+0x5b8>)
 8013afe:	4293      	cmp	r3, r2
 8013b00:	d037      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	4a90      	ldr	r2, [pc, #576]	@ (8013d4c <HAL_UART_IRQHandler+0x5bc>)
 8013b0c:	4293      	cmp	r3, r2
 8013b0e:	d030      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b16:	681b      	ldr	r3, [r3, #0]
 8013b18:	4a8d      	ldr	r2, [pc, #564]	@ (8013d50 <HAL_UART_IRQHandler+0x5c0>)
 8013b1a:	4293      	cmp	r3, r2
 8013b1c:	d029      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b24:	681b      	ldr	r3, [r3, #0]
 8013b26:	4a8b      	ldr	r2, [pc, #556]	@ (8013d54 <HAL_UART_IRQHandler+0x5c4>)
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	d022      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b32:	681b      	ldr	r3, [r3, #0]
 8013b34:	4a88      	ldr	r2, [pc, #544]	@ (8013d58 <HAL_UART_IRQHandler+0x5c8>)
 8013b36:	4293      	cmp	r3, r2
 8013b38:	d01b      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b40:	681b      	ldr	r3, [r3, #0]
 8013b42:	4a86      	ldr	r2, [pc, #536]	@ (8013d5c <HAL_UART_IRQHandler+0x5cc>)
 8013b44:	4293      	cmp	r3, r2
 8013b46:	d014      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	4a83      	ldr	r2, [pc, #524]	@ (8013d60 <HAL_UART_IRQHandler+0x5d0>)
 8013b52:	4293      	cmp	r3, r2
 8013b54:	d00d      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b5c:	681b      	ldr	r3, [r3, #0]
 8013b5e:	4a81      	ldr	r2, [pc, #516]	@ (8013d64 <HAL_UART_IRQHandler+0x5d4>)
 8013b60:	4293      	cmp	r3, r2
 8013b62:	d006      	beq.n	8013b72 <HAL_UART_IRQHandler+0x3e2>
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	4a7e      	ldr	r2, [pc, #504]	@ (8013d68 <HAL_UART_IRQHandler+0x5d8>)
 8013b6e:	4293      	cmp	r3, r2
 8013b70:	d106      	bne.n	8013b80 <HAL_UART_IRQHandler+0x3f0>
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	685b      	ldr	r3, [r3, #4]
 8013b7c:	b29b      	uxth	r3, r3
 8013b7e:	e005      	b.n	8013b8c <HAL_UART_IRQHandler+0x3fc>
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	685b      	ldr	r3, [r3, #4]
 8013b8a:	b29b      	uxth	r3, r3
 8013b8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8013b90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	f000 80ad 	beq.w	8013cf4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013ba0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013ba4:	429a      	cmp	r2, r3
 8013ba6:	f080 80a5 	bcs.w	8013cf4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013bb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013bba:	69db      	ldr	r3, [r3, #28]
 8013bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013bc0:	f000 8087 	beq.w	8013cd2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013bd0:	e853 3f00 	ldrex	r3, [r3]
 8013bd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013bd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013be0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	681b      	ldr	r3, [r3, #0]
 8013be8:	461a      	mov	r2, r3
 8013bea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013bee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013bf2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013bfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013bfe:	e841 2300 	strex	r3, r2, [r1]
 8013c02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013c06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	d1da      	bne.n	8013bc4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	3308      	adds	r3, #8
 8013c14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013c18:	e853 3f00 	ldrex	r3, [r3]
 8013c1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013c1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013c20:	f023 0301 	bic.w	r3, r3, #1
 8013c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	3308      	adds	r3, #8
 8013c2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013c32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013c36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013c3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013c3e:	e841 2300 	strex	r3, r2, [r1]
 8013c42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013c44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d1e1      	bne.n	8013c0e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	3308      	adds	r3, #8
 8013c50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013c54:	e853 3f00 	ldrex	r3, [r3]
 8013c58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013c5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013c60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	3308      	adds	r3, #8
 8013c6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013c6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013c70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013c74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013c76:	e841 2300 	strex	r3, r2, [r1]
 8013c7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013c7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d1e3      	bne.n	8013c4a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	2220      	movs	r2, #32
 8013c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	2200      	movs	r2, #0
 8013c8e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	681b      	ldr	r3, [r3, #0]
 8013c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013c98:	e853 3f00 	ldrex	r3, [r3]
 8013c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013ca0:	f023 0310 	bic.w	r3, r3, #16
 8013ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	461a      	mov	r2, r3
 8013cae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013cb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013cb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013cb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013cb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013cba:	e841 2300 	strex	r3, r2, [r1]
 8013cbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013cc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d1e4      	bne.n	8013c90 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013ccc:	4618      	mov	r0, r3
 8013cce:	f7f4 feeb 	bl	8008aa8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	2202      	movs	r2, #2
 8013cd6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013ce4:	b29b      	uxth	r3, r3
 8013ce6:	1ad3      	subs	r3, r2, r3
 8013ce8:	b29b      	uxth	r3, r3
 8013cea:	4619      	mov	r1, r3
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f000 f939 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013cf2:	e119      	b.n	8013f28 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013cfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013cfe:	429a      	cmp	r2, r3
 8013d00:	f040 8112 	bne.w	8013f28 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d0a:	69db      	ldr	r3, [r3, #28]
 8013d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013d10:	f040 810a 	bne.w	8013f28 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	2202      	movs	r2, #2
 8013d18:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013d20:	4619      	mov	r1, r3
 8013d22:	6878      	ldr	r0, [r7, #4]
 8013d24:	f000 f91e 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
      return;
 8013d28:	e0fe      	b.n	8013f28 <HAL_UART_IRQHandler+0x798>
 8013d2a:	bf00      	nop
 8013d2c:	40020010 	.word	0x40020010
 8013d30:	40020028 	.word	0x40020028
 8013d34:	40020040 	.word	0x40020040
 8013d38:	40020058 	.word	0x40020058
 8013d3c:	40020070 	.word	0x40020070
 8013d40:	40020088 	.word	0x40020088
 8013d44:	400200a0 	.word	0x400200a0
 8013d48:	400200b8 	.word	0x400200b8
 8013d4c:	40020410 	.word	0x40020410
 8013d50:	40020428 	.word	0x40020428
 8013d54:	40020440 	.word	0x40020440
 8013d58:	40020458 	.word	0x40020458
 8013d5c:	40020470 	.word	0x40020470
 8013d60:	40020488 	.word	0x40020488
 8013d64:	400204a0 	.word	0x400204a0
 8013d68:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d78:	b29b      	uxth	r3, r3
 8013d7a:	1ad3      	subs	r3, r2, r3
 8013d7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d86:	b29b      	uxth	r3, r3
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	f000 80cf 	beq.w	8013f2c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8013d8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	f000 80ca 	beq.w	8013f2c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013da0:	e853 3f00 	ldrex	r3, [r3]
 8013da4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013da8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013dac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	461a      	mov	r2, r3
 8013db6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013dba:	647b      	str	r3, [r7, #68]	@ 0x44
 8013dbc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013dbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013dc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013dc2:	e841 2300 	strex	r3, r2, [r1]
 8013dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d1e4      	bne.n	8013d98 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	681b      	ldr	r3, [r3, #0]
 8013dd2:	3308      	adds	r3, #8
 8013dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dd8:	e853 3f00 	ldrex	r3, [r3]
 8013ddc:	623b      	str	r3, [r7, #32]
   return(result);
 8013dde:	6a3a      	ldr	r2, [r7, #32]
 8013de0:	4b55      	ldr	r3, [pc, #340]	@ (8013f38 <HAL_UART_IRQHandler+0x7a8>)
 8013de2:	4013      	ands	r3, r2
 8013de4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	3308      	adds	r3, #8
 8013dee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013df2:	633a      	str	r2, [r7, #48]	@ 0x30
 8013df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013df6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013df8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013dfa:	e841 2300 	strex	r3, r2, [r1]
 8013dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d1e3      	bne.n	8013dce <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2220      	movs	r2, #32
 8013e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	2200      	movs	r2, #0
 8013e12:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	2200      	movs	r2, #0
 8013e18:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e20:	693b      	ldr	r3, [r7, #16]
 8013e22:	e853 3f00 	ldrex	r3, [r3]
 8013e26:	60fb      	str	r3, [r7, #12]
   return(result);
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	f023 0310 	bic.w	r3, r3, #16
 8013e2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	461a      	mov	r2, r3
 8013e38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8013e3c:	61fb      	str	r3, [r7, #28]
 8013e3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e40:	69b9      	ldr	r1, [r7, #24]
 8013e42:	69fa      	ldr	r2, [r7, #28]
 8013e44:	e841 2300 	strex	r3, r2, [r1]
 8013e48:	617b      	str	r3, [r7, #20]
   return(result);
 8013e4a:	697b      	ldr	r3, [r7, #20]
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d1e4      	bne.n	8013e1a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	2202      	movs	r2, #2
 8013e54:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013e56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013e5a:	4619      	mov	r1, r3
 8013e5c:	6878      	ldr	r0, [r7, #4]
 8013e5e:	f000 f881 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013e62:	e063      	b.n	8013f2c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8013e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d00e      	beq.n	8013e8e <HAL_UART_IRQHandler+0x6fe>
 8013e70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013e74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d008      	beq.n	8013e8e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8013e84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8013e86:	6878      	ldr	r0, [r7, #4]
 8013e88:	f001 ff84 	bl	8015d94 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013e8c:	e051      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8013e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d014      	beq.n	8013ec4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8013e9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d105      	bne.n	8013eb2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8013ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013eaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d008      	beq.n	8013ec4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d03a      	beq.n	8013f30 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013ebe:	6878      	ldr	r0, [r7, #4]
 8013ec0:	4798      	blx	r3
    }
    return;
 8013ec2:	e035      	b.n	8013f30 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8013ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d009      	beq.n	8013ee4 <HAL_UART_IRQHandler+0x754>
 8013ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	d003      	beq.n	8013ee4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013edc:	6878      	ldr	r0, [r7, #4]
 8013ede:	f001 fa0d 	bl	80152fc <UART_EndTransmit_IT>
    return;
 8013ee2:	e026      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013ee8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d009      	beq.n	8013f04 <HAL_UART_IRQHandler+0x774>
 8013ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013ef4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d003      	beq.n	8013f04 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013efc:	6878      	ldr	r0, [r7, #4]
 8013efe:	f001 ff5d 	bl	8015dbc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013f02:	e016      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013f08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d010      	beq.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
 8013f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	da0c      	bge.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8013f18:	6878      	ldr	r0, [r7, #4]
 8013f1a:	f001 ff45 	bl	8015da8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013f1e:	e008      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013f20:	bf00      	nop
 8013f22:	e006      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013f24:	bf00      	nop
 8013f26:	e004      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013f28:	bf00      	nop
 8013f2a:	e002      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013f2c:	bf00      	nop
 8013f2e:	e000      	b.n	8013f32 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013f30:	bf00      	nop
  }
}
 8013f32:	37e8      	adds	r7, #232	@ 0xe8
 8013f34:	46bd      	mov	sp, r7
 8013f36:	bd80      	pop	{r7, pc}
 8013f38:	effffffe 	.word	0xeffffffe

08013f3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8013f3c:	b480      	push	{r7}
 8013f3e:	b083      	sub	sp, #12
 8013f40:	af00      	add	r7, sp, #0
 8013f42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8013f44:	bf00      	nop
 8013f46:	370c      	adds	r7, #12
 8013f48:	46bd      	mov	sp, r7
 8013f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f4e:	4770      	bx	lr

08013f50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013f50:	b480      	push	{r7}
 8013f52:	b083      	sub	sp, #12
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8013f58:	bf00      	nop
 8013f5a:	370c      	adds	r7, #12
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f62:	4770      	bx	lr

08013f64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013f64:	b480      	push	{r7}
 8013f66:	b083      	sub	sp, #12
 8013f68:	af00      	add	r7, sp, #0
 8013f6a:	6078      	str	r0, [r7, #4]
 8013f6c:	460b      	mov	r3, r1
 8013f6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013f70:	bf00      	nop
 8013f72:	370c      	adds	r7, #12
 8013f74:	46bd      	mov	sp, r7
 8013f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f7a:	4770      	bx	lr

08013f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013f7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013f80:	b092      	sub	sp, #72	@ 0x48
 8013f82:	af00      	add	r7, sp, #0
 8013f84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8013f86:	2300      	movs	r3, #0
 8013f88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013f8c:	697b      	ldr	r3, [r7, #20]
 8013f8e:	689a      	ldr	r2, [r3, #8]
 8013f90:	697b      	ldr	r3, [r7, #20]
 8013f92:	691b      	ldr	r3, [r3, #16]
 8013f94:	431a      	orrs	r2, r3
 8013f96:	697b      	ldr	r3, [r7, #20]
 8013f98:	695b      	ldr	r3, [r3, #20]
 8013f9a:	431a      	orrs	r2, r3
 8013f9c:	697b      	ldr	r3, [r7, #20]
 8013f9e:	69db      	ldr	r3, [r3, #28]
 8013fa0:	4313      	orrs	r3, r2
 8013fa2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013fa4:	697b      	ldr	r3, [r7, #20]
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	681a      	ldr	r2, [r3, #0]
 8013faa:	4bbe      	ldr	r3, [pc, #760]	@ (80142a4 <UART_SetConfig+0x328>)
 8013fac:	4013      	ands	r3, r2
 8013fae:	697a      	ldr	r2, [r7, #20]
 8013fb0:	6812      	ldr	r2, [r2, #0]
 8013fb2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013fb4:	430b      	orrs	r3, r1
 8013fb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8013fb8:	697b      	ldr	r3, [r7, #20]
 8013fba:	681b      	ldr	r3, [r3, #0]
 8013fbc:	685b      	ldr	r3, [r3, #4]
 8013fbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013fc2:	697b      	ldr	r3, [r7, #20]
 8013fc4:	68da      	ldr	r2, [r3, #12]
 8013fc6:	697b      	ldr	r3, [r7, #20]
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	430a      	orrs	r2, r1
 8013fcc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013fce:	697b      	ldr	r3, [r7, #20]
 8013fd0:	699b      	ldr	r3, [r3, #24]
 8013fd2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013fd4:	697b      	ldr	r3, [r7, #20]
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	4ab3      	ldr	r2, [pc, #716]	@ (80142a8 <UART_SetConfig+0x32c>)
 8013fda:	4293      	cmp	r3, r2
 8013fdc:	d004      	beq.n	8013fe8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013fde:	697b      	ldr	r3, [r7, #20]
 8013fe0:	6a1b      	ldr	r3, [r3, #32]
 8013fe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013fe4:	4313      	orrs	r3, r2
 8013fe6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8013fe8:	697b      	ldr	r3, [r7, #20]
 8013fea:	681b      	ldr	r3, [r3, #0]
 8013fec:	689a      	ldr	r2, [r3, #8]
 8013fee:	4baf      	ldr	r3, [pc, #700]	@ (80142ac <UART_SetConfig+0x330>)
 8013ff0:	4013      	ands	r3, r2
 8013ff2:	697a      	ldr	r2, [r7, #20]
 8013ff4:	6812      	ldr	r2, [r2, #0]
 8013ff6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013ff8:	430b      	orrs	r3, r1
 8013ffa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013ffc:	697b      	ldr	r3, [r7, #20]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014002:	f023 010f 	bic.w	r1, r3, #15
 8014006:	697b      	ldr	r3, [r7, #20]
 8014008:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801400a:	697b      	ldr	r3, [r7, #20]
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	430a      	orrs	r2, r1
 8014010:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8014012:	697b      	ldr	r3, [r7, #20]
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	4aa6      	ldr	r2, [pc, #664]	@ (80142b0 <UART_SetConfig+0x334>)
 8014018:	4293      	cmp	r3, r2
 801401a:	d177      	bne.n	801410c <UART_SetConfig+0x190>
 801401c:	4ba5      	ldr	r3, [pc, #660]	@ (80142b4 <UART_SetConfig+0x338>)
 801401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014020:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014024:	2b28      	cmp	r3, #40	@ 0x28
 8014026:	d86d      	bhi.n	8014104 <UART_SetConfig+0x188>
 8014028:	a201      	add	r2, pc, #4	@ (adr r2, 8014030 <UART_SetConfig+0xb4>)
 801402a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801402e:	bf00      	nop
 8014030:	080140d5 	.word	0x080140d5
 8014034:	08014105 	.word	0x08014105
 8014038:	08014105 	.word	0x08014105
 801403c:	08014105 	.word	0x08014105
 8014040:	08014105 	.word	0x08014105
 8014044:	08014105 	.word	0x08014105
 8014048:	08014105 	.word	0x08014105
 801404c:	08014105 	.word	0x08014105
 8014050:	080140dd 	.word	0x080140dd
 8014054:	08014105 	.word	0x08014105
 8014058:	08014105 	.word	0x08014105
 801405c:	08014105 	.word	0x08014105
 8014060:	08014105 	.word	0x08014105
 8014064:	08014105 	.word	0x08014105
 8014068:	08014105 	.word	0x08014105
 801406c:	08014105 	.word	0x08014105
 8014070:	080140e5 	.word	0x080140e5
 8014074:	08014105 	.word	0x08014105
 8014078:	08014105 	.word	0x08014105
 801407c:	08014105 	.word	0x08014105
 8014080:	08014105 	.word	0x08014105
 8014084:	08014105 	.word	0x08014105
 8014088:	08014105 	.word	0x08014105
 801408c:	08014105 	.word	0x08014105
 8014090:	080140ed 	.word	0x080140ed
 8014094:	08014105 	.word	0x08014105
 8014098:	08014105 	.word	0x08014105
 801409c:	08014105 	.word	0x08014105
 80140a0:	08014105 	.word	0x08014105
 80140a4:	08014105 	.word	0x08014105
 80140a8:	08014105 	.word	0x08014105
 80140ac:	08014105 	.word	0x08014105
 80140b0:	080140f5 	.word	0x080140f5
 80140b4:	08014105 	.word	0x08014105
 80140b8:	08014105 	.word	0x08014105
 80140bc:	08014105 	.word	0x08014105
 80140c0:	08014105 	.word	0x08014105
 80140c4:	08014105 	.word	0x08014105
 80140c8:	08014105 	.word	0x08014105
 80140cc:	08014105 	.word	0x08014105
 80140d0:	080140fd 	.word	0x080140fd
 80140d4:	2301      	movs	r3, #1
 80140d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140da:	e326      	b.n	801472a <UART_SetConfig+0x7ae>
 80140dc:	2304      	movs	r3, #4
 80140de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140e2:	e322      	b.n	801472a <UART_SetConfig+0x7ae>
 80140e4:	2308      	movs	r3, #8
 80140e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140ea:	e31e      	b.n	801472a <UART_SetConfig+0x7ae>
 80140ec:	2310      	movs	r3, #16
 80140ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140f2:	e31a      	b.n	801472a <UART_SetConfig+0x7ae>
 80140f4:	2320      	movs	r3, #32
 80140f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80140fa:	e316      	b.n	801472a <UART_SetConfig+0x7ae>
 80140fc:	2340      	movs	r3, #64	@ 0x40
 80140fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014102:	e312      	b.n	801472a <UART_SetConfig+0x7ae>
 8014104:	2380      	movs	r3, #128	@ 0x80
 8014106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801410a:	e30e      	b.n	801472a <UART_SetConfig+0x7ae>
 801410c:	697b      	ldr	r3, [r7, #20]
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	4a69      	ldr	r2, [pc, #420]	@ (80142b8 <UART_SetConfig+0x33c>)
 8014112:	4293      	cmp	r3, r2
 8014114:	d130      	bne.n	8014178 <UART_SetConfig+0x1fc>
 8014116:	4b67      	ldr	r3, [pc, #412]	@ (80142b4 <UART_SetConfig+0x338>)
 8014118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801411a:	f003 0307 	and.w	r3, r3, #7
 801411e:	2b05      	cmp	r3, #5
 8014120:	d826      	bhi.n	8014170 <UART_SetConfig+0x1f4>
 8014122:	a201      	add	r2, pc, #4	@ (adr r2, 8014128 <UART_SetConfig+0x1ac>)
 8014124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014128:	08014141 	.word	0x08014141
 801412c:	08014149 	.word	0x08014149
 8014130:	08014151 	.word	0x08014151
 8014134:	08014159 	.word	0x08014159
 8014138:	08014161 	.word	0x08014161
 801413c:	08014169 	.word	0x08014169
 8014140:	2300      	movs	r3, #0
 8014142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014146:	e2f0      	b.n	801472a <UART_SetConfig+0x7ae>
 8014148:	2304      	movs	r3, #4
 801414a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801414e:	e2ec      	b.n	801472a <UART_SetConfig+0x7ae>
 8014150:	2308      	movs	r3, #8
 8014152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014156:	e2e8      	b.n	801472a <UART_SetConfig+0x7ae>
 8014158:	2310      	movs	r3, #16
 801415a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801415e:	e2e4      	b.n	801472a <UART_SetConfig+0x7ae>
 8014160:	2320      	movs	r3, #32
 8014162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014166:	e2e0      	b.n	801472a <UART_SetConfig+0x7ae>
 8014168:	2340      	movs	r3, #64	@ 0x40
 801416a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801416e:	e2dc      	b.n	801472a <UART_SetConfig+0x7ae>
 8014170:	2380      	movs	r3, #128	@ 0x80
 8014172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014176:	e2d8      	b.n	801472a <UART_SetConfig+0x7ae>
 8014178:	697b      	ldr	r3, [r7, #20]
 801417a:	681b      	ldr	r3, [r3, #0]
 801417c:	4a4f      	ldr	r2, [pc, #316]	@ (80142bc <UART_SetConfig+0x340>)
 801417e:	4293      	cmp	r3, r2
 8014180:	d130      	bne.n	80141e4 <UART_SetConfig+0x268>
 8014182:	4b4c      	ldr	r3, [pc, #304]	@ (80142b4 <UART_SetConfig+0x338>)
 8014184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014186:	f003 0307 	and.w	r3, r3, #7
 801418a:	2b05      	cmp	r3, #5
 801418c:	d826      	bhi.n	80141dc <UART_SetConfig+0x260>
 801418e:	a201      	add	r2, pc, #4	@ (adr r2, 8014194 <UART_SetConfig+0x218>)
 8014190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014194:	080141ad 	.word	0x080141ad
 8014198:	080141b5 	.word	0x080141b5
 801419c:	080141bd 	.word	0x080141bd
 80141a0:	080141c5 	.word	0x080141c5
 80141a4:	080141cd 	.word	0x080141cd
 80141a8:	080141d5 	.word	0x080141d5
 80141ac:	2300      	movs	r3, #0
 80141ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141b2:	e2ba      	b.n	801472a <UART_SetConfig+0x7ae>
 80141b4:	2304      	movs	r3, #4
 80141b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141ba:	e2b6      	b.n	801472a <UART_SetConfig+0x7ae>
 80141bc:	2308      	movs	r3, #8
 80141be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141c2:	e2b2      	b.n	801472a <UART_SetConfig+0x7ae>
 80141c4:	2310      	movs	r3, #16
 80141c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141ca:	e2ae      	b.n	801472a <UART_SetConfig+0x7ae>
 80141cc:	2320      	movs	r3, #32
 80141ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141d2:	e2aa      	b.n	801472a <UART_SetConfig+0x7ae>
 80141d4:	2340      	movs	r3, #64	@ 0x40
 80141d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141da:	e2a6      	b.n	801472a <UART_SetConfig+0x7ae>
 80141dc:	2380      	movs	r3, #128	@ 0x80
 80141de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80141e2:	e2a2      	b.n	801472a <UART_SetConfig+0x7ae>
 80141e4:	697b      	ldr	r3, [r7, #20]
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	4a35      	ldr	r2, [pc, #212]	@ (80142c0 <UART_SetConfig+0x344>)
 80141ea:	4293      	cmp	r3, r2
 80141ec:	d130      	bne.n	8014250 <UART_SetConfig+0x2d4>
 80141ee:	4b31      	ldr	r3, [pc, #196]	@ (80142b4 <UART_SetConfig+0x338>)
 80141f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80141f2:	f003 0307 	and.w	r3, r3, #7
 80141f6:	2b05      	cmp	r3, #5
 80141f8:	d826      	bhi.n	8014248 <UART_SetConfig+0x2cc>
 80141fa:	a201      	add	r2, pc, #4	@ (adr r2, 8014200 <UART_SetConfig+0x284>)
 80141fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014200:	08014219 	.word	0x08014219
 8014204:	08014221 	.word	0x08014221
 8014208:	08014229 	.word	0x08014229
 801420c:	08014231 	.word	0x08014231
 8014210:	08014239 	.word	0x08014239
 8014214:	08014241 	.word	0x08014241
 8014218:	2300      	movs	r3, #0
 801421a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801421e:	e284      	b.n	801472a <UART_SetConfig+0x7ae>
 8014220:	2304      	movs	r3, #4
 8014222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014226:	e280      	b.n	801472a <UART_SetConfig+0x7ae>
 8014228:	2308      	movs	r3, #8
 801422a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801422e:	e27c      	b.n	801472a <UART_SetConfig+0x7ae>
 8014230:	2310      	movs	r3, #16
 8014232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014236:	e278      	b.n	801472a <UART_SetConfig+0x7ae>
 8014238:	2320      	movs	r3, #32
 801423a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801423e:	e274      	b.n	801472a <UART_SetConfig+0x7ae>
 8014240:	2340      	movs	r3, #64	@ 0x40
 8014242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014246:	e270      	b.n	801472a <UART_SetConfig+0x7ae>
 8014248:	2380      	movs	r3, #128	@ 0x80
 801424a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801424e:	e26c      	b.n	801472a <UART_SetConfig+0x7ae>
 8014250:	697b      	ldr	r3, [r7, #20]
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	4a1b      	ldr	r2, [pc, #108]	@ (80142c4 <UART_SetConfig+0x348>)
 8014256:	4293      	cmp	r3, r2
 8014258:	d142      	bne.n	80142e0 <UART_SetConfig+0x364>
 801425a:	4b16      	ldr	r3, [pc, #88]	@ (80142b4 <UART_SetConfig+0x338>)
 801425c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801425e:	f003 0307 	and.w	r3, r3, #7
 8014262:	2b05      	cmp	r3, #5
 8014264:	d838      	bhi.n	80142d8 <UART_SetConfig+0x35c>
 8014266:	a201      	add	r2, pc, #4	@ (adr r2, 801426c <UART_SetConfig+0x2f0>)
 8014268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801426c:	08014285 	.word	0x08014285
 8014270:	0801428d 	.word	0x0801428d
 8014274:	08014295 	.word	0x08014295
 8014278:	0801429d 	.word	0x0801429d
 801427c:	080142c9 	.word	0x080142c9
 8014280:	080142d1 	.word	0x080142d1
 8014284:	2300      	movs	r3, #0
 8014286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801428a:	e24e      	b.n	801472a <UART_SetConfig+0x7ae>
 801428c:	2304      	movs	r3, #4
 801428e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014292:	e24a      	b.n	801472a <UART_SetConfig+0x7ae>
 8014294:	2308      	movs	r3, #8
 8014296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801429a:	e246      	b.n	801472a <UART_SetConfig+0x7ae>
 801429c:	2310      	movs	r3, #16
 801429e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142a2:	e242      	b.n	801472a <UART_SetConfig+0x7ae>
 80142a4:	cfff69f3 	.word	0xcfff69f3
 80142a8:	58000c00 	.word	0x58000c00
 80142ac:	11fff4ff 	.word	0x11fff4ff
 80142b0:	40011000 	.word	0x40011000
 80142b4:	58024400 	.word	0x58024400
 80142b8:	40004400 	.word	0x40004400
 80142bc:	40004800 	.word	0x40004800
 80142c0:	40004c00 	.word	0x40004c00
 80142c4:	40005000 	.word	0x40005000
 80142c8:	2320      	movs	r3, #32
 80142ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142ce:	e22c      	b.n	801472a <UART_SetConfig+0x7ae>
 80142d0:	2340      	movs	r3, #64	@ 0x40
 80142d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142d6:	e228      	b.n	801472a <UART_SetConfig+0x7ae>
 80142d8:	2380      	movs	r3, #128	@ 0x80
 80142da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80142de:	e224      	b.n	801472a <UART_SetConfig+0x7ae>
 80142e0:	697b      	ldr	r3, [r7, #20]
 80142e2:	681b      	ldr	r3, [r3, #0]
 80142e4:	4ab1      	ldr	r2, [pc, #708]	@ (80145ac <UART_SetConfig+0x630>)
 80142e6:	4293      	cmp	r3, r2
 80142e8:	d176      	bne.n	80143d8 <UART_SetConfig+0x45c>
 80142ea:	4bb1      	ldr	r3, [pc, #708]	@ (80145b0 <UART_SetConfig+0x634>)
 80142ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80142ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80142f2:	2b28      	cmp	r3, #40	@ 0x28
 80142f4:	d86c      	bhi.n	80143d0 <UART_SetConfig+0x454>
 80142f6:	a201      	add	r2, pc, #4	@ (adr r2, 80142fc <UART_SetConfig+0x380>)
 80142f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142fc:	080143a1 	.word	0x080143a1
 8014300:	080143d1 	.word	0x080143d1
 8014304:	080143d1 	.word	0x080143d1
 8014308:	080143d1 	.word	0x080143d1
 801430c:	080143d1 	.word	0x080143d1
 8014310:	080143d1 	.word	0x080143d1
 8014314:	080143d1 	.word	0x080143d1
 8014318:	080143d1 	.word	0x080143d1
 801431c:	080143a9 	.word	0x080143a9
 8014320:	080143d1 	.word	0x080143d1
 8014324:	080143d1 	.word	0x080143d1
 8014328:	080143d1 	.word	0x080143d1
 801432c:	080143d1 	.word	0x080143d1
 8014330:	080143d1 	.word	0x080143d1
 8014334:	080143d1 	.word	0x080143d1
 8014338:	080143d1 	.word	0x080143d1
 801433c:	080143b1 	.word	0x080143b1
 8014340:	080143d1 	.word	0x080143d1
 8014344:	080143d1 	.word	0x080143d1
 8014348:	080143d1 	.word	0x080143d1
 801434c:	080143d1 	.word	0x080143d1
 8014350:	080143d1 	.word	0x080143d1
 8014354:	080143d1 	.word	0x080143d1
 8014358:	080143d1 	.word	0x080143d1
 801435c:	080143b9 	.word	0x080143b9
 8014360:	080143d1 	.word	0x080143d1
 8014364:	080143d1 	.word	0x080143d1
 8014368:	080143d1 	.word	0x080143d1
 801436c:	080143d1 	.word	0x080143d1
 8014370:	080143d1 	.word	0x080143d1
 8014374:	080143d1 	.word	0x080143d1
 8014378:	080143d1 	.word	0x080143d1
 801437c:	080143c1 	.word	0x080143c1
 8014380:	080143d1 	.word	0x080143d1
 8014384:	080143d1 	.word	0x080143d1
 8014388:	080143d1 	.word	0x080143d1
 801438c:	080143d1 	.word	0x080143d1
 8014390:	080143d1 	.word	0x080143d1
 8014394:	080143d1 	.word	0x080143d1
 8014398:	080143d1 	.word	0x080143d1
 801439c:	080143c9 	.word	0x080143c9
 80143a0:	2301      	movs	r3, #1
 80143a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143a6:	e1c0      	b.n	801472a <UART_SetConfig+0x7ae>
 80143a8:	2304      	movs	r3, #4
 80143aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ae:	e1bc      	b.n	801472a <UART_SetConfig+0x7ae>
 80143b0:	2308      	movs	r3, #8
 80143b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143b6:	e1b8      	b.n	801472a <UART_SetConfig+0x7ae>
 80143b8:	2310      	movs	r3, #16
 80143ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143be:	e1b4      	b.n	801472a <UART_SetConfig+0x7ae>
 80143c0:	2320      	movs	r3, #32
 80143c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143c6:	e1b0      	b.n	801472a <UART_SetConfig+0x7ae>
 80143c8:	2340      	movs	r3, #64	@ 0x40
 80143ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143ce:	e1ac      	b.n	801472a <UART_SetConfig+0x7ae>
 80143d0:	2380      	movs	r3, #128	@ 0x80
 80143d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80143d6:	e1a8      	b.n	801472a <UART_SetConfig+0x7ae>
 80143d8:	697b      	ldr	r3, [r7, #20]
 80143da:	681b      	ldr	r3, [r3, #0]
 80143dc:	4a75      	ldr	r2, [pc, #468]	@ (80145b4 <UART_SetConfig+0x638>)
 80143de:	4293      	cmp	r3, r2
 80143e0:	d130      	bne.n	8014444 <UART_SetConfig+0x4c8>
 80143e2:	4b73      	ldr	r3, [pc, #460]	@ (80145b0 <UART_SetConfig+0x634>)
 80143e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80143e6:	f003 0307 	and.w	r3, r3, #7
 80143ea:	2b05      	cmp	r3, #5
 80143ec:	d826      	bhi.n	801443c <UART_SetConfig+0x4c0>
 80143ee:	a201      	add	r2, pc, #4	@ (adr r2, 80143f4 <UART_SetConfig+0x478>)
 80143f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143f4:	0801440d 	.word	0x0801440d
 80143f8:	08014415 	.word	0x08014415
 80143fc:	0801441d 	.word	0x0801441d
 8014400:	08014425 	.word	0x08014425
 8014404:	0801442d 	.word	0x0801442d
 8014408:	08014435 	.word	0x08014435
 801440c:	2300      	movs	r3, #0
 801440e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014412:	e18a      	b.n	801472a <UART_SetConfig+0x7ae>
 8014414:	2304      	movs	r3, #4
 8014416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801441a:	e186      	b.n	801472a <UART_SetConfig+0x7ae>
 801441c:	2308      	movs	r3, #8
 801441e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014422:	e182      	b.n	801472a <UART_SetConfig+0x7ae>
 8014424:	2310      	movs	r3, #16
 8014426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801442a:	e17e      	b.n	801472a <UART_SetConfig+0x7ae>
 801442c:	2320      	movs	r3, #32
 801442e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014432:	e17a      	b.n	801472a <UART_SetConfig+0x7ae>
 8014434:	2340      	movs	r3, #64	@ 0x40
 8014436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801443a:	e176      	b.n	801472a <UART_SetConfig+0x7ae>
 801443c:	2380      	movs	r3, #128	@ 0x80
 801443e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014442:	e172      	b.n	801472a <UART_SetConfig+0x7ae>
 8014444:	697b      	ldr	r3, [r7, #20]
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	4a5b      	ldr	r2, [pc, #364]	@ (80145b8 <UART_SetConfig+0x63c>)
 801444a:	4293      	cmp	r3, r2
 801444c:	d130      	bne.n	80144b0 <UART_SetConfig+0x534>
 801444e:	4b58      	ldr	r3, [pc, #352]	@ (80145b0 <UART_SetConfig+0x634>)
 8014450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014452:	f003 0307 	and.w	r3, r3, #7
 8014456:	2b05      	cmp	r3, #5
 8014458:	d826      	bhi.n	80144a8 <UART_SetConfig+0x52c>
 801445a:	a201      	add	r2, pc, #4	@ (adr r2, 8014460 <UART_SetConfig+0x4e4>)
 801445c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014460:	08014479 	.word	0x08014479
 8014464:	08014481 	.word	0x08014481
 8014468:	08014489 	.word	0x08014489
 801446c:	08014491 	.word	0x08014491
 8014470:	08014499 	.word	0x08014499
 8014474:	080144a1 	.word	0x080144a1
 8014478:	2300      	movs	r3, #0
 801447a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801447e:	e154      	b.n	801472a <UART_SetConfig+0x7ae>
 8014480:	2304      	movs	r3, #4
 8014482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014486:	e150      	b.n	801472a <UART_SetConfig+0x7ae>
 8014488:	2308      	movs	r3, #8
 801448a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801448e:	e14c      	b.n	801472a <UART_SetConfig+0x7ae>
 8014490:	2310      	movs	r3, #16
 8014492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014496:	e148      	b.n	801472a <UART_SetConfig+0x7ae>
 8014498:	2320      	movs	r3, #32
 801449a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801449e:	e144      	b.n	801472a <UART_SetConfig+0x7ae>
 80144a0:	2340      	movs	r3, #64	@ 0x40
 80144a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144a6:	e140      	b.n	801472a <UART_SetConfig+0x7ae>
 80144a8:	2380      	movs	r3, #128	@ 0x80
 80144aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80144ae:	e13c      	b.n	801472a <UART_SetConfig+0x7ae>
 80144b0:	697b      	ldr	r3, [r7, #20]
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	4a41      	ldr	r2, [pc, #260]	@ (80145bc <UART_SetConfig+0x640>)
 80144b6:	4293      	cmp	r3, r2
 80144b8:	f040 8082 	bne.w	80145c0 <UART_SetConfig+0x644>
 80144bc:	4b3c      	ldr	r3, [pc, #240]	@ (80145b0 <UART_SetConfig+0x634>)
 80144be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80144c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80144c4:	2b28      	cmp	r3, #40	@ 0x28
 80144c6:	d86d      	bhi.n	80145a4 <UART_SetConfig+0x628>
 80144c8:	a201      	add	r2, pc, #4	@ (adr r2, 80144d0 <UART_SetConfig+0x554>)
 80144ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144ce:	bf00      	nop
 80144d0:	08014575 	.word	0x08014575
 80144d4:	080145a5 	.word	0x080145a5
 80144d8:	080145a5 	.word	0x080145a5
 80144dc:	080145a5 	.word	0x080145a5
 80144e0:	080145a5 	.word	0x080145a5
 80144e4:	080145a5 	.word	0x080145a5
 80144e8:	080145a5 	.word	0x080145a5
 80144ec:	080145a5 	.word	0x080145a5
 80144f0:	0801457d 	.word	0x0801457d
 80144f4:	080145a5 	.word	0x080145a5
 80144f8:	080145a5 	.word	0x080145a5
 80144fc:	080145a5 	.word	0x080145a5
 8014500:	080145a5 	.word	0x080145a5
 8014504:	080145a5 	.word	0x080145a5
 8014508:	080145a5 	.word	0x080145a5
 801450c:	080145a5 	.word	0x080145a5
 8014510:	08014585 	.word	0x08014585
 8014514:	080145a5 	.word	0x080145a5
 8014518:	080145a5 	.word	0x080145a5
 801451c:	080145a5 	.word	0x080145a5
 8014520:	080145a5 	.word	0x080145a5
 8014524:	080145a5 	.word	0x080145a5
 8014528:	080145a5 	.word	0x080145a5
 801452c:	080145a5 	.word	0x080145a5
 8014530:	0801458d 	.word	0x0801458d
 8014534:	080145a5 	.word	0x080145a5
 8014538:	080145a5 	.word	0x080145a5
 801453c:	080145a5 	.word	0x080145a5
 8014540:	080145a5 	.word	0x080145a5
 8014544:	080145a5 	.word	0x080145a5
 8014548:	080145a5 	.word	0x080145a5
 801454c:	080145a5 	.word	0x080145a5
 8014550:	08014595 	.word	0x08014595
 8014554:	080145a5 	.word	0x080145a5
 8014558:	080145a5 	.word	0x080145a5
 801455c:	080145a5 	.word	0x080145a5
 8014560:	080145a5 	.word	0x080145a5
 8014564:	080145a5 	.word	0x080145a5
 8014568:	080145a5 	.word	0x080145a5
 801456c:	080145a5 	.word	0x080145a5
 8014570:	0801459d 	.word	0x0801459d
 8014574:	2301      	movs	r3, #1
 8014576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801457a:	e0d6      	b.n	801472a <UART_SetConfig+0x7ae>
 801457c:	2304      	movs	r3, #4
 801457e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014582:	e0d2      	b.n	801472a <UART_SetConfig+0x7ae>
 8014584:	2308      	movs	r3, #8
 8014586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801458a:	e0ce      	b.n	801472a <UART_SetConfig+0x7ae>
 801458c:	2310      	movs	r3, #16
 801458e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014592:	e0ca      	b.n	801472a <UART_SetConfig+0x7ae>
 8014594:	2320      	movs	r3, #32
 8014596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801459a:	e0c6      	b.n	801472a <UART_SetConfig+0x7ae>
 801459c:	2340      	movs	r3, #64	@ 0x40
 801459e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145a2:	e0c2      	b.n	801472a <UART_SetConfig+0x7ae>
 80145a4:	2380      	movs	r3, #128	@ 0x80
 80145a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80145aa:	e0be      	b.n	801472a <UART_SetConfig+0x7ae>
 80145ac:	40011400 	.word	0x40011400
 80145b0:	58024400 	.word	0x58024400
 80145b4:	40007800 	.word	0x40007800
 80145b8:	40007c00 	.word	0x40007c00
 80145bc:	40011800 	.word	0x40011800
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	4aad      	ldr	r2, [pc, #692]	@ (801487c <UART_SetConfig+0x900>)
 80145c6:	4293      	cmp	r3, r2
 80145c8:	d176      	bne.n	80146b8 <UART_SetConfig+0x73c>
 80145ca:	4bad      	ldr	r3, [pc, #692]	@ (8014880 <UART_SetConfig+0x904>)
 80145cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80145ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80145d2:	2b28      	cmp	r3, #40	@ 0x28
 80145d4:	d86c      	bhi.n	80146b0 <UART_SetConfig+0x734>
 80145d6:	a201      	add	r2, pc, #4	@ (adr r2, 80145dc <UART_SetConfig+0x660>)
 80145d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145dc:	08014681 	.word	0x08014681
 80145e0:	080146b1 	.word	0x080146b1
 80145e4:	080146b1 	.word	0x080146b1
 80145e8:	080146b1 	.word	0x080146b1
 80145ec:	080146b1 	.word	0x080146b1
 80145f0:	080146b1 	.word	0x080146b1
 80145f4:	080146b1 	.word	0x080146b1
 80145f8:	080146b1 	.word	0x080146b1
 80145fc:	08014689 	.word	0x08014689
 8014600:	080146b1 	.word	0x080146b1
 8014604:	080146b1 	.word	0x080146b1
 8014608:	080146b1 	.word	0x080146b1
 801460c:	080146b1 	.word	0x080146b1
 8014610:	080146b1 	.word	0x080146b1
 8014614:	080146b1 	.word	0x080146b1
 8014618:	080146b1 	.word	0x080146b1
 801461c:	08014691 	.word	0x08014691
 8014620:	080146b1 	.word	0x080146b1
 8014624:	080146b1 	.word	0x080146b1
 8014628:	080146b1 	.word	0x080146b1
 801462c:	080146b1 	.word	0x080146b1
 8014630:	080146b1 	.word	0x080146b1
 8014634:	080146b1 	.word	0x080146b1
 8014638:	080146b1 	.word	0x080146b1
 801463c:	08014699 	.word	0x08014699
 8014640:	080146b1 	.word	0x080146b1
 8014644:	080146b1 	.word	0x080146b1
 8014648:	080146b1 	.word	0x080146b1
 801464c:	080146b1 	.word	0x080146b1
 8014650:	080146b1 	.word	0x080146b1
 8014654:	080146b1 	.word	0x080146b1
 8014658:	080146b1 	.word	0x080146b1
 801465c:	080146a1 	.word	0x080146a1
 8014660:	080146b1 	.word	0x080146b1
 8014664:	080146b1 	.word	0x080146b1
 8014668:	080146b1 	.word	0x080146b1
 801466c:	080146b1 	.word	0x080146b1
 8014670:	080146b1 	.word	0x080146b1
 8014674:	080146b1 	.word	0x080146b1
 8014678:	080146b1 	.word	0x080146b1
 801467c:	080146a9 	.word	0x080146a9
 8014680:	2301      	movs	r3, #1
 8014682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014686:	e050      	b.n	801472a <UART_SetConfig+0x7ae>
 8014688:	2304      	movs	r3, #4
 801468a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801468e:	e04c      	b.n	801472a <UART_SetConfig+0x7ae>
 8014690:	2308      	movs	r3, #8
 8014692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014696:	e048      	b.n	801472a <UART_SetConfig+0x7ae>
 8014698:	2310      	movs	r3, #16
 801469a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801469e:	e044      	b.n	801472a <UART_SetConfig+0x7ae>
 80146a0:	2320      	movs	r3, #32
 80146a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146a6:	e040      	b.n	801472a <UART_SetConfig+0x7ae>
 80146a8:	2340      	movs	r3, #64	@ 0x40
 80146aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146ae:	e03c      	b.n	801472a <UART_SetConfig+0x7ae>
 80146b0:	2380      	movs	r3, #128	@ 0x80
 80146b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146b6:	e038      	b.n	801472a <UART_SetConfig+0x7ae>
 80146b8:	697b      	ldr	r3, [r7, #20]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	4a71      	ldr	r2, [pc, #452]	@ (8014884 <UART_SetConfig+0x908>)
 80146be:	4293      	cmp	r3, r2
 80146c0:	d130      	bne.n	8014724 <UART_SetConfig+0x7a8>
 80146c2:	4b6f      	ldr	r3, [pc, #444]	@ (8014880 <UART_SetConfig+0x904>)
 80146c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80146c6:	f003 0307 	and.w	r3, r3, #7
 80146ca:	2b05      	cmp	r3, #5
 80146cc:	d826      	bhi.n	801471c <UART_SetConfig+0x7a0>
 80146ce:	a201      	add	r2, pc, #4	@ (adr r2, 80146d4 <UART_SetConfig+0x758>)
 80146d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146d4:	080146ed 	.word	0x080146ed
 80146d8:	080146f5 	.word	0x080146f5
 80146dc:	080146fd 	.word	0x080146fd
 80146e0:	08014705 	.word	0x08014705
 80146e4:	0801470d 	.word	0x0801470d
 80146e8:	08014715 	.word	0x08014715
 80146ec:	2302      	movs	r3, #2
 80146ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146f2:	e01a      	b.n	801472a <UART_SetConfig+0x7ae>
 80146f4:	2304      	movs	r3, #4
 80146f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80146fa:	e016      	b.n	801472a <UART_SetConfig+0x7ae>
 80146fc:	2308      	movs	r3, #8
 80146fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014702:	e012      	b.n	801472a <UART_SetConfig+0x7ae>
 8014704:	2310      	movs	r3, #16
 8014706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801470a:	e00e      	b.n	801472a <UART_SetConfig+0x7ae>
 801470c:	2320      	movs	r3, #32
 801470e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014712:	e00a      	b.n	801472a <UART_SetConfig+0x7ae>
 8014714:	2340      	movs	r3, #64	@ 0x40
 8014716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801471a:	e006      	b.n	801472a <UART_SetConfig+0x7ae>
 801471c:	2380      	movs	r3, #128	@ 0x80
 801471e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8014722:	e002      	b.n	801472a <UART_SetConfig+0x7ae>
 8014724:	2380      	movs	r3, #128	@ 0x80
 8014726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801472a:	697b      	ldr	r3, [r7, #20]
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	4a55      	ldr	r2, [pc, #340]	@ (8014884 <UART_SetConfig+0x908>)
 8014730:	4293      	cmp	r3, r2
 8014732:	f040 80f8 	bne.w	8014926 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8014736:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801473a:	2b20      	cmp	r3, #32
 801473c:	dc46      	bgt.n	80147cc <UART_SetConfig+0x850>
 801473e:	2b02      	cmp	r3, #2
 8014740:	db75      	blt.n	801482e <UART_SetConfig+0x8b2>
 8014742:	3b02      	subs	r3, #2
 8014744:	2b1e      	cmp	r3, #30
 8014746:	d872      	bhi.n	801482e <UART_SetConfig+0x8b2>
 8014748:	a201      	add	r2, pc, #4	@ (adr r2, 8014750 <UART_SetConfig+0x7d4>)
 801474a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801474e:	bf00      	nop
 8014750:	080147d3 	.word	0x080147d3
 8014754:	0801482f 	.word	0x0801482f
 8014758:	080147db 	.word	0x080147db
 801475c:	0801482f 	.word	0x0801482f
 8014760:	0801482f 	.word	0x0801482f
 8014764:	0801482f 	.word	0x0801482f
 8014768:	080147eb 	.word	0x080147eb
 801476c:	0801482f 	.word	0x0801482f
 8014770:	0801482f 	.word	0x0801482f
 8014774:	0801482f 	.word	0x0801482f
 8014778:	0801482f 	.word	0x0801482f
 801477c:	0801482f 	.word	0x0801482f
 8014780:	0801482f 	.word	0x0801482f
 8014784:	0801482f 	.word	0x0801482f
 8014788:	080147fb 	.word	0x080147fb
 801478c:	0801482f 	.word	0x0801482f
 8014790:	0801482f 	.word	0x0801482f
 8014794:	0801482f 	.word	0x0801482f
 8014798:	0801482f 	.word	0x0801482f
 801479c:	0801482f 	.word	0x0801482f
 80147a0:	0801482f 	.word	0x0801482f
 80147a4:	0801482f 	.word	0x0801482f
 80147a8:	0801482f 	.word	0x0801482f
 80147ac:	0801482f 	.word	0x0801482f
 80147b0:	0801482f 	.word	0x0801482f
 80147b4:	0801482f 	.word	0x0801482f
 80147b8:	0801482f 	.word	0x0801482f
 80147bc:	0801482f 	.word	0x0801482f
 80147c0:	0801482f 	.word	0x0801482f
 80147c4:	0801482f 	.word	0x0801482f
 80147c8:	08014821 	.word	0x08014821
 80147cc:	2b40      	cmp	r3, #64	@ 0x40
 80147ce:	d02a      	beq.n	8014826 <UART_SetConfig+0x8aa>
 80147d0:	e02d      	b.n	801482e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80147d2:	f7fc fd53 	bl	801127c <HAL_RCCEx_GetD3PCLK1Freq>
 80147d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80147d8:	e02f      	b.n	801483a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80147da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80147de:	4618      	mov	r0, r3
 80147e0:	f7fc fd62 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80147e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80147e8:	e027      	b.n	801483a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80147ea:	f107 0318 	add.w	r3, r7, #24
 80147ee:	4618      	mov	r0, r3
 80147f0:	f7fc feae 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80147f4:	69fb      	ldr	r3, [r7, #28]
 80147f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80147f8:	e01f      	b.n	801483a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80147fa:	4b21      	ldr	r3, [pc, #132]	@ (8014880 <UART_SetConfig+0x904>)
 80147fc:	681b      	ldr	r3, [r3, #0]
 80147fe:	f003 0320 	and.w	r3, r3, #32
 8014802:	2b00      	cmp	r3, #0
 8014804:	d009      	beq.n	801481a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014806:	4b1e      	ldr	r3, [pc, #120]	@ (8014880 <UART_SetConfig+0x904>)
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	08db      	lsrs	r3, r3, #3
 801480c:	f003 0303 	and.w	r3, r3, #3
 8014810:	4a1d      	ldr	r2, [pc, #116]	@ (8014888 <UART_SetConfig+0x90c>)
 8014812:	fa22 f303 	lsr.w	r3, r2, r3
 8014816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014818:	e00f      	b.n	801483a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801481a:	4b1b      	ldr	r3, [pc, #108]	@ (8014888 <UART_SetConfig+0x90c>)
 801481c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801481e:	e00c      	b.n	801483a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014820:	4b1a      	ldr	r3, [pc, #104]	@ (801488c <UART_SetConfig+0x910>)
 8014822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014824:	e009      	b.n	801483a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801482a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801482c:	e005      	b.n	801483a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801482e:	2300      	movs	r3, #0
 8014830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014832:	2301      	movs	r3, #1
 8014834:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014838:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801483a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801483c:	2b00      	cmp	r3, #0
 801483e:	f000 81ee 	beq.w	8014c1e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8014842:	697b      	ldr	r3, [r7, #20]
 8014844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014846:	4a12      	ldr	r2, [pc, #72]	@ (8014890 <UART_SetConfig+0x914>)
 8014848:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801484c:	461a      	mov	r2, r3
 801484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014850:	fbb3 f3f2 	udiv	r3, r3, r2
 8014854:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014856:	697b      	ldr	r3, [r7, #20]
 8014858:	685a      	ldr	r2, [r3, #4]
 801485a:	4613      	mov	r3, r2
 801485c:	005b      	lsls	r3, r3, #1
 801485e:	4413      	add	r3, r2
 8014860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014862:	429a      	cmp	r2, r3
 8014864:	d305      	bcc.n	8014872 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8014866:	697b      	ldr	r3, [r7, #20]
 8014868:	685b      	ldr	r3, [r3, #4]
 801486a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801486c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801486e:	429a      	cmp	r2, r3
 8014870:	d910      	bls.n	8014894 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8014872:	2301      	movs	r3, #1
 8014874:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014878:	e1d1      	b.n	8014c1e <UART_SetConfig+0xca2>
 801487a:	bf00      	nop
 801487c:	40011c00 	.word	0x40011c00
 8014880:	58024400 	.word	0x58024400
 8014884:	58000c00 	.word	0x58000c00
 8014888:	03d09000 	.word	0x03d09000
 801488c:	003d0900 	.word	0x003d0900
 8014890:	0801f4a8 	.word	0x0801f4a8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014896:	2200      	movs	r2, #0
 8014898:	60bb      	str	r3, [r7, #8]
 801489a:	60fa      	str	r2, [r7, #12]
 801489c:	697b      	ldr	r3, [r7, #20]
 801489e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80148a0:	4ac0      	ldr	r2, [pc, #768]	@ (8014ba4 <UART_SetConfig+0xc28>)
 80148a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80148a6:	b29b      	uxth	r3, r3
 80148a8:	2200      	movs	r2, #0
 80148aa:	603b      	str	r3, [r7, #0]
 80148ac:	607a      	str	r2, [r7, #4]
 80148ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80148b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80148b6:	f7eb ff4f 	bl	8000758 <__aeabi_uldivmod>
 80148ba:	4602      	mov	r2, r0
 80148bc:	460b      	mov	r3, r1
 80148be:	4610      	mov	r0, r2
 80148c0:	4619      	mov	r1, r3
 80148c2:	f04f 0200 	mov.w	r2, #0
 80148c6:	f04f 0300 	mov.w	r3, #0
 80148ca:	020b      	lsls	r3, r1, #8
 80148cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80148d0:	0202      	lsls	r2, r0, #8
 80148d2:	6979      	ldr	r1, [r7, #20]
 80148d4:	6849      	ldr	r1, [r1, #4]
 80148d6:	0849      	lsrs	r1, r1, #1
 80148d8:	2000      	movs	r0, #0
 80148da:	460c      	mov	r4, r1
 80148dc:	4605      	mov	r5, r0
 80148de:	eb12 0804 	adds.w	r8, r2, r4
 80148e2:	eb43 0905 	adc.w	r9, r3, r5
 80148e6:	697b      	ldr	r3, [r7, #20]
 80148e8:	685b      	ldr	r3, [r3, #4]
 80148ea:	2200      	movs	r2, #0
 80148ec:	469a      	mov	sl, r3
 80148ee:	4693      	mov	fp, r2
 80148f0:	4652      	mov	r2, sl
 80148f2:	465b      	mov	r3, fp
 80148f4:	4640      	mov	r0, r8
 80148f6:	4649      	mov	r1, r9
 80148f8:	f7eb ff2e 	bl	8000758 <__aeabi_uldivmod>
 80148fc:	4602      	mov	r2, r0
 80148fe:	460b      	mov	r3, r1
 8014900:	4613      	mov	r3, r2
 8014902:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014906:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801490a:	d308      	bcc.n	801491e <UART_SetConfig+0x9a2>
 801490c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801490e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014912:	d204      	bcs.n	801491e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8014914:	697b      	ldr	r3, [r7, #20]
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801491a:	60da      	str	r2, [r3, #12]
 801491c:	e17f      	b.n	8014c1e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801491e:	2301      	movs	r3, #1
 8014920:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014924:	e17b      	b.n	8014c1e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014926:	697b      	ldr	r3, [r7, #20]
 8014928:	69db      	ldr	r3, [r3, #28]
 801492a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801492e:	f040 80bd 	bne.w	8014aac <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8014932:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014936:	2b20      	cmp	r3, #32
 8014938:	dc48      	bgt.n	80149cc <UART_SetConfig+0xa50>
 801493a:	2b00      	cmp	r3, #0
 801493c:	db7b      	blt.n	8014a36 <UART_SetConfig+0xaba>
 801493e:	2b20      	cmp	r3, #32
 8014940:	d879      	bhi.n	8014a36 <UART_SetConfig+0xaba>
 8014942:	a201      	add	r2, pc, #4	@ (adr r2, 8014948 <UART_SetConfig+0x9cc>)
 8014944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014948:	080149d3 	.word	0x080149d3
 801494c:	080149db 	.word	0x080149db
 8014950:	08014a37 	.word	0x08014a37
 8014954:	08014a37 	.word	0x08014a37
 8014958:	080149e3 	.word	0x080149e3
 801495c:	08014a37 	.word	0x08014a37
 8014960:	08014a37 	.word	0x08014a37
 8014964:	08014a37 	.word	0x08014a37
 8014968:	080149f3 	.word	0x080149f3
 801496c:	08014a37 	.word	0x08014a37
 8014970:	08014a37 	.word	0x08014a37
 8014974:	08014a37 	.word	0x08014a37
 8014978:	08014a37 	.word	0x08014a37
 801497c:	08014a37 	.word	0x08014a37
 8014980:	08014a37 	.word	0x08014a37
 8014984:	08014a37 	.word	0x08014a37
 8014988:	08014a03 	.word	0x08014a03
 801498c:	08014a37 	.word	0x08014a37
 8014990:	08014a37 	.word	0x08014a37
 8014994:	08014a37 	.word	0x08014a37
 8014998:	08014a37 	.word	0x08014a37
 801499c:	08014a37 	.word	0x08014a37
 80149a0:	08014a37 	.word	0x08014a37
 80149a4:	08014a37 	.word	0x08014a37
 80149a8:	08014a37 	.word	0x08014a37
 80149ac:	08014a37 	.word	0x08014a37
 80149b0:	08014a37 	.word	0x08014a37
 80149b4:	08014a37 	.word	0x08014a37
 80149b8:	08014a37 	.word	0x08014a37
 80149bc:	08014a37 	.word	0x08014a37
 80149c0:	08014a37 	.word	0x08014a37
 80149c4:	08014a37 	.word	0x08014a37
 80149c8:	08014a29 	.word	0x08014a29
 80149cc:	2b40      	cmp	r3, #64	@ 0x40
 80149ce:	d02e      	beq.n	8014a2e <UART_SetConfig+0xab2>
 80149d0:	e031      	b.n	8014a36 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80149d2:	f7fa fd73 	bl	800f4bc <HAL_RCC_GetPCLK1Freq>
 80149d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80149d8:	e033      	b.n	8014a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80149da:	f7fa fd85 	bl	800f4e8 <HAL_RCC_GetPCLK2Freq>
 80149de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80149e0:	e02f      	b.n	8014a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80149e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80149e6:	4618      	mov	r0, r3
 80149e8:	f7fc fc5e 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80149ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80149f0:	e027      	b.n	8014a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80149f2:	f107 0318 	add.w	r3, r7, #24
 80149f6:	4618      	mov	r0, r3
 80149f8:	f7fc fdaa 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80149fc:	69fb      	ldr	r3, [r7, #28]
 80149fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014a00:	e01f      	b.n	8014a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014a02:	4b69      	ldr	r3, [pc, #420]	@ (8014ba8 <UART_SetConfig+0xc2c>)
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	f003 0320 	and.w	r3, r3, #32
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d009      	beq.n	8014a22 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014a0e:	4b66      	ldr	r3, [pc, #408]	@ (8014ba8 <UART_SetConfig+0xc2c>)
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	08db      	lsrs	r3, r3, #3
 8014a14:	f003 0303 	and.w	r3, r3, #3
 8014a18:	4a64      	ldr	r2, [pc, #400]	@ (8014bac <UART_SetConfig+0xc30>)
 8014a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8014a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014a20:	e00f      	b.n	8014a42 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8014a22:	4b62      	ldr	r3, [pc, #392]	@ (8014bac <UART_SetConfig+0xc30>)
 8014a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014a26:	e00c      	b.n	8014a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014a28:	4b61      	ldr	r3, [pc, #388]	@ (8014bb0 <UART_SetConfig+0xc34>)
 8014a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014a2c:	e009      	b.n	8014a42 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014a2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014a34:	e005      	b.n	8014a42 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8014a36:	2300      	movs	r3, #0
 8014a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014a3a:	2301      	movs	r3, #1
 8014a3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014a40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8014a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	f000 80ea 	beq.w	8014c1e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014a4a:	697b      	ldr	r3, [r7, #20]
 8014a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014a4e:	4a55      	ldr	r2, [pc, #340]	@ (8014ba4 <UART_SetConfig+0xc28>)
 8014a50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014a54:	461a      	mov	r2, r3
 8014a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a58:	fbb3 f3f2 	udiv	r3, r3, r2
 8014a5c:	005a      	lsls	r2, r3, #1
 8014a5e:	697b      	ldr	r3, [r7, #20]
 8014a60:	685b      	ldr	r3, [r3, #4]
 8014a62:	085b      	lsrs	r3, r3, #1
 8014a64:	441a      	add	r2, r3
 8014a66:	697b      	ldr	r3, [r7, #20]
 8014a68:	685b      	ldr	r3, [r3, #4]
 8014a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8014a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a72:	2b0f      	cmp	r3, #15
 8014a74:	d916      	bls.n	8014aa4 <UART_SetConfig+0xb28>
 8014a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014a7c:	d212      	bcs.n	8014aa4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a80:	b29b      	uxth	r3, r3
 8014a82:	f023 030f 	bic.w	r3, r3, #15
 8014a86:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8014a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a8a:	085b      	lsrs	r3, r3, #1
 8014a8c:	b29b      	uxth	r3, r3
 8014a8e:	f003 0307 	and.w	r3, r3, #7
 8014a92:	b29a      	uxth	r2, r3
 8014a94:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8014a96:	4313      	orrs	r3, r2
 8014a98:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8014a9a:	697b      	ldr	r3, [r7, #20]
 8014a9c:	681b      	ldr	r3, [r3, #0]
 8014a9e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014aa0:	60da      	str	r2, [r3, #12]
 8014aa2:	e0bc      	b.n	8014c1e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014aa4:	2301      	movs	r3, #1
 8014aa6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8014aaa:	e0b8      	b.n	8014c1e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8014aac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014ab0:	2b20      	cmp	r3, #32
 8014ab2:	dc4b      	bgt.n	8014b4c <UART_SetConfig+0xbd0>
 8014ab4:	2b00      	cmp	r3, #0
 8014ab6:	f2c0 8087 	blt.w	8014bc8 <UART_SetConfig+0xc4c>
 8014aba:	2b20      	cmp	r3, #32
 8014abc:	f200 8084 	bhi.w	8014bc8 <UART_SetConfig+0xc4c>
 8014ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8014ac8 <UART_SetConfig+0xb4c>)
 8014ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ac6:	bf00      	nop
 8014ac8:	08014b53 	.word	0x08014b53
 8014acc:	08014b5b 	.word	0x08014b5b
 8014ad0:	08014bc9 	.word	0x08014bc9
 8014ad4:	08014bc9 	.word	0x08014bc9
 8014ad8:	08014b63 	.word	0x08014b63
 8014adc:	08014bc9 	.word	0x08014bc9
 8014ae0:	08014bc9 	.word	0x08014bc9
 8014ae4:	08014bc9 	.word	0x08014bc9
 8014ae8:	08014b73 	.word	0x08014b73
 8014aec:	08014bc9 	.word	0x08014bc9
 8014af0:	08014bc9 	.word	0x08014bc9
 8014af4:	08014bc9 	.word	0x08014bc9
 8014af8:	08014bc9 	.word	0x08014bc9
 8014afc:	08014bc9 	.word	0x08014bc9
 8014b00:	08014bc9 	.word	0x08014bc9
 8014b04:	08014bc9 	.word	0x08014bc9
 8014b08:	08014b83 	.word	0x08014b83
 8014b0c:	08014bc9 	.word	0x08014bc9
 8014b10:	08014bc9 	.word	0x08014bc9
 8014b14:	08014bc9 	.word	0x08014bc9
 8014b18:	08014bc9 	.word	0x08014bc9
 8014b1c:	08014bc9 	.word	0x08014bc9
 8014b20:	08014bc9 	.word	0x08014bc9
 8014b24:	08014bc9 	.word	0x08014bc9
 8014b28:	08014bc9 	.word	0x08014bc9
 8014b2c:	08014bc9 	.word	0x08014bc9
 8014b30:	08014bc9 	.word	0x08014bc9
 8014b34:	08014bc9 	.word	0x08014bc9
 8014b38:	08014bc9 	.word	0x08014bc9
 8014b3c:	08014bc9 	.word	0x08014bc9
 8014b40:	08014bc9 	.word	0x08014bc9
 8014b44:	08014bc9 	.word	0x08014bc9
 8014b48:	08014bbb 	.word	0x08014bbb
 8014b4c:	2b40      	cmp	r3, #64	@ 0x40
 8014b4e:	d037      	beq.n	8014bc0 <UART_SetConfig+0xc44>
 8014b50:	e03a      	b.n	8014bc8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014b52:	f7fa fcb3 	bl	800f4bc <HAL_RCC_GetPCLK1Freq>
 8014b56:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014b58:	e03c      	b.n	8014bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014b5a:	f7fa fcc5 	bl	800f4e8 <HAL_RCC_GetPCLK2Freq>
 8014b5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014b60:	e038      	b.n	8014bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014b66:	4618      	mov	r0, r3
 8014b68:	f7fc fb9e 	bl	80112a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b70:	e030      	b.n	8014bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014b72:	f107 0318 	add.w	r3, r7, #24
 8014b76:	4618      	mov	r0, r3
 8014b78:	f7fc fcea 	bl	8011550 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014b7c:	69fb      	ldr	r3, [r7, #28]
 8014b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014b80:	e028      	b.n	8014bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014b82:	4b09      	ldr	r3, [pc, #36]	@ (8014ba8 <UART_SetConfig+0xc2c>)
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	f003 0320 	and.w	r3, r3, #32
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d012      	beq.n	8014bb4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014b8e:	4b06      	ldr	r3, [pc, #24]	@ (8014ba8 <UART_SetConfig+0xc2c>)
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	08db      	lsrs	r3, r3, #3
 8014b94:	f003 0303 	and.w	r3, r3, #3
 8014b98:	4a04      	ldr	r2, [pc, #16]	@ (8014bac <UART_SetConfig+0xc30>)
 8014b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8014b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014ba0:	e018      	b.n	8014bd4 <UART_SetConfig+0xc58>
 8014ba2:	bf00      	nop
 8014ba4:	0801f4a8 	.word	0x0801f4a8
 8014ba8:	58024400 	.word	0x58024400
 8014bac:	03d09000 	.word	0x03d09000
 8014bb0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014bb4:	4b24      	ldr	r3, [pc, #144]	@ (8014c48 <UART_SetConfig+0xccc>)
 8014bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014bb8:	e00c      	b.n	8014bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014bba:	4b24      	ldr	r3, [pc, #144]	@ (8014c4c <UART_SetConfig+0xcd0>)
 8014bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014bbe:	e009      	b.n	8014bd4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014bc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014bc6:	e005      	b.n	8014bd4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8014bc8:	2300      	movs	r3, #0
 8014bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014bcc:	2301      	movs	r3, #1
 8014bce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014bd2:	bf00      	nop
    }

    if (pclk != 0U)
 8014bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d021      	beq.n	8014c1e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014bda:	697b      	ldr	r3, [r7, #20]
 8014bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014bde:	4a1c      	ldr	r2, [pc, #112]	@ (8014c50 <UART_SetConfig+0xcd4>)
 8014be0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014be4:	461a      	mov	r2, r3
 8014be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014be8:	fbb3 f2f2 	udiv	r2, r3, r2
 8014bec:	697b      	ldr	r3, [r7, #20]
 8014bee:	685b      	ldr	r3, [r3, #4]
 8014bf0:	085b      	lsrs	r3, r3, #1
 8014bf2:	441a      	add	r2, r3
 8014bf4:	697b      	ldr	r3, [r7, #20]
 8014bf6:	685b      	ldr	r3, [r3, #4]
 8014bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8014bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c00:	2b0f      	cmp	r3, #15
 8014c02:	d909      	bls.n	8014c18 <UART_SetConfig+0xc9c>
 8014c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014c0a:	d205      	bcs.n	8014c18 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c0e:	b29a      	uxth	r2, r3
 8014c10:	697b      	ldr	r3, [r7, #20]
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	60da      	str	r2, [r3, #12]
 8014c16:	e002      	b.n	8014c1e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014c18:	2301      	movs	r3, #1
 8014c1a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014c1e:	697b      	ldr	r3, [r7, #20]
 8014c20:	2201      	movs	r2, #1
 8014c22:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8014c26:	697b      	ldr	r3, [r7, #20]
 8014c28:	2201      	movs	r2, #1
 8014c2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014c2e:	697b      	ldr	r3, [r7, #20]
 8014c30:	2200      	movs	r2, #0
 8014c32:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014c34:	697b      	ldr	r3, [r7, #20]
 8014c36:	2200      	movs	r2, #0
 8014c38:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014c3a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014c3e:	4618      	mov	r0, r3
 8014c40:	3748      	adds	r7, #72	@ 0x48
 8014c42:	46bd      	mov	sp, r7
 8014c44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014c48:	03d09000 	.word	0x03d09000
 8014c4c:	003d0900 	.word	0x003d0900
 8014c50:	0801f4a8 	.word	0x0801f4a8

08014c54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014c54:	b480      	push	{r7}
 8014c56:	b083      	sub	sp, #12
 8014c58:	af00      	add	r7, sp, #0
 8014c5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c60:	f003 0308 	and.w	r3, r3, #8
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d00a      	beq.n	8014c7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	685b      	ldr	r3, [r3, #4]
 8014c6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	681b      	ldr	r3, [r3, #0]
 8014c7a:	430a      	orrs	r2, r1
 8014c7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c82:	f003 0301 	and.w	r3, r3, #1
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d00a      	beq.n	8014ca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	685b      	ldr	r3, [r3, #4]
 8014c90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	430a      	orrs	r2, r1
 8014c9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ca4:	f003 0302 	and.w	r3, r3, #2
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	d00a      	beq.n	8014cc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	685b      	ldr	r3, [r3, #4]
 8014cb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	430a      	orrs	r2, r1
 8014cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014cc6:	f003 0304 	and.w	r3, r3, #4
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d00a      	beq.n	8014ce4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	685b      	ldr	r3, [r3, #4]
 8014cd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	430a      	orrs	r2, r1
 8014ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ce8:	f003 0310 	and.w	r3, r3, #16
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d00a      	beq.n	8014d06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	689b      	ldr	r3, [r3, #8]
 8014cf6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	681b      	ldr	r3, [r3, #0]
 8014d02:	430a      	orrs	r2, r1
 8014d04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014d0a:	f003 0320 	and.w	r3, r3, #32
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d00a      	beq.n	8014d28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	689b      	ldr	r3, [r3, #8]
 8014d18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	430a      	orrs	r2, r1
 8014d26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d01a      	beq.n	8014d6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	685b      	ldr	r3, [r3, #4]
 8014d3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014d3e:	687b      	ldr	r3, [r7, #4]
 8014d40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	430a      	orrs	r2, r1
 8014d48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014d4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014d52:	d10a      	bne.n	8014d6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	685b      	ldr	r3, [r3, #4]
 8014d5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	430a      	orrs	r2, r1
 8014d68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d00a      	beq.n	8014d8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	685b      	ldr	r3, [r3, #4]
 8014d7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	430a      	orrs	r2, r1
 8014d8a:	605a      	str	r2, [r3, #4]
  }
}
 8014d8c:	bf00      	nop
 8014d8e:	370c      	adds	r7, #12
 8014d90:	46bd      	mov	sp, r7
 8014d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d96:	4770      	bx	lr

08014d98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8014d98:	b580      	push	{r7, lr}
 8014d9a:	b098      	sub	sp, #96	@ 0x60
 8014d9c:	af02      	add	r7, sp, #8
 8014d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	2200      	movs	r2, #0
 8014da4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8014da8:	f7f0 fece 	bl	8005b48 <HAL_GetTick>
 8014dac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	681b      	ldr	r3, [r3, #0]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	f003 0308 	and.w	r3, r3, #8
 8014db8:	2b08      	cmp	r3, #8
 8014dba:	d12f      	bne.n	8014e1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014dbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014dc0:	9300      	str	r3, [sp, #0]
 8014dc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014dc4:	2200      	movs	r2, #0
 8014dc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8014dca:	6878      	ldr	r0, [r7, #4]
 8014dcc:	f000 f88e 	bl	8014eec <UART_WaitOnFlagUntilTimeout>
 8014dd0:	4603      	mov	r3, r0
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d022      	beq.n	8014e1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	681b      	ldr	r3, [r3, #0]
 8014dda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014dde:	e853 3f00 	ldrex	r3, [r3]
 8014de2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014de6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014dea:	653b      	str	r3, [r7, #80]	@ 0x50
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	681b      	ldr	r3, [r3, #0]
 8014df0:	461a      	mov	r2, r3
 8014df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014df4:	647b      	str	r3, [r7, #68]	@ 0x44
 8014df6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014df8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014dfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014dfc:	e841 2300 	strex	r3, r2, [r1]
 8014e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d1e6      	bne.n	8014dd6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	2220      	movs	r2, #32
 8014e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	2200      	movs	r2, #0
 8014e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014e18:	2303      	movs	r3, #3
 8014e1a:	e063      	b.n	8014ee4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	f003 0304 	and.w	r3, r3, #4
 8014e26:	2b04      	cmp	r3, #4
 8014e28:	d149      	bne.n	8014ebe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014e2a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014e2e:	9300      	str	r3, [sp, #0]
 8014e30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014e32:	2200      	movs	r2, #0
 8014e34:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8014e38:	6878      	ldr	r0, [r7, #4]
 8014e3a:	f000 f857 	bl	8014eec <UART_WaitOnFlagUntilTimeout>
 8014e3e:	4603      	mov	r3, r0
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d03c      	beq.n	8014ebe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	681b      	ldr	r3, [r3, #0]
 8014e48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e4c:	e853 3f00 	ldrex	r3, [r3]
 8014e50:	623b      	str	r3, [r7, #32]
   return(result);
 8014e52:	6a3b      	ldr	r3, [r7, #32]
 8014e54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	681b      	ldr	r3, [r3, #0]
 8014e5e:	461a      	mov	r2, r3
 8014e60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014e62:	633b      	str	r3, [r7, #48]	@ 0x30
 8014e64:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014e68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e6a:	e841 2300 	strex	r3, r2, [r1]
 8014e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d1e6      	bne.n	8014e44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	3308      	adds	r3, #8
 8014e7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e7e:	693b      	ldr	r3, [r7, #16]
 8014e80:	e853 3f00 	ldrex	r3, [r3]
 8014e84:	60fb      	str	r3, [r7, #12]
   return(result);
 8014e86:	68fb      	ldr	r3, [r7, #12]
 8014e88:	f023 0301 	bic.w	r3, r3, #1
 8014e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	3308      	adds	r3, #8
 8014e94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014e96:	61fa      	str	r2, [r7, #28]
 8014e98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e9a:	69b9      	ldr	r1, [r7, #24]
 8014e9c:	69fa      	ldr	r2, [r7, #28]
 8014e9e:	e841 2300 	strex	r3, r2, [r1]
 8014ea2:	617b      	str	r3, [r7, #20]
   return(result);
 8014ea4:	697b      	ldr	r3, [r7, #20]
 8014ea6:	2b00      	cmp	r3, #0
 8014ea8:	d1e5      	bne.n	8014e76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	2220      	movs	r2, #32
 8014eae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014eb2:	687b      	ldr	r3, [r7, #4]
 8014eb4:	2200      	movs	r2, #0
 8014eb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014eba:	2303      	movs	r3, #3
 8014ebc:	e012      	b.n	8014ee4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	2220      	movs	r2, #32
 8014ec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8014ec6:	687b      	ldr	r3, [r7, #4]
 8014ec8:	2220      	movs	r2, #32
 8014eca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	2200      	movs	r2, #0
 8014ed2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	2200      	movs	r2, #0
 8014ed8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	2200      	movs	r2, #0
 8014ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014ee2:	2300      	movs	r3, #0
}
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	3758      	adds	r7, #88	@ 0x58
 8014ee8:	46bd      	mov	sp, r7
 8014eea:	bd80      	pop	{r7, pc}

08014eec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014eec:	b580      	push	{r7, lr}
 8014eee:	b084      	sub	sp, #16
 8014ef0:	af00      	add	r7, sp, #0
 8014ef2:	60f8      	str	r0, [r7, #12]
 8014ef4:	60b9      	str	r1, [r7, #8]
 8014ef6:	603b      	str	r3, [r7, #0]
 8014ef8:	4613      	mov	r3, r2
 8014efa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014efc:	e04f      	b.n	8014f9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014efe:	69bb      	ldr	r3, [r7, #24]
 8014f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f04:	d04b      	beq.n	8014f9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014f06:	f7f0 fe1f 	bl	8005b48 <HAL_GetTick>
 8014f0a:	4602      	mov	r2, r0
 8014f0c:	683b      	ldr	r3, [r7, #0]
 8014f0e:	1ad3      	subs	r3, r2, r3
 8014f10:	69ba      	ldr	r2, [r7, #24]
 8014f12:	429a      	cmp	r2, r3
 8014f14:	d302      	bcc.n	8014f1c <UART_WaitOnFlagUntilTimeout+0x30>
 8014f16:	69bb      	ldr	r3, [r7, #24]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	d101      	bne.n	8014f20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014f1c:	2303      	movs	r3, #3
 8014f1e:	e04e      	b.n	8014fbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	681b      	ldr	r3, [r3, #0]
 8014f24:	681b      	ldr	r3, [r3, #0]
 8014f26:	f003 0304 	and.w	r3, r3, #4
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d037      	beq.n	8014f9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8014f2e:	68bb      	ldr	r3, [r7, #8]
 8014f30:	2b80      	cmp	r3, #128	@ 0x80
 8014f32:	d034      	beq.n	8014f9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8014f34:	68bb      	ldr	r3, [r7, #8]
 8014f36:	2b40      	cmp	r3, #64	@ 0x40
 8014f38:	d031      	beq.n	8014f9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	69db      	ldr	r3, [r3, #28]
 8014f40:	f003 0308 	and.w	r3, r3, #8
 8014f44:	2b08      	cmp	r3, #8
 8014f46:	d110      	bne.n	8014f6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	2208      	movs	r2, #8
 8014f4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014f50:	68f8      	ldr	r0, [r7, #12]
 8014f52:	f000 f95b 	bl	801520c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8014f56:	68fb      	ldr	r3, [r7, #12]
 8014f58:	2208      	movs	r2, #8
 8014f5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	2200      	movs	r2, #0
 8014f62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8014f66:	2301      	movs	r3, #1
 8014f68:	e029      	b.n	8014fbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	69db      	ldr	r3, [r3, #28]
 8014f70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014f78:	d111      	bne.n	8014f9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014f82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014f84:	68f8      	ldr	r0, [r7, #12]
 8014f86:	f000 f941 	bl	801520c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8014f8a:	68fb      	ldr	r3, [r7, #12]
 8014f8c:	2220      	movs	r2, #32
 8014f8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014f92:	68fb      	ldr	r3, [r7, #12]
 8014f94:	2200      	movs	r2, #0
 8014f96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8014f9a:	2303      	movs	r3, #3
 8014f9c:	e00f      	b.n	8014fbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	681b      	ldr	r3, [r3, #0]
 8014fa2:	69da      	ldr	r2, [r3, #28]
 8014fa4:	68bb      	ldr	r3, [r7, #8]
 8014fa6:	4013      	ands	r3, r2
 8014fa8:	68ba      	ldr	r2, [r7, #8]
 8014faa:	429a      	cmp	r2, r3
 8014fac:	bf0c      	ite	eq
 8014fae:	2301      	moveq	r3, #1
 8014fb0:	2300      	movne	r3, #0
 8014fb2:	b2db      	uxtb	r3, r3
 8014fb4:	461a      	mov	r2, r3
 8014fb6:	79fb      	ldrb	r3, [r7, #7]
 8014fb8:	429a      	cmp	r2, r3
 8014fba:	d0a0      	beq.n	8014efe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014fbc:	2300      	movs	r3, #0
}
 8014fbe:	4618      	mov	r0, r3
 8014fc0:	3710      	adds	r7, #16
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	bd80      	pop	{r7, pc}
	...

08014fc8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014fc8:	b480      	push	{r7}
 8014fca:	b0a3      	sub	sp, #140	@ 0x8c
 8014fcc:	af00      	add	r7, sp, #0
 8014fce:	60f8      	str	r0, [r7, #12]
 8014fd0:	60b9      	str	r1, [r7, #8]
 8014fd2:	4613      	mov	r3, r2
 8014fd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8014fd6:	68fb      	ldr	r3, [r7, #12]
 8014fd8:	68ba      	ldr	r2, [r7, #8]
 8014fda:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	88fa      	ldrh	r2, [r7, #6]
 8014fe0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	88fa      	ldrh	r2, [r7, #6]
 8014fe8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014fec:	68fb      	ldr	r3, [r7, #12]
 8014fee:	2200      	movs	r2, #0
 8014ff0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	689b      	ldr	r3, [r3, #8]
 8014ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014ffa:	d10e      	bne.n	801501a <UART_Start_Receive_IT+0x52>
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	691b      	ldr	r3, [r3, #16]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d105      	bne.n	8015010 <UART_Start_Receive_IT+0x48>
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801500a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801500e:	e02d      	b.n	801506c <UART_Start_Receive_IT+0xa4>
 8015010:	68fb      	ldr	r3, [r7, #12]
 8015012:	22ff      	movs	r2, #255	@ 0xff
 8015014:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8015018:	e028      	b.n	801506c <UART_Start_Receive_IT+0xa4>
 801501a:	68fb      	ldr	r3, [r7, #12]
 801501c:	689b      	ldr	r3, [r3, #8]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d10d      	bne.n	801503e <UART_Start_Receive_IT+0x76>
 8015022:	68fb      	ldr	r3, [r7, #12]
 8015024:	691b      	ldr	r3, [r3, #16]
 8015026:	2b00      	cmp	r3, #0
 8015028:	d104      	bne.n	8015034 <UART_Start_Receive_IT+0x6c>
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	22ff      	movs	r2, #255	@ 0xff
 801502e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8015032:	e01b      	b.n	801506c <UART_Start_Receive_IT+0xa4>
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	227f      	movs	r2, #127	@ 0x7f
 8015038:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801503c:	e016      	b.n	801506c <UART_Start_Receive_IT+0xa4>
 801503e:	68fb      	ldr	r3, [r7, #12]
 8015040:	689b      	ldr	r3, [r3, #8]
 8015042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015046:	d10d      	bne.n	8015064 <UART_Start_Receive_IT+0x9c>
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	691b      	ldr	r3, [r3, #16]
 801504c:	2b00      	cmp	r3, #0
 801504e:	d104      	bne.n	801505a <UART_Start_Receive_IT+0x92>
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	227f      	movs	r2, #127	@ 0x7f
 8015054:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8015058:	e008      	b.n	801506c <UART_Start_Receive_IT+0xa4>
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	223f      	movs	r2, #63	@ 0x3f
 801505e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8015062:	e003      	b.n	801506c <UART_Start_Receive_IT+0xa4>
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	2200      	movs	r2, #0
 8015068:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	2200      	movs	r2, #0
 8015070:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015074:	68fb      	ldr	r3, [r7, #12]
 8015076:	2222      	movs	r2, #34	@ 0x22
 8015078:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	3308      	adds	r3, #8
 8015082:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015084:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015086:	e853 3f00 	ldrex	r3, [r3]
 801508a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801508c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801508e:	f043 0301 	orr.w	r3, r3, #1
 8015092:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015096:	68fb      	ldr	r3, [r7, #12]
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	3308      	adds	r3, #8
 801509c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80150a0:	673a      	str	r2, [r7, #112]	@ 0x70
 80150a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150a4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80150a6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80150a8:	e841 2300 	strex	r3, r2, [r1]
 80150ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80150ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d1e3      	bne.n	801507c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80150b4:	68fb      	ldr	r3, [r7, #12]
 80150b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80150b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80150bc:	d14f      	bne.n	801515e <UART_Start_Receive_IT+0x196>
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80150c4:	88fa      	ldrh	r2, [r7, #6]
 80150c6:	429a      	cmp	r2, r3
 80150c8:	d349      	bcc.n	801515e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	689b      	ldr	r3, [r3, #8]
 80150ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80150d2:	d107      	bne.n	80150e4 <UART_Start_Receive_IT+0x11c>
 80150d4:	68fb      	ldr	r3, [r7, #12]
 80150d6:	691b      	ldr	r3, [r3, #16]
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d103      	bne.n	80150e4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	4a47      	ldr	r2, [pc, #284]	@ (80151fc <UART_Start_Receive_IT+0x234>)
 80150e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80150e2:	e002      	b.n	80150ea <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80150e4:	68fb      	ldr	r3, [r7, #12]
 80150e6:	4a46      	ldr	r2, [pc, #280]	@ (8015200 <UART_Start_Receive_IT+0x238>)
 80150e8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	691b      	ldr	r3, [r3, #16]
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d01a      	beq.n	8015128 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80150fa:	e853 3f00 	ldrex	r3, [r3]
 80150fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8015100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015102:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015106:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	681b      	ldr	r3, [r3, #0]
 801510e:	461a      	mov	r2, r3
 8015110:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015114:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015116:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015118:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801511a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801511c:	e841 2300 	strex	r3, r2, [r1]
 8015120:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8015122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015124:	2b00      	cmp	r3, #0
 8015126:	d1e4      	bne.n	80150f2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	3308      	adds	r3, #8
 801512e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015132:	e853 3f00 	ldrex	r3, [r3]
 8015136:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801513a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801513e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8015140:	68fb      	ldr	r3, [r7, #12]
 8015142:	681b      	ldr	r3, [r3, #0]
 8015144:	3308      	adds	r3, #8
 8015146:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8015148:	64ba      	str	r2, [r7, #72]	@ 0x48
 801514a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801514c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801514e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015150:	e841 2300 	strex	r3, r2, [r1]
 8015154:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8015156:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015158:	2b00      	cmp	r3, #0
 801515a:	d1e5      	bne.n	8015128 <UART_Start_Receive_IT+0x160>
 801515c:	e046      	b.n	80151ec <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	689b      	ldr	r3, [r3, #8]
 8015162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015166:	d107      	bne.n	8015178 <UART_Start_Receive_IT+0x1b0>
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	691b      	ldr	r3, [r3, #16]
 801516c:	2b00      	cmp	r3, #0
 801516e:	d103      	bne.n	8015178 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	4a24      	ldr	r2, [pc, #144]	@ (8015204 <UART_Start_Receive_IT+0x23c>)
 8015174:	675a      	str	r2, [r3, #116]	@ 0x74
 8015176:	e002      	b.n	801517e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	4a23      	ldr	r2, [pc, #140]	@ (8015208 <UART_Start_Receive_IT+0x240>)
 801517c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	691b      	ldr	r3, [r3, #16]
 8015182:	2b00      	cmp	r3, #0
 8015184:	d019      	beq.n	80151ba <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	681b      	ldr	r3, [r3, #0]
 801518a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801518c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801518e:	e853 3f00 	ldrex	r3, [r3]
 8015192:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015196:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 801519a:	677b      	str	r3, [r7, #116]	@ 0x74
 801519c:	68fb      	ldr	r3, [r7, #12]
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	461a      	mov	r2, r3
 80151a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80151a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80151a6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80151aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80151ac:	e841 2300 	strex	r3, r2, [r1]
 80151b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80151b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d1e6      	bne.n	8015186 <UART_Start_Receive_IT+0x1be>
 80151b8:	e018      	b.n	80151ec <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80151ba:	68fb      	ldr	r3, [r7, #12]
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151c0:	697b      	ldr	r3, [r7, #20]
 80151c2:	e853 3f00 	ldrex	r3, [r3]
 80151c6:	613b      	str	r3, [r7, #16]
   return(result);
 80151c8:	693b      	ldr	r3, [r7, #16]
 80151ca:	f043 0320 	orr.w	r3, r3, #32
 80151ce:	67bb      	str	r3, [r7, #120]	@ 0x78
 80151d0:	68fb      	ldr	r3, [r7, #12]
 80151d2:	681b      	ldr	r3, [r3, #0]
 80151d4:	461a      	mov	r2, r3
 80151d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80151d8:	623b      	str	r3, [r7, #32]
 80151da:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151dc:	69f9      	ldr	r1, [r7, #28]
 80151de:	6a3a      	ldr	r2, [r7, #32]
 80151e0:	e841 2300 	strex	r3, r2, [r1]
 80151e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80151e6:	69bb      	ldr	r3, [r7, #24]
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d1e6      	bne.n	80151ba <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80151ec:	2300      	movs	r3, #0
}
 80151ee:	4618      	mov	r0, r3
 80151f0:	378c      	adds	r7, #140	@ 0x8c
 80151f2:	46bd      	mov	sp, r7
 80151f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151f8:	4770      	bx	lr
 80151fa:	bf00      	nop
 80151fc:	08015a29 	.word	0x08015a29
 8015200:	080156c5 	.word	0x080156c5
 8015204:	0801550d 	.word	0x0801550d
 8015208:	08015355 	.word	0x08015355

0801520c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801520c:	b480      	push	{r7}
 801520e:	b095      	sub	sp, #84	@ 0x54
 8015210:	af00      	add	r7, sp, #0
 8015212:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	681b      	ldr	r3, [r3, #0]
 8015218:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801521a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801521c:	e853 3f00 	ldrex	r3, [r3]
 8015220:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015224:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015228:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	461a      	mov	r2, r3
 8015230:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015232:	643b      	str	r3, [r7, #64]	@ 0x40
 8015234:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015236:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015238:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801523a:	e841 2300 	strex	r3, r2, [r1]
 801523e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015242:	2b00      	cmp	r3, #0
 8015244:	d1e6      	bne.n	8015214 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	681b      	ldr	r3, [r3, #0]
 801524a:	3308      	adds	r3, #8
 801524c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801524e:	6a3b      	ldr	r3, [r7, #32]
 8015250:	e853 3f00 	ldrex	r3, [r3]
 8015254:	61fb      	str	r3, [r7, #28]
   return(result);
 8015256:	69fa      	ldr	r2, [r7, #28]
 8015258:	4b1e      	ldr	r3, [pc, #120]	@ (80152d4 <UART_EndRxTransfer+0xc8>)
 801525a:	4013      	ands	r3, r2
 801525c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	681b      	ldr	r3, [r3, #0]
 8015262:	3308      	adds	r3, #8
 8015264:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8015268:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801526a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801526c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801526e:	e841 2300 	strex	r3, r2, [r1]
 8015272:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015276:	2b00      	cmp	r3, #0
 8015278:	d1e5      	bne.n	8015246 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801527e:	2b01      	cmp	r3, #1
 8015280:	d118      	bne.n	80152b4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	681b      	ldr	r3, [r3, #0]
 8015286:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	e853 3f00 	ldrex	r3, [r3]
 801528e:	60bb      	str	r3, [r7, #8]
   return(result);
 8015290:	68bb      	ldr	r3, [r7, #8]
 8015292:	f023 0310 	bic.w	r3, r3, #16
 8015296:	647b      	str	r3, [r7, #68]	@ 0x44
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	681b      	ldr	r3, [r3, #0]
 801529c:	461a      	mov	r2, r3
 801529e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80152a0:	61bb      	str	r3, [r7, #24]
 80152a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80152a4:	6979      	ldr	r1, [r7, #20]
 80152a6:	69ba      	ldr	r2, [r7, #24]
 80152a8:	e841 2300 	strex	r3, r2, [r1]
 80152ac:	613b      	str	r3, [r7, #16]
   return(result);
 80152ae:	693b      	ldr	r3, [r7, #16]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d1e6      	bne.n	8015282 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	2220      	movs	r2, #32
 80152b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	2200      	movs	r2, #0
 80152c0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	2200      	movs	r2, #0
 80152c6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80152c8:	bf00      	nop
 80152ca:	3754      	adds	r7, #84	@ 0x54
 80152cc:	46bd      	mov	sp, r7
 80152ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d2:	4770      	bx	lr
 80152d4:	effffffe 	.word	0xeffffffe

080152d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b084      	sub	sp, #16
 80152dc:	af00      	add	r7, sp, #0
 80152de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80152e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80152e6:	68fb      	ldr	r3, [r7, #12]
 80152e8:	2200      	movs	r2, #0
 80152ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80152ee:	68f8      	ldr	r0, [r7, #12]
 80152f0:	f7fe fe2e 	bl	8013f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80152f4:	bf00      	nop
 80152f6:	3710      	adds	r7, #16
 80152f8:	46bd      	mov	sp, r7
 80152fa:	bd80      	pop	{r7, pc}

080152fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80152fc:	b580      	push	{r7, lr}
 80152fe:	b088      	sub	sp, #32
 8015300:	af00      	add	r7, sp, #0
 8015302:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	681b      	ldr	r3, [r3, #0]
 8015308:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	e853 3f00 	ldrex	r3, [r3]
 8015310:	60bb      	str	r3, [r7, #8]
   return(result);
 8015312:	68bb      	ldr	r3, [r7, #8]
 8015314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015318:	61fb      	str	r3, [r7, #28]
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	461a      	mov	r2, r3
 8015320:	69fb      	ldr	r3, [r7, #28]
 8015322:	61bb      	str	r3, [r7, #24]
 8015324:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015326:	6979      	ldr	r1, [r7, #20]
 8015328:	69ba      	ldr	r2, [r7, #24]
 801532a:	e841 2300 	strex	r3, r2, [r1]
 801532e:	613b      	str	r3, [r7, #16]
   return(result);
 8015330:	693b      	ldr	r3, [r7, #16]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d1e6      	bne.n	8015304 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8015336:	687b      	ldr	r3, [r7, #4]
 8015338:	2220      	movs	r2, #32
 801533a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	2200      	movs	r2, #0
 8015342:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8015344:	6878      	ldr	r0, [r7, #4]
 8015346:	f7fe fdf9 	bl	8013f3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801534a:	bf00      	nop
 801534c:	3720      	adds	r7, #32
 801534e:	46bd      	mov	sp, r7
 8015350:	bd80      	pop	{r7, pc}
	...

08015354 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8015354:	b580      	push	{r7, lr}
 8015356:	b09c      	sub	sp, #112	@ 0x70
 8015358:	af00      	add	r7, sp, #0
 801535a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015362:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801536c:	2b22      	cmp	r3, #34	@ 0x22
 801536e:	f040 80be 	bne.w	80154ee <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015378:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801537c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8015380:	b2d9      	uxtb	r1, r3
 8015382:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8015386:	b2da      	uxtb	r2, r3
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801538c:	400a      	ands	r2, r1
 801538e:	b2d2      	uxtb	r2, r2
 8015390:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015396:	1c5a      	adds	r2, r3, #1
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80153a2:	b29b      	uxth	r3, r3
 80153a4:	3b01      	subs	r3, #1
 80153a6:	b29a      	uxth	r2, r3
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80153b4:	b29b      	uxth	r3, r3
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	f040 80a1 	bne.w	80154fe <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80153c4:	e853 3f00 	ldrex	r3, [r3]
 80153c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80153ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80153cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80153d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	681b      	ldr	r3, [r3, #0]
 80153d6:	461a      	mov	r2, r3
 80153d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80153da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80153dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80153e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80153e2:	e841 2300 	strex	r3, r2, [r1]
 80153e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80153e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d1e6      	bne.n	80153bc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	3308      	adds	r3, #8
 80153f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153f8:	e853 3f00 	ldrex	r3, [r3]
 80153fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80153fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015400:	f023 0301 	bic.w	r3, r3, #1
 8015404:	667b      	str	r3, [r7, #100]	@ 0x64
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	3308      	adds	r3, #8
 801540c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801540e:	647a      	str	r2, [r7, #68]	@ 0x44
 8015410:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015412:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015414:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015416:	e841 2300 	strex	r3, r2, [r1]
 801541a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801541c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801541e:	2b00      	cmp	r3, #0
 8015420:	d1e5      	bne.n	80153ee <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	2220      	movs	r2, #32
 8015426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	2200      	movs	r2, #0
 801542e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	2200      	movs	r2, #0
 8015434:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	681b      	ldr	r3, [r3, #0]
 801543a:	4a33      	ldr	r2, [pc, #204]	@ (8015508 <UART_RxISR_8BIT+0x1b4>)
 801543c:	4293      	cmp	r3, r2
 801543e:	d01f      	beq.n	8015480 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	685b      	ldr	r3, [r3, #4]
 8015446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801544a:	2b00      	cmp	r3, #0
 801544c:	d018      	beq.n	8015480 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015456:	e853 3f00 	ldrex	r3, [r3]
 801545a:	623b      	str	r3, [r7, #32]
   return(result);
 801545c:	6a3b      	ldr	r3, [r7, #32]
 801545e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015462:	663b      	str	r3, [r7, #96]	@ 0x60
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	461a      	mov	r2, r3
 801546a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801546c:	633b      	str	r3, [r7, #48]	@ 0x30
 801546e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015470:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015472:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015474:	e841 2300 	strex	r3, r2, [r1]
 8015478:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801547a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801547c:	2b00      	cmp	r3, #0
 801547e:	d1e6      	bne.n	801544e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015484:	2b01      	cmp	r3, #1
 8015486:	d12e      	bne.n	80154e6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	2200      	movs	r2, #0
 801548c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	681b      	ldr	r3, [r3, #0]
 8015492:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015494:	693b      	ldr	r3, [r7, #16]
 8015496:	e853 3f00 	ldrex	r3, [r3]
 801549a:	60fb      	str	r3, [r7, #12]
   return(result);
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	f023 0310 	bic.w	r3, r3, #16
 80154a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	681b      	ldr	r3, [r3, #0]
 80154a8:	461a      	mov	r2, r3
 80154aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80154ac:	61fb      	str	r3, [r7, #28]
 80154ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154b0:	69b9      	ldr	r1, [r7, #24]
 80154b2:	69fa      	ldr	r2, [r7, #28]
 80154b4:	e841 2300 	strex	r3, r2, [r1]
 80154b8:	617b      	str	r3, [r7, #20]
   return(result);
 80154ba:	697b      	ldr	r3, [r7, #20]
 80154bc:	2b00      	cmp	r3, #0
 80154be:	d1e6      	bne.n	801548e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	69db      	ldr	r3, [r3, #28]
 80154c6:	f003 0310 	and.w	r3, r3, #16
 80154ca:	2b10      	cmp	r3, #16
 80154cc:	d103      	bne.n	80154d6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	681b      	ldr	r3, [r3, #0]
 80154d2:	2210      	movs	r2, #16
 80154d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80154dc:	4619      	mov	r1, r3
 80154de:	6878      	ldr	r0, [r7, #4]
 80154e0:	f7fe fd40 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80154e4:	e00b      	b.n	80154fe <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80154e6:	6878      	ldr	r0, [r7, #4]
 80154e8:	f7ed fbb4 	bl	8002c54 <HAL_UART_RxCpltCallback>
}
 80154ec:	e007      	b.n	80154fe <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	699a      	ldr	r2, [r3, #24]
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	f042 0208 	orr.w	r2, r2, #8
 80154fc:	619a      	str	r2, [r3, #24]
}
 80154fe:	bf00      	nop
 8015500:	3770      	adds	r7, #112	@ 0x70
 8015502:	46bd      	mov	sp, r7
 8015504:	bd80      	pop	{r7, pc}
 8015506:	bf00      	nop
 8015508:	58000c00 	.word	0x58000c00

0801550c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801550c:	b580      	push	{r7, lr}
 801550e:	b09c      	sub	sp, #112	@ 0x70
 8015510:	af00      	add	r7, sp, #0
 8015512:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801551a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015524:	2b22      	cmp	r3, #34	@ 0x22
 8015526:	f040 80be 	bne.w	80156a6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015530:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015538:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801553a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801553e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8015542:	4013      	ands	r3, r2
 8015544:	b29a      	uxth	r2, r3
 8015546:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8015548:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801554e:	1c9a      	adds	r2, r3, #2
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801555a:	b29b      	uxth	r3, r3
 801555c:	3b01      	subs	r3, #1
 801555e:	b29a      	uxth	r2, r3
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801556c:	b29b      	uxth	r3, r3
 801556e:	2b00      	cmp	r3, #0
 8015570:	f040 80a1 	bne.w	80156b6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801557a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801557c:	e853 3f00 	ldrex	r3, [r3]
 8015580:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8015582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015584:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015588:	667b      	str	r3, [r7, #100]	@ 0x64
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	461a      	mov	r2, r3
 8015590:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015592:	657b      	str	r3, [r7, #84]	@ 0x54
 8015594:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015596:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015598:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801559a:	e841 2300 	strex	r3, r2, [r1]
 801559e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80155a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d1e6      	bne.n	8015574 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	3308      	adds	r3, #8
 80155ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80155b0:	e853 3f00 	ldrex	r3, [r3]
 80155b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80155b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155b8:	f023 0301 	bic.w	r3, r3, #1
 80155bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	681b      	ldr	r3, [r3, #0]
 80155c2:	3308      	adds	r3, #8
 80155c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80155c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80155c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80155cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80155ce:	e841 2300 	strex	r3, r2, [r1]
 80155d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80155d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d1e5      	bne.n	80155a6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	2220      	movs	r2, #32
 80155de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80155e2:	687b      	ldr	r3, [r7, #4]
 80155e4:	2200      	movs	r2, #0
 80155e6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	2200      	movs	r2, #0
 80155ec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	681b      	ldr	r3, [r3, #0]
 80155f2:	4a33      	ldr	r2, [pc, #204]	@ (80156c0 <UART_RxISR_16BIT+0x1b4>)
 80155f4:	4293      	cmp	r3, r2
 80155f6:	d01f      	beq.n	8015638 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	685b      	ldr	r3, [r3, #4]
 80155fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015602:	2b00      	cmp	r3, #0
 8015604:	d018      	beq.n	8015638 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	681b      	ldr	r3, [r3, #0]
 801560a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801560c:	6a3b      	ldr	r3, [r7, #32]
 801560e:	e853 3f00 	ldrex	r3, [r3]
 8015612:	61fb      	str	r3, [r7, #28]
   return(result);
 8015614:	69fb      	ldr	r3, [r7, #28]
 8015616:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801561a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	461a      	mov	r2, r3
 8015622:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015624:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015626:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801562a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801562c:	e841 2300 	strex	r3, r2, [r1]
 8015630:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8015632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015634:	2b00      	cmp	r3, #0
 8015636:	d1e6      	bne.n	8015606 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801563c:	2b01      	cmp	r3, #1
 801563e:	d12e      	bne.n	801569e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	2200      	movs	r2, #0
 8015644:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801564c:	68fb      	ldr	r3, [r7, #12]
 801564e:	e853 3f00 	ldrex	r3, [r3]
 8015652:	60bb      	str	r3, [r7, #8]
   return(result);
 8015654:	68bb      	ldr	r3, [r7, #8]
 8015656:	f023 0310 	bic.w	r3, r3, #16
 801565a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	461a      	mov	r2, r3
 8015662:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015664:	61bb      	str	r3, [r7, #24]
 8015666:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015668:	6979      	ldr	r1, [r7, #20]
 801566a:	69ba      	ldr	r2, [r7, #24]
 801566c:	e841 2300 	strex	r3, r2, [r1]
 8015670:	613b      	str	r3, [r7, #16]
   return(result);
 8015672:	693b      	ldr	r3, [r7, #16]
 8015674:	2b00      	cmp	r3, #0
 8015676:	d1e6      	bne.n	8015646 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	681b      	ldr	r3, [r3, #0]
 801567c:	69db      	ldr	r3, [r3, #28]
 801567e:	f003 0310 	and.w	r3, r3, #16
 8015682:	2b10      	cmp	r3, #16
 8015684:	d103      	bne.n	801568e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	681b      	ldr	r3, [r3, #0]
 801568a:	2210      	movs	r2, #16
 801568c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015694:	4619      	mov	r1, r3
 8015696:	6878      	ldr	r0, [r7, #4]
 8015698:	f7fe fc64 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801569c:	e00b      	b.n	80156b6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801569e:	6878      	ldr	r0, [r7, #4]
 80156a0:	f7ed fad8 	bl	8002c54 <HAL_UART_RxCpltCallback>
}
 80156a4:	e007      	b.n	80156b6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	681b      	ldr	r3, [r3, #0]
 80156aa:	699a      	ldr	r2, [r3, #24]
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	681b      	ldr	r3, [r3, #0]
 80156b0:	f042 0208 	orr.w	r2, r2, #8
 80156b4:	619a      	str	r2, [r3, #24]
}
 80156b6:	bf00      	nop
 80156b8:	3770      	adds	r7, #112	@ 0x70
 80156ba:	46bd      	mov	sp, r7
 80156bc:	bd80      	pop	{r7, pc}
 80156be:	bf00      	nop
 80156c0:	58000c00 	.word	0x58000c00

080156c4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b0ac      	sub	sp, #176	@ 0xb0
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80156d2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	681b      	ldr	r3, [r3, #0]
 80156da:	69db      	ldr	r3, [r3, #28]
 80156dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	681b      	ldr	r3, [r3, #0]
 80156e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	681b      	ldr	r3, [r3, #0]
 80156ee:	689b      	ldr	r3, [r3, #8]
 80156f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80156fa:	2b22      	cmp	r3, #34	@ 0x22
 80156fc:	f040 8181 	bne.w	8015a02 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015706:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801570a:	e124      	b.n	8015956 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015712:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8015716:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801571a:	b2d9      	uxtb	r1, r3
 801571c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8015720:	b2da      	uxtb	r2, r3
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015726:	400a      	ands	r2, r1
 8015728:	b2d2      	uxtb	r2, r2
 801572a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015730:	1c5a      	adds	r2, r3, #1
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801573c:	b29b      	uxth	r3, r3
 801573e:	3b01      	subs	r3, #1
 8015740:	b29a      	uxth	r2, r3
 8015742:	687b      	ldr	r3, [r7, #4]
 8015744:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	69db      	ldr	r3, [r3, #28]
 801574e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8015752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015756:	f003 0307 	and.w	r3, r3, #7
 801575a:	2b00      	cmp	r3, #0
 801575c:	d053      	beq.n	8015806 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801575e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015762:	f003 0301 	and.w	r3, r3, #1
 8015766:	2b00      	cmp	r3, #0
 8015768:	d011      	beq.n	801578e <UART_RxISR_8BIT_FIFOEN+0xca>
 801576a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801576e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015772:	2b00      	cmp	r3, #0
 8015774:	d00b      	beq.n	801578e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	681b      	ldr	r3, [r3, #0]
 801577a:	2201      	movs	r2, #1
 801577c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015784:	f043 0201 	orr.w	r2, r3, #1
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801578e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015792:	f003 0302 	and.w	r3, r3, #2
 8015796:	2b00      	cmp	r3, #0
 8015798:	d011      	beq.n	80157be <UART_RxISR_8BIT_FIFOEN+0xfa>
 801579a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801579e:	f003 0301 	and.w	r3, r3, #1
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d00b      	beq.n	80157be <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80157a6:	687b      	ldr	r3, [r7, #4]
 80157a8:	681b      	ldr	r3, [r3, #0]
 80157aa:	2202      	movs	r2, #2
 80157ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80157b4:	f043 0204 	orr.w	r2, r3, #4
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80157be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80157c2:	f003 0304 	and.w	r3, r3, #4
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d011      	beq.n	80157ee <UART_RxISR_8BIT_FIFOEN+0x12a>
 80157ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80157ce:	f003 0301 	and.w	r3, r3, #1
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d00b      	beq.n	80157ee <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	2204      	movs	r2, #4
 80157dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80157e4:	f043 0202 	orr.w	r2, r3, #2
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	d006      	beq.n	8015806 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80157f8:	6878      	ldr	r0, [r7, #4]
 80157fa:	f7fe fba9 	bl	8013f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	2200      	movs	r2, #0
 8015802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801580c:	b29b      	uxth	r3, r3
 801580e:	2b00      	cmp	r3, #0
 8015810:	f040 80a1 	bne.w	8015956 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	681b      	ldr	r3, [r3, #0]
 8015818:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801581a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801581c:	e853 3f00 	ldrex	r3, [r3]
 8015820:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8015822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015828:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	681b      	ldr	r3, [r3, #0]
 8015830:	461a      	mov	r2, r3
 8015832:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015836:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8015838:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801583a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801583c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801583e:	e841 2300 	strex	r3, r2, [r1]
 8015842:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8015844:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015846:	2b00      	cmp	r3, #0
 8015848:	d1e4      	bne.n	8015814 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801584a:	687b      	ldr	r3, [r7, #4]
 801584c:	681b      	ldr	r3, [r3, #0]
 801584e:	3308      	adds	r3, #8
 8015850:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015852:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015854:	e853 3f00 	ldrex	r3, [r3]
 8015858:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801585a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801585c:	4b6f      	ldr	r3, [pc, #444]	@ (8015a1c <UART_RxISR_8BIT_FIFOEN+0x358>)
 801585e:	4013      	ands	r3, r2
 8015860:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	681b      	ldr	r3, [r3, #0]
 8015868:	3308      	adds	r3, #8
 801586a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801586e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8015870:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015872:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8015874:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8015876:	e841 2300 	strex	r3, r2, [r1]
 801587a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801587c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801587e:	2b00      	cmp	r3, #0
 8015880:	d1e3      	bne.n	801584a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	2220      	movs	r2, #32
 8015886:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	2200      	movs	r2, #0
 801588e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	2200      	movs	r2, #0
 8015894:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	681b      	ldr	r3, [r3, #0]
 801589a:	4a61      	ldr	r2, [pc, #388]	@ (8015a20 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801589c:	4293      	cmp	r3, r2
 801589e:	d021      	beq.n	80158e4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	685b      	ldr	r3, [r3, #4]
 80158a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d01a      	beq.n	80158e4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80158ae:	687b      	ldr	r3, [r7, #4]
 80158b0:	681b      	ldr	r3, [r3, #0]
 80158b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80158b6:	e853 3f00 	ldrex	r3, [r3]
 80158ba:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80158bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80158be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80158c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	461a      	mov	r2, r3
 80158cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80158d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80158d2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80158d4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80158d6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80158d8:	e841 2300 	strex	r3, r2, [r1]
 80158dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80158de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80158e0:	2b00      	cmp	r3, #0
 80158e2:	d1e4      	bne.n	80158ae <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80158e8:	2b01      	cmp	r3, #1
 80158ea:	d130      	bne.n	801594e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	2200      	movs	r2, #0
 80158f0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80158f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80158fa:	e853 3f00 	ldrex	r3, [r3]
 80158fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8015900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015902:	f023 0310 	bic.w	r3, r3, #16
 8015906:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	461a      	mov	r2, r3
 8015910:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015914:	643b      	str	r3, [r7, #64]	@ 0x40
 8015916:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015918:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801591a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801591c:	e841 2300 	strex	r3, r2, [r1]
 8015920:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8015922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015924:	2b00      	cmp	r3, #0
 8015926:	d1e4      	bne.n	80158f2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	681b      	ldr	r3, [r3, #0]
 801592c:	69db      	ldr	r3, [r3, #28]
 801592e:	f003 0310 	and.w	r3, r3, #16
 8015932:	2b10      	cmp	r3, #16
 8015934:	d103      	bne.n	801593e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	681b      	ldr	r3, [r3, #0]
 801593a:	2210      	movs	r2, #16
 801593c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015944:	4619      	mov	r1, r3
 8015946:	6878      	ldr	r0, [r7, #4]
 8015948:	f7fe fb0c 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801594c:	e00e      	b.n	801596c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801594e:	6878      	ldr	r0, [r7, #4]
 8015950:	f7ed f980 	bl	8002c54 <HAL_UART_RxCpltCallback>
        break;
 8015954:	e00a      	b.n	801596c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015956:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801595a:	2b00      	cmp	r3, #0
 801595c:	d006      	beq.n	801596c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801595e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015962:	f003 0320 	and.w	r3, r3, #32
 8015966:	2b00      	cmp	r3, #0
 8015968:	f47f aed0 	bne.w	801570c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015972:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015976:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801597a:	2b00      	cmp	r3, #0
 801597c:	d049      	beq.n	8015a12 <UART_RxISR_8BIT_FIFOEN+0x34e>
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015984:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8015988:	429a      	cmp	r2, r3
 801598a:	d242      	bcs.n	8015a12 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	681b      	ldr	r3, [r3, #0]
 8015990:	3308      	adds	r3, #8
 8015992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015994:	6a3b      	ldr	r3, [r7, #32]
 8015996:	e853 3f00 	ldrex	r3, [r3]
 801599a:	61fb      	str	r3, [r7, #28]
   return(result);
 801599c:	69fb      	ldr	r3, [r7, #28]
 801599e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80159a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	3308      	adds	r3, #8
 80159ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80159b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80159b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80159b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80159b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80159b8:	e841 2300 	strex	r3, r2, [r1]
 80159bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80159be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d1e3      	bne.n	801598c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	4a17      	ldr	r2, [pc, #92]	@ (8015a24 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80159c8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	681b      	ldr	r3, [r3, #0]
 80159ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80159d0:	68fb      	ldr	r3, [r7, #12]
 80159d2:	e853 3f00 	ldrex	r3, [r3]
 80159d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80159d8:	68bb      	ldr	r3, [r7, #8]
 80159da:	f043 0320 	orr.w	r3, r3, #32
 80159de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	461a      	mov	r2, r3
 80159e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80159ec:	61bb      	str	r3, [r7, #24]
 80159ee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80159f0:	6979      	ldr	r1, [r7, #20]
 80159f2:	69ba      	ldr	r2, [r7, #24]
 80159f4:	e841 2300 	strex	r3, r2, [r1]
 80159f8:	613b      	str	r3, [r7, #16]
   return(result);
 80159fa:	693b      	ldr	r3, [r7, #16]
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	d1e4      	bne.n	80159ca <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015a00:	e007      	b.n	8015a12 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	699a      	ldr	r2, [r3, #24]
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	681b      	ldr	r3, [r3, #0]
 8015a0c:	f042 0208 	orr.w	r2, r2, #8
 8015a10:	619a      	str	r2, [r3, #24]
}
 8015a12:	bf00      	nop
 8015a14:	37b0      	adds	r7, #176	@ 0xb0
 8015a16:	46bd      	mov	sp, r7
 8015a18:	bd80      	pop	{r7, pc}
 8015a1a:	bf00      	nop
 8015a1c:	effffffe 	.word	0xeffffffe
 8015a20:	58000c00 	.word	0x58000c00
 8015a24:	08015355 	.word	0x08015355

08015a28 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015a28:	b580      	push	{r7, lr}
 8015a2a:	b0ae      	sub	sp, #184	@ 0xb8
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015a36:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	69db      	ldr	r3, [r3, #28]
 8015a40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	681b      	ldr	r3, [r3, #0]
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	681b      	ldr	r3, [r3, #0]
 8015a52:	689b      	ldr	r3, [r3, #8]
 8015a54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015a58:	687b      	ldr	r3, [r7, #4]
 8015a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015a5e:	2b22      	cmp	r3, #34	@ 0x22
 8015a60:	f040 8185 	bne.w	8015d6e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015a6a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015a6e:	e128      	b.n	8015cc2 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a76:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015a7a:	687b      	ldr	r3, [r7, #4]
 8015a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015a7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8015a82:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8015a86:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8015a8a:	4013      	ands	r3, r2
 8015a8c:	b29a      	uxth	r2, r3
 8015a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8015a92:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015a98:	1c9a      	adds	r2, r3, #2
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015aa4:	b29b      	uxth	r3, r3
 8015aa6:	3b01      	subs	r3, #1
 8015aa8:	b29a      	uxth	r2, r3
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	69db      	ldr	r3, [r3, #28]
 8015ab6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8015aba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015abe:	f003 0307 	and.w	r3, r3, #7
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d053      	beq.n	8015b6e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8015ac6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015aca:	f003 0301 	and.w	r3, r3, #1
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d011      	beq.n	8015af6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8015ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8015ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d00b      	beq.n	8015af6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	681b      	ldr	r3, [r3, #0]
 8015ae2:	2201      	movs	r2, #1
 8015ae4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015aec:	f043 0201 	orr.w	r2, r3, #1
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015af6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015afa:	f003 0302 	and.w	r3, r3, #2
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d011      	beq.n	8015b26 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8015b02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015b06:	f003 0301 	and.w	r3, r3, #1
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d00b      	beq.n	8015b26 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	2202      	movs	r2, #2
 8015b14:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015b1c:	f043 0204 	orr.w	r2, r3, #4
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015b26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015b2a:	f003 0304 	and.w	r3, r3, #4
 8015b2e:	2b00      	cmp	r3, #0
 8015b30:	d011      	beq.n	8015b56 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8015b32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015b36:	f003 0301 	and.w	r3, r3, #1
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d00b      	beq.n	8015b56 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	2204      	movs	r2, #4
 8015b44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015b4c:	f043 0202 	orr.w	r2, r3, #2
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d006      	beq.n	8015b6e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015b60:	6878      	ldr	r0, [r7, #4]
 8015b62:	f7fe f9f5 	bl	8013f50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	2200      	movs	r2, #0
 8015b6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015b74:	b29b      	uxth	r3, r3
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	f040 80a3 	bne.w	8015cc2 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	681b      	ldr	r3, [r3, #0]
 8015b80:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015b82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015b84:	e853 3f00 	ldrex	r3, [r3]
 8015b88:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8015b8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015b8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015b90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	461a      	mov	r2, r3
 8015b9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8015b9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015ba2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015ba4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8015ba6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8015baa:	e841 2300 	strex	r3, r2, [r1]
 8015bae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8015bb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d1e2      	bne.n	8015b7c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	681b      	ldr	r3, [r3, #0]
 8015bba:	3308      	adds	r3, #8
 8015bbc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015bc0:	e853 3f00 	ldrex	r3, [r3]
 8015bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8015bc6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8015d88 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8015bca:	4013      	ands	r3, r2
 8015bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	3308      	adds	r3, #8
 8015bd6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8015bda:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8015bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015bde:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8015be0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8015be2:	e841 2300 	strex	r3, r2, [r1]
 8015be6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8015be8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015bea:	2b00      	cmp	r3, #0
 8015bec:	d1e3      	bne.n	8015bb6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	2220      	movs	r2, #32
 8015bf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	2200      	movs	r2, #0
 8015bfa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	2200      	movs	r2, #0
 8015c00:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	4a61      	ldr	r2, [pc, #388]	@ (8015d8c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8015c08:	4293      	cmp	r3, r2
 8015c0a:	d021      	beq.n	8015c50 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	685b      	ldr	r3, [r3, #4]
 8015c12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d01a      	beq.n	8015c50 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015c1a:	687b      	ldr	r3, [r7, #4]
 8015c1c:	681b      	ldr	r3, [r3, #0]
 8015c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015c22:	e853 3f00 	ldrex	r3, [r3]
 8015c26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015c2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8015c2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	461a      	mov	r2, r3
 8015c38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015c3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8015c3e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015c42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015c44:	e841 2300 	strex	r3, r2, [r1]
 8015c48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015c4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d1e4      	bne.n	8015c1a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015c54:	2b01      	cmp	r3, #1
 8015c56:	d130      	bne.n	8015cba <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	681b      	ldr	r3, [r3, #0]
 8015c62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015c66:	e853 3f00 	ldrex	r3, [r3]
 8015c6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015c6e:	f023 0310 	bic.w	r3, r3, #16
 8015c72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	681b      	ldr	r3, [r3, #0]
 8015c7a:	461a      	mov	r2, r3
 8015c7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8015c80:	647b      	str	r3, [r7, #68]	@ 0x44
 8015c82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8015c86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8015c88:	e841 2300 	strex	r3, r2, [r1]
 8015c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8015c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d1e4      	bne.n	8015c5e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	681b      	ldr	r3, [r3, #0]
 8015c98:	69db      	ldr	r3, [r3, #28]
 8015c9a:	f003 0310 	and.w	r3, r3, #16
 8015c9e:	2b10      	cmp	r3, #16
 8015ca0:	d103      	bne.n	8015caa <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	2210      	movs	r2, #16
 8015ca8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015cb0:	4619      	mov	r1, r3
 8015cb2:	6878      	ldr	r0, [r7, #4]
 8015cb4:	f7fe f956 	bl	8013f64 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015cb8:	e00e      	b.n	8015cd8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8015cba:	6878      	ldr	r0, [r7, #4]
 8015cbc:	f7ec ffca 	bl	8002c54 <HAL_UART_RxCpltCallback>
        break;
 8015cc0:	e00a      	b.n	8015cd8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015cc2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d006      	beq.n	8015cd8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8015cca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015cce:	f003 0320 	and.w	r3, r3, #32
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	f47f aecc 	bne.w	8015a70 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015cde:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015ce2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8015ce6:	2b00      	cmp	r3, #0
 8015ce8:	d049      	beq.n	8015d7e <UART_RxISR_16BIT_FIFOEN+0x356>
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015cf0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	d242      	bcs.n	8015d7e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	3308      	adds	r3, #8
 8015cfe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d02:	e853 3f00 	ldrex	r3, [r3]
 8015d06:	623b      	str	r3, [r7, #32]
   return(result);
 8015d08:	6a3b      	ldr	r3, [r7, #32]
 8015d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8015d0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015d12:	687b      	ldr	r3, [r7, #4]
 8015d14:	681b      	ldr	r3, [r3, #0]
 8015d16:	3308      	adds	r3, #8
 8015d18:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015d1c:	633a      	str	r2, [r7, #48]	@ 0x30
 8015d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015d22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015d24:	e841 2300 	strex	r3, r2, [r1]
 8015d28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d1e3      	bne.n	8015cf8 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	4a17      	ldr	r2, [pc, #92]	@ (8015d90 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8015d34:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d3c:	693b      	ldr	r3, [r7, #16]
 8015d3e:	e853 3f00 	ldrex	r3, [r3]
 8015d42:	60fb      	str	r3, [r7, #12]
   return(result);
 8015d44:	68fb      	ldr	r3, [r7, #12]
 8015d46:	f043 0320 	orr.w	r3, r3, #32
 8015d4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8015d4e:	687b      	ldr	r3, [r7, #4]
 8015d50:	681b      	ldr	r3, [r3, #0]
 8015d52:	461a      	mov	r2, r3
 8015d54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015d58:	61fb      	str	r3, [r7, #28]
 8015d5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d5c:	69b9      	ldr	r1, [r7, #24]
 8015d5e:	69fa      	ldr	r2, [r7, #28]
 8015d60:	e841 2300 	strex	r3, r2, [r1]
 8015d64:	617b      	str	r3, [r7, #20]
   return(result);
 8015d66:	697b      	ldr	r3, [r7, #20]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d1e4      	bne.n	8015d36 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015d6c:	e007      	b.n	8015d7e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	681b      	ldr	r3, [r3, #0]
 8015d72:	699a      	ldr	r2, [r3, #24]
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	f042 0208 	orr.w	r2, r2, #8
 8015d7c:	619a      	str	r2, [r3, #24]
}
 8015d7e:	bf00      	nop
 8015d80:	37b8      	adds	r7, #184	@ 0xb8
 8015d82:	46bd      	mov	sp, r7
 8015d84:	bd80      	pop	{r7, pc}
 8015d86:	bf00      	nop
 8015d88:	effffffe 	.word	0xeffffffe
 8015d8c:	58000c00 	.word	0x58000c00
 8015d90:	0801550d 	.word	0x0801550d

08015d94 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8015d94:	b480      	push	{r7}
 8015d96:	b083      	sub	sp, #12
 8015d98:	af00      	add	r7, sp, #0
 8015d9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8015d9c:	bf00      	nop
 8015d9e:	370c      	adds	r7, #12
 8015da0:	46bd      	mov	sp, r7
 8015da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da6:	4770      	bx	lr

08015da8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015da8:	b480      	push	{r7}
 8015daa:	b083      	sub	sp, #12
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015db0:	bf00      	nop
 8015db2:	370c      	adds	r7, #12
 8015db4:	46bd      	mov	sp, r7
 8015db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dba:	4770      	bx	lr

08015dbc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015dbc:	b480      	push	{r7}
 8015dbe:	b083      	sub	sp, #12
 8015dc0:	af00      	add	r7, sp, #0
 8015dc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8015dc4:	bf00      	nop
 8015dc6:	370c      	adds	r7, #12
 8015dc8:	46bd      	mov	sp, r7
 8015dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dce:	4770      	bx	lr

08015dd0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015dd0:	b480      	push	{r7}
 8015dd2:	b085      	sub	sp, #20
 8015dd4:	af00      	add	r7, sp, #0
 8015dd6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015dde:	2b01      	cmp	r3, #1
 8015de0:	d101      	bne.n	8015de6 <HAL_UARTEx_DisableFifoMode+0x16>
 8015de2:	2302      	movs	r3, #2
 8015de4:	e027      	b.n	8015e36 <HAL_UARTEx_DisableFifoMode+0x66>
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	2201      	movs	r2, #1
 8015dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	2224      	movs	r2, #36	@ 0x24
 8015df2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	681b      	ldr	r3, [r3, #0]
 8015dfc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	681a      	ldr	r2, [r3, #0]
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	681b      	ldr	r3, [r3, #0]
 8015e08:	f022 0201 	bic.w	r2, r2, #1
 8015e0c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8015e0e:	68fb      	ldr	r3, [r7, #12]
 8015e10:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8015e14:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	2200      	movs	r2, #0
 8015e1a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	681b      	ldr	r3, [r3, #0]
 8015e20:	68fa      	ldr	r2, [r7, #12]
 8015e22:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	2220      	movs	r2, #32
 8015e28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	2200      	movs	r2, #0
 8015e30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015e34:	2300      	movs	r3, #0
}
 8015e36:	4618      	mov	r0, r3
 8015e38:	3714      	adds	r7, #20
 8015e3a:	46bd      	mov	sp, r7
 8015e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e40:	4770      	bx	lr

08015e42 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015e42:	b580      	push	{r7, lr}
 8015e44:	b084      	sub	sp, #16
 8015e46:	af00      	add	r7, sp, #0
 8015e48:	6078      	str	r0, [r7, #4]
 8015e4a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015e52:	2b01      	cmp	r3, #1
 8015e54:	d101      	bne.n	8015e5a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8015e56:	2302      	movs	r3, #2
 8015e58:	e02d      	b.n	8015eb6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	2201      	movs	r2, #1
 8015e5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	2224      	movs	r2, #36	@ 0x24
 8015e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	681b      	ldr	r3, [r3, #0]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	681b      	ldr	r3, [r3, #0]
 8015e76:	681a      	ldr	r2, [r3, #0]
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	681b      	ldr	r3, [r3, #0]
 8015e7c:	f022 0201 	bic.w	r2, r2, #1
 8015e80:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015e82:	687b      	ldr	r3, [r7, #4]
 8015e84:	681b      	ldr	r3, [r3, #0]
 8015e86:	689b      	ldr	r3, [r3, #8]
 8015e88:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	681b      	ldr	r3, [r3, #0]
 8015e90:	683a      	ldr	r2, [r7, #0]
 8015e92:	430a      	orrs	r2, r1
 8015e94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015e96:	6878      	ldr	r0, [r7, #4]
 8015e98:	f000 f850 	bl	8015f3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	68fa      	ldr	r2, [r7, #12]
 8015ea2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	2220      	movs	r2, #32
 8015ea8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	2200      	movs	r2, #0
 8015eb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015eb4:	2300      	movs	r3, #0
}
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	3710      	adds	r7, #16
 8015eba:	46bd      	mov	sp, r7
 8015ebc:	bd80      	pop	{r7, pc}

08015ebe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015ebe:	b580      	push	{r7, lr}
 8015ec0:	b084      	sub	sp, #16
 8015ec2:	af00      	add	r7, sp, #0
 8015ec4:	6078      	str	r0, [r7, #4]
 8015ec6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8015ece:	2b01      	cmp	r3, #1
 8015ed0:	d101      	bne.n	8015ed6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015ed2:	2302      	movs	r3, #2
 8015ed4:	e02d      	b.n	8015f32 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	2201      	movs	r2, #1
 8015eda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	2224      	movs	r2, #36	@ 0x24
 8015ee2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	681b      	ldr	r3, [r3, #0]
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	681b      	ldr	r3, [r3, #0]
 8015ef2:	681a      	ldr	r2, [r3, #0]
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	681b      	ldr	r3, [r3, #0]
 8015ef8:	f022 0201 	bic.w	r2, r2, #1
 8015efc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	689b      	ldr	r3, [r3, #8]
 8015f04:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	683a      	ldr	r2, [r7, #0]
 8015f0e:	430a      	orrs	r2, r1
 8015f10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015f12:	6878      	ldr	r0, [r7, #4]
 8015f14:	f000 f812 	bl	8015f3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	681b      	ldr	r3, [r3, #0]
 8015f1c:	68fa      	ldr	r2, [r7, #12]
 8015f1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	2220      	movs	r2, #32
 8015f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	2200      	movs	r2, #0
 8015f2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8015f30:	2300      	movs	r3, #0
}
 8015f32:	4618      	mov	r0, r3
 8015f34:	3710      	adds	r7, #16
 8015f36:	46bd      	mov	sp, r7
 8015f38:	bd80      	pop	{r7, pc}
	...

08015f3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8015f3c:	b480      	push	{r7}
 8015f3e:	b085      	sub	sp, #20
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d108      	bne.n	8015f5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	2201      	movs	r2, #1
 8015f50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	2201      	movs	r2, #1
 8015f58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8015f5c:	e031      	b.n	8015fc2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8015f5e:	2310      	movs	r3, #16
 8015f60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8015f62:	2310      	movs	r3, #16
 8015f64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	681b      	ldr	r3, [r3, #0]
 8015f6a:	689b      	ldr	r3, [r3, #8]
 8015f6c:	0e5b      	lsrs	r3, r3, #25
 8015f6e:	b2db      	uxtb	r3, r3
 8015f70:	f003 0307 	and.w	r3, r3, #7
 8015f74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	681b      	ldr	r3, [r3, #0]
 8015f7a:	689b      	ldr	r3, [r3, #8]
 8015f7c:	0f5b      	lsrs	r3, r3, #29
 8015f7e:	b2db      	uxtb	r3, r3
 8015f80:	f003 0307 	and.w	r3, r3, #7
 8015f84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015f86:	7bbb      	ldrb	r3, [r7, #14]
 8015f88:	7b3a      	ldrb	r2, [r7, #12]
 8015f8a:	4911      	ldr	r1, [pc, #68]	@ (8015fd0 <UARTEx_SetNbDataToProcess+0x94>)
 8015f8c:	5c8a      	ldrb	r2, [r1, r2]
 8015f8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015f92:	7b3a      	ldrb	r2, [r7, #12]
 8015f94:	490f      	ldr	r1, [pc, #60]	@ (8015fd4 <UARTEx_SetNbDataToProcess+0x98>)
 8015f96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015f98:	fb93 f3f2 	sdiv	r3, r3, r2
 8015f9c:	b29a      	uxth	r2, r3
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015fa4:	7bfb      	ldrb	r3, [r7, #15]
 8015fa6:	7b7a      	ldrb	r2, [r7, #13]
 8015fa8:	4909      	ldr	r1, [pc, #36]	@ (8015fd0 <UARTEx_SetNbDataToProcess+0x94>)
 8015faa:	5c8a      	ldrb	r2, [r1, r2]
 8015fac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015fb0:	7b7a      	ldrb	r2, [r7, #13]
 8015fb2:	4908      	ldr	r1, [pc, #32]	@ (8015fd4 <UARTEx_SetNbDataToProcess+0x98>)
 8015fb4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015fb6:	fb93 f3f2 	sdiv	r3, r3, r2
 8015fba:	b29a      	uxth	r2, r3
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8015fc2:	bf00      	nop
 8015fc4:	3714      	adds	r7, #20
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fcc:	4770      	bx	lr
 8015fce:	bf00      	nop
 8015fd0:	0801f4c0 	.word	0x0801f4c0
 8015fd4:	0801f4c8 	.word	0x0801f4c8

08015fd8 <__NVIC_SetPriority>:
{
 8015fd8:	b480      	push	{r7}
 8015fda:	b083      	sub	sp, #12
 8015fdc:	af00      	add	r7, sp, #0
 8015fde:	4603      	mov	r3, r0
 8015fe0:	6039      	str	r1, [r7, #0]
 8015fe2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8015fe4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015fe8:	2b00      	cmp	r3, #0
 8015fea:	db0a      	blt.n	8016002 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015fec:	683b      	ldr	r3, [r7, #0]
 8015fee:	b2da      	uxtb	r2, r3
 8015ff0:	490c      	ldr	r1, [pc, #48]	@ (8016024 <__NVIC_SetPriority+0x4c>)
 8015ff2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015ff6:	0112      	lsls	r2, r2, #4
 8015ff8:	b2d2      	uxtb	r2, r2
 8015ffa:	440b      	add	r3, r1
 8015ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8016000:	e00a      	b.n	8016018 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016002:	683b      	ldr	r3, [r7, #0]
 8016004:	b2da      	uxtb	r2, r3
 8016006:	4908      	ldr	r1, [pc, #32]	@ (8016028 <__NVIC_SetPriority+0x50>)
 8016008:	88fb      	ldrh	r3, [r7, #6]
 801600a:	f003 030f 	and.w	r3, r3, #15
 801600e:	3b04      	subs	r3, #4
 8016010:	0112      	lsls	r2, r2, #4
 8016012:	b2d2      	uxtb	r2, r2
 8016014:	440b      	add	r3, r1
 8016016:	761a      	strb	r2, [r3, #24]
}
 8016018:	bf00      	nop
 801601a:	370c      	adds	r7, #12
 801601c:	46bd      	mov	sp, r7
 801601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016022:	4770      	bx	lr
 8016024:	e000e100 	.word	0xe000e100
 8016028:	e000ed00 	.word	0xe000ed00

0801602c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 801602c:	b580      	push	{r7, lr}
 801602e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8016030:	4b05      	ldr	r3, [pc, #20]	@ (8016048 <SysTick_Handler+0x1c>)
 8016032:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8016034:	f002 fada 	bl	80185ec <xTaskGetSchedulerState>
 8016038:	4603      	mov	r3, r0
 801603a:	2b01      	cmp	r3, #1
 801603c:	d001      	beq.n	8016042 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801603e:	f003 f9d3 	bl	80193e8 <xPortSysTickHandler>
  }
}
 8016042:	bf00      	nop
 8016044:	bd80      	pop	{r7, pc}
 8016046:	bf00      	nop
 8016048:	e000e010 	.word	0xe000e010

0801604c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 801604c:	b580      	push	{r7, lr}
 801604e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8016050:	2100      	movs	r1, #0
 8016052:	f06f 0004 	mvn.w	r0, #4
 8016056:	f7ff ffbf 	bl	8015fd8 <__NVIC_SetPriority>
#endif
}
 801605a:	bf00      	nop
 801605c:	bd80      	pop	{r7, pc}
	...

08016060 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8016060:	b480      	push	{r7}
 8016062:	b083      	sub	sp, #12
 8016064:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016066:	f3ef 8305 	mrs	r3, IPSR
 801606a:	603b      	str	r3, [r7, #0]
  return(result);
 801606c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801606e:	2b00      	cmp	r3, #0
 8016070:	d003      	beq.n	801607a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8016072:	f06f 0305 	mvn.w	r3, #5
 8016076:	607b      	str	r3, [r7, #4]
 8016078:	e00c      	b.n	8016094 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801607a:	4b0a      	ldr	r3, [pc, #40]	@ (80160a4 <osKernelInitialize+0x44>)
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	2b00      	cmp	r3, #0
 8016080:	d105      	bne.n	801608e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8016082:	4b08      	ldr	r3, [pc, #32]	@ (80160a4 <osKernelInitialize+0x44>)
 8016084:	2201      	movs	r2, #1
 8016086:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8016088:	2300      	movs	r3, #0
 801608a:	607b      	str	r3, [r7, #4]
 801608c:	e002      	b.n	8016094 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801608e:	f04f 33ff 	mov.w	r3, #4294967295
 8016092:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8016094:	687b      	ldr	r3, [r7, #4]
}
 8016096:	4618      	mov	r0, r3
 8016098:	370c      	adds	r7, #12
 801609a:	46bd      	mov	sp, r7
 801609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160a0:	4770      	bx	lr
 80160a2:	bf00      	nop
 80160a4:	24002cf8 	.word	0x24002cf8

080160a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80160a8:	b580      	push	{r7, lr}
 80160aa:	b082      	sub	sp, #8
 80160ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80160ae:	f3ef 8305 	mrs	r3, IPSR
 80160b2:	603b      	str	r3, [r7, #0]
  return(result);
 80160b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d003      	beq.n	80160c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80160ba:	f06f 0305 	mvn.w	r3, #5
 80160be:	607b      	str	r3, [r7, #4]
 80160c0:	e010      	b.n	80160e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80160c2:	4b0b      	ldr	r3, [pc, #44]	@ (80160f0 <osKernelStart+0x48>)
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	2b01      	cmp	r3, #1
 80160c8:	d109      	bne.n	80160de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80160ca:	f7ff ffbf 	bl	801604c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80160ce:	4b08      	ldr	r3, [pc, #32]	@ (80160f0 <osKernelStart+0x48>)
 80160d0:	2202      	movs	r2, #2
 80160d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80160d4:	f001 fdf2 	bl	8017cbc <vTaskStartScheduler>
      stat = osOK;
 80160d8:	2300      	movs	r3, #0
 80160da:	607b      	str	r3, [r7, #4]
 80160dc:	e002      	b.n	80160e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80160de:	f04f 33ff 	mov.w	r3, #4294967295
 80160e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80160e4:	687b      	ldr	r3, [r7, #4]
}
 80160e6:	4618      	mov	r0, r3
 80160e8:	3708      	adds	r7, #8
 80160ea:	46bd      	mov	sp, r7
 80160ec:	bd80      	pop	{r7, pc}
 80160ee:	bf00      	nop
 80160f0:	24002cf8 	.word	0x24002cf8

080160f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80160f4:	b580      	push	{r7, lr}
 80160f6:	b08e      	sub	sp, #56	@ 0x38
 80160f8:	af04      	add	r7, sp, #16
 80160fa:	60f8      	str	r0, [r7, #12]
 80160fc:	60b9      	str	r1, [r7, #8]
 80160fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8016100:	2300      	movs	r3, #0
 8016102:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016104:	f3ef 8305 	mrs	r3, IPSR
 8016108:	617b      	str	r3, [r7, #20]
  return(result);
 801610a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801610c:	2b00      	cmp	r3, #0
 801610e:	d17f      	bne.n	8016210 <osThreadNew+0x11c>
 8016110:	68fb      	ldr	r3, [r7, #12]
 8016112:	2b00      	cmp	r3, #0
 8016114:	d07c      	beq.n	8016210 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8016116:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801611a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801611c:	2318      	movs	r3, #24
 801611e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8016120:	2300      	movs	r3, #0
 8016122:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8016124:	f04f 33ff 	mov.w	r3, #4294967295
 8016128:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	2b00      	cmp	r3, #0
 801612e:	d045      	beq.n	80161bc <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	681b      	ldr	r3, [r3, #0]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d002      	beq.n	801613e <osThreadNew+0x4a>
        name = attr->name;
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	699b      	ldr	r3, [r3, #24]
 8016142:	2b00      	cmp	r3, #0
 8016144:	d002      	beq.n	801614c <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	699b      	ldr	r3, [r3, #24]
 801614a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801614c:	69fb      	ldr	r3, [r7, #28]
 801614e:	2b00      	cmp	r3, #0
 8016150:	d008      	beq.n	8016164 <osThreadNew+0x70>
 8016152:	69fb      	ldr	r3, [r7, #28]
 8016154:	2b38      	cmp	r3, #56	@ 0x38
 8016156:	d805      	bhi.n	8016164 <osThreadNew+0x70>
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	685b      	ldr	r3, [r3, #4]
 801615c:	f003 0301 	and.w	r3, r3, #1
 8016160:	2b00      	cmp	r3, #0
 8016162:	d001      	beq.n	8016168 <osThreadNew+0x74>
        return (NULL);
 8016164:	2300      	movs	r3, #0
 8016166:	e054      	b.n	8016212 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	695b      	ldr	r3, [r3, #20]
 801616c:	2b00      	cmp	r3, #0
 801616e:	d003      	beq.n	8016178 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	695b      	ldr	r3, [r3, #20]
 8016174:	089b      	lsrs	r3, r3, #2
 8016176:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	689b      	ldr	r3, [r3, #8]
 801617c:	2b00      	cmp	r3, #0
 801617e:	d00e      	beq.n	801619e <osThreadNew+0xaa>
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	68db      	ldr	r3, [r3, #12]
 8016184:	2bab      	cmp	r3, #171	@ 0xab
 8016186:	d90a      	bls.n	801619e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801618c:	2b00      	cmp	r3, #0
 801618e:	d006      	beq.n	801619e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	695b      	ldr	r3, [r3, #20]
 8016194:	2b00      	cmp	r3, #0
 8016196:	d002      	beq.n	801619e <osThreadNew+0xaa>
        mem = 1;
 8016198:	2301      	movs	r3, #1
 801619a:	61bb      	str	r3, [r7, #24]
 801619c:	e010      	b.n	80161c0 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	689b      	ldr	r3, [r3, #8]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d10c      	bne.n	80161c0 <osThreadNew+0xcc>
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	68db      	ldr	r3, [r3, #12]
 80161aa:	2b00      	cmp	r3, #0
 80161ac:	d108      	bne.n	80161c0 <osThreadNew+0xcc>
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	691b      	ldr	r3, [r3, #16]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d104      	bne.n	80161c0 <osThreadNew+0xcc>
          mem = 0;
 80161b6:	2300      	movs	r3, #0
 80161b8:	61bb      	str	r3, [r7, #24]
 80161ba:	e001      	b.n	80161c0 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80161bc:	2300      	movs	r3, #0
 80161be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80161c0:	69bb      	ldr	r3, [r7, #24]
 80161c2:	2b01      	cmp	r3, #1
 80161c4:	d110      	bne.n	80161e8 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80161ca:	687a      	ldr	r2, [r7, #4]
 80161cc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80161ce:	9202      	str	r2, [sp, #8]
 80161d0:	9301      	str	r3, [sp, #4]
 80161d2:	69fb      	ldr	r3, [r7, #28]
 80161d4:	9300      	str	r3, [sp, #0]
 80161d6:	68bb      	ldr	r3, [r7, #8]
 80161d8:	6a3a      	ldr	r2, [r7, #32]
 80161da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80161dc:	68f8      	ldr	r0, [r7, #12]
 80161de:	f001 faf7 	bl	80177d0 <xTaskCreateStatic>
 80161e2:	4603      	mov	r3, r0
 80161e4:	613b      	str	r3, [r7, #16]
 80161e6:	e013      	b.n	8016210 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80161e8:	69bb      	ldr	r3, [r7, #24]
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d110      	bne.n	8016210 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80161ee:	6a3b      	ldr	r3, [r7, #32]
 80161f0:	b29a      	uxth	r2, r3
 80161f2:	f107 0310 	add.w	r3, r7, #16
 80161f6:	9301      	str	r3, [sp, #4]
 80161f8:	69fb      	ldr	r3, [r7, #28]
 80161fa:	9300      	str	r3, [sp, #0]
 80161fc:	68bb      	ldr	r3, [r7, #8]
 80161fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016200:	68f8      	ldr	r0, [r7, #12]
 8016202:	f001 fb45 	bl	8017890 <xTaskCreate>
 8016206:	4603      	mov	r3, r0
 8016208:	2b01      	cmp	r3, #1
 801620a:	d001      	beq.n	8016210 <osThreadNew+0x11c>
            hTask = NULL;
 801620c:	2300      	movs	r3, #0
 801620e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8016210:	693b      	ldr	r3, [r7, #16]
}
 8016212:	4618      	mov	r0, r3
 8016214:	3728      	adds	r7, #40	@ 0x28
 8016216:	46bd      	mov	sp, r7
 8016218:	bd80      	pop	{r7, pc}

0801621a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801621a:	b580      	push	{r7, lr}
 801621c:	b084      	sub	sp, #16
 801621e:	af00      	add	r7, sp, #0
 8016220:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016222:	f3ef 8305 	mrs	r3, IPSR
 8016226:	60bb      	str	r3, [r7, #8]
  return(result);
 8016228:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801622a:	2b00      	cmp	r3, #0
 801622c:	d003      	beq.n	8016236 <osDelay+0x1c>
    stat = osErrorISR;
 801622e:	f06f 0305 	mvn.w	r3, #5
 8016232:	60fb      	str	r3, [r7, #12]
 8016234:	e007      	b.n	8016246 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8016236:	2300      	movs	r3, #0
 8016238:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	2b00      	cmp	r3, #0
 801623e:	d002      	beq.n	8016246 <osDelay+0x2c>
      vTaskDelay(ticks);
 8016240:	6878      	ldr	r0, [r7, #4]
 8016242:	f001 fd05 	bl	8017c50 <vTaskDelay>
    }
  }

  return (stat);
 8016246:	68fb      	ldr	r3, [r7, #12]
}
 8016248:	4618      	mov	r0, r3
 801624a:	3710      	adds	r7, #16
 801624c:	46bd      	mov	sp, r7
 801624e:	bd80      	pop	{r7, pc}

08016250 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8016250:	b580      	push	{r7, lr}
 8016252:	b088      	sub	sp, #32
 8016254:	af00      	add	r7, sp, #0
 8016256:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8016258:	2300      	movs	r3, #0
 801625a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801625c:	f3ef 8305 	mrs	r3, IPSR
 8016260:	60bb      	str	r3, [r7, #8]
  return(result);
 8016262:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8016264:	2b00      	cmp	r3, #0
 8016266:	d174      	bne.n	8016352 <osMutexNew+0x102>
    if (attr != NULL) {
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	2b00      	cmp	r3, #0
 801626c:	d003      	beq.n	8016276 <osMutexNew+0x26>
      type = attr->attr_bits;
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	685b      	ldr	r3, [r3, #4]
 8016272:	61bb      	str	r3, [r7, #24]
 8016274:	e001      	b.n	801627a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8016276:	2300      	movs	r3, #0
 8016278:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 801627a:	69bb      	ldr	r3, [r7, #24]
 801627c:	f003 0301 	and.w	r3, r3, #1
 8016280:	2b00      	cmp	r3, #0
 8016282:	d002      	beq.n	801628a <osMutexNew+0x3a>
      rmtx = 1U;
 8016284:	2301      	movs	r3, #1
 8016286:	617b      	str	r3, [r7, #20]
 8016288:	e001      	b.n	801628e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 801628a:	2300      	movs	r3, #0
 801628c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 801628e:	69bb      	ldr	r3, [r7, #24]
 8016290:	f003 0308 	and.w	r3, r3, #8
 8016294:	2b00      	cmp	r3, #0
 8016296:	d15c      	bne.n	8016352 <osMutexNew+0x102>
      mem = -1;
 8016298:	f04f 33ff 	mov.w	r3, #4294967295
 801629c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d015      	beq.n	80162d0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	689b      	ldr	r3, [r3, #8]
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d006      	beq.n	80162ba <osMutexNew+0x6a>
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	68db      	ldr	r3, [r3, #12]
 80162b0:	2b4f      	cmp	r3, #79	@ 0x4f
 80162b2:	d902      	bls.n	80162ba <osMutexNew+0x6a>
          mem = 1;
 80162b4:	2301      	movs	r3, #1
 80162b6:	613b      	str	r3, [r7, #16]
 80162b8:	e00c      	b.n	80162d4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	689b      	ldr	r3, [r3, #8]
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d108      	bne.n	80162d4 <osMutexNew+0x84>
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	68db      	ldr	r3, [r3, #12]
 80162c6:	2b00      	cmp	r3, #0
 80162c8:	d104      	bne.n	80162d4 <osMutexNew+0x84>
            mem = 0;
 80162ca:	2300      	movs	r3, #0
 80162cc:	613b      	str	r3, [r7, #16]
 80162ce:	e001      	b.n	80162d4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80162d0:	2300      	movs	r3, #0
 80162d2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80162d4:	693b      	ldr	r3, [r7, #16]
 80162d6:	2b01      	cmp	r3, #1
 80162d8:	d112      	bne.n	8016300 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80162da:	697b      	ldr	r3, [r7, #20]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d007      	beq.n	80162f0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	689b      	ldr	r3, [r3, #8]
 80162e4:	4619      	mov	r1, r3
 80162e6:	2004      	movs	r0, #4
 80162e8:	f000 fc51 	bl	8016b8e <xQueueCreateMutexStatic>
 80162ec:	61f8      	str	r0, [r7, #28]
 80162ee:	e016      	b.n	801631e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	689b      	ldr	r3, [r3, #8]
 80162f4:	4619      	mov	r1, r3
 80162f6:	2001      	movs	r0, #1
 80162f8:	f000 fc49 	bl	8016b8e <xQueueCreateMutexStatic>
 80162fc:	61f8      	str	r0, [r7, #28]
 80162fe:	e00e      	b.n	801631e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8016300:	693b      	ldr	r3, [r7, #16]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d10b      	bne.n	801631e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	2b00      	cmp	r3, #0
 801630a:	d004      	beq.n	8016316 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 801630c:	2004      	movs	r0, #4
 801630e:	f000 fc26 	bl	8016b5e <xQueueCreateMutex>
 8016312:	61f8      	str	r0, [r7, #28]
 8016314:	e003      	b.n	801631e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8016316:	2001      	movs	r0, #1
 8016318:	f000 fc21 	bl	8016b5e <xQueueCreateMutex>
 801631c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 801631e:	69fb      	ldr	r3, [r7, #28]
 8016320:	2b00      	cmp	r3, #0
 8016322:	d00c      	beq.n	801633e <osMutexNew+0xee>
        if (attr != NULL) {
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	2b00      	cmp	r3, #0
 8016328:	d003      	beq.n	8016332 <osMutexNew+0xe2>
          name = attr->name;
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	681b      	ldr	r3, [r3, #0]
 801632e:	60fb      	str	r3, [r7, #12]
 8016330:	e001      	b.n	8016336 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8016332:	2300      	movs	r3, #0
 8016334:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8016336:	68f9      	ldr	r1, [r7, #12]
 8016338:	69f8      	ldr	r0, [r7, #28]
 801633a:	f001 f9eb 	bl	8017714 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 801633e:	69fb      	ldr	r3, [r7, #28]
 8016340:	2b00      	cmp	r3, #0
 8016342:	d006      	beq.n	8016352 <osMutexNew+0x102>
 8016344:	697b      	ldr	r3, [r7, #20]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d003      	beq.n	8016352 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 801634a:	69fb      	ldr	r3, [r7, #28]
 801634c:	f043 0301 	orr.w	r3, r3, #1
 8016350:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8016352:	69fb      	ldr	r3, [r7, #28]
}
 8016354:	4618      	mov	r0, r3
 8016356:	3720      	adds	r7, #32
 8016358:	46bd      	mov	sp, r7
 801635a:	bd80      	pop	{r7, pc}

0801635c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 801635c:	b580      	push	{r7, lr}
 801635e:	b086      	sub	sp, #24
 8016360:	af00      	add	r7, sp, #0
 8016362:	6078      	str	r0, [r7, #4]
 8016364:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	f023 0301 	bic.w	r3, r3, #1
 801636c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	f003 0301 	and.w	r3, r3, #1
 8016374:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8016376:	2300      	movs	r3, #0
 8016378:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801637a:	f3ef 8305 	mrs	r3, IPSR
 801637e:	60bb      	str	r3, [r7, #8]
  return(result);
 8016380:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8016382:	2b00      	cmp	r3, #0
 8016384:	d003      	beq.n	801638e <osMutexAcquire+0x32>
    stat = osErrorISR;
 8016386:	f06f 0305 	mvn.w	r3, #5
 801638a:	617b      	str	r3, [r7, #20]
 801638c:	e02c      	b.n	80163e8 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 801638e:	693b      	ldr	r3, [r7, #16]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d103      	bne.n	801639c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8016394:	f06f 0303 	mvn.w	r3, #3
 8016398:	617b      	str	r3, [r7, #20]
 801639a:	e025      	b.n	80163e8 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 801639c:	68fb      	ldr	r3, [r7, #12]
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d011      	beq.n	80163c6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80163a2:	6839      	ldr	r1, [r7, #0]
 80163a4:	6938      	ldr	r0, [r7, #16]
 80163a6:	f000 fc42 	bl	8016c2e <xQueueTakeMutexRecursive>
 80163aa:	4603      	mov	r3, r0
 80163ac:	2b01      	cmp	r3, #1
 80163ae:	d01b      	beq.n	80163e8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80163b0:	683b      	ldr	r3, [r7, #0]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d003      	beq.n	80163be <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80163b6:	f06f 0301 	mvn.w	r3, #1
 80163ba:	617b      	str	r3, [r7, #20]
 80163bc:	e014      	b.n	80163e8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80163be:	f06f 0302 	mvn.w	r3, #2
 80163c2:	617b      	str	r3, [r7, #20]
 80163c4:	e010      	b.n	80163e8 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80163c6:	6839      	ldr	r1, [r7, #0]
 80163c8:	6938      	ldr	r0, [r7, #16]
 80163ca:	f000 fee9 	bl	80171a0 <xQueueSemaphoreTake>
 80163ce:	4603      	mov	r3, r0
 80163d0:	2b01      	cmp	r3, #1
 80163d2:	d009      	beq.n	80163e8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80163d4:	683b      	ldr	r3, [r7, #0]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d003      	beq.n	80163e2 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80163da:	f06f 0301 	mvn.w	r3, #1
 80163de:	617b      	str	r3, [r7, #20]
 80163e0:	e002      	b.n	80163e8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80163e2:	f06f 0302 	mvn.w	r3, #2
 80163e6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80163e8:	697b      	ldr	r3, [r7, #20]
}
 80163ea:	4618      	mov	r0, r3
 80163ec:	3718      	adds	r7, #24
 80163ee:	46bd      	mov	sp, r7
 80163f0:	bd80      	pop	{r7, pc}

080163f2 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80163f2:	b580      	push	{r7, lr}
 80163f4:	b086      	sub	sp, #24
 80163f6:	af00      	add	r7, sp, #0
 80163f8:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	f023 0301 	bic.w	r3, r3, #1
 8016400:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	f003 0301 	and.w	r3, r3, #1
 8016408:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 801640a:	2300      	movs	r3, #0
 801640c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801640e:	f3ef 8305 	mrs	r3, IPSR
 8016412:	60bb      	str	r3, [r7, #8]
  return(result);
 8016414:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8016416:	2b00      	cmp	r3, #0
 8016418:	d003      	beq.n	8016422 <osMutexRelease+0x30>
    stat = osErrorISR;
 801641a:	f06f 0305 	mvn.w	r3, #5
 801641e:	617b      	str	r3, [r7, #20]
 8016420:	e01f      	b.n	8016462 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8016422:	693b      	ldr	r3, [r7, #16]
 8016424:	2b00      	cmp	r3, #0
 8016426:	d103      	bne.n	8016430 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8016428:	f06f 0303 	mvn.w	r3, #3
 801642c:	617b      	str	r3, [r7, #20]
 801642e:	e018      	b.n	8016462 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	2b00      	cmp	r3, #0
 8016434:	d009      	beq.n	801644a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8016436:	6938      	ldr	r0, [r7, #16]
 8016438:	f000 fbc4 	bl	8016bc4 <xQueueGiveMutexRecursive>
 801643c:	4603      	mov	r3, r0
 801643e:	2b01      	cmp	r3, #1
 8016440:	d00f      	beq.n	8016462 <osMutexRelease+0x70>
        stat = osErrorResource;
 8016442:	f06f 0302 	mvn.w	r3, #2
 8016446:	617b      	str	r3, [r7, #20]
 8016448:	e00b      	b.n	8016462 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 801644a:	2300      	movs	r3, #0
 801644c:	2200      	movs	r2, #0
 801644e:	2100      	movs	r1, #0
 8016450:	6938      	ldr	r0, [r7, #16]
 8016452:	f000 fc23 	bl	8016c9c <xQueueGenericSend>
 8016456:	4603      	mov	r3, r0
 8016458:	2b01      	cmp	r3, #1
 801645a:	d002      	beq.n	8016462 <osMutexRelease+0x70>
        stat = osErrorResource;
 801645c:	f06f 0302 	mvn.w	r3, #2
 8016460:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8016462:	697b      	ldr	r3, [r7, #20]
}
 8016464:	4618      	mov	r0, r3
 8016466:	3718      	adds	r7, #24
 8016468:	46bd      	mov	sp, r7
 801646a:	bd80      	pop	{r7, pc}

0801646c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 801646c:	b580      	push	{r7, lr}
 801646e:	b08a      	sub	sp, #40	@ 0x28
 8016470:	af02      	add	r7, sp, #8
 8016472:	60f8      	str	r0, [r7, #12]
 8016474:	60b9      	str	r1, [r7, #8]
 8016476:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8016478:	2300      	movs	r3, #0
 801647a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801647c:	f3ef 8305 	mrs	r3, IPSR
 8016480:	613b      	str	r3, [r7, #16]
  return(result);
 8016482:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8016484:	2b00      	cmp	r3, #0
 8016486:	d15f      	bne.n	8016548 <osMessageQueueNew+0xdc>
 8016488:	68fb      	ldr	r3, [r7, #12]
 801648a:	2b00      	cmp	r3, #0
 801648c:	d05c      	beq.n	8016548 <osMessageQueueNew+0xdc>
 801648e:	68bb      	ldr	r3, [r7, #8]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d059      	beq.n	8016548 <osMessageQueueNew+0xdc>
    mem = -1;
 8016494:	f04f 33ff 	mov.w	r3, #4294967295
 8016498:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d029      	beq.n	80164f4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	689b      	ldr	r3, [r3, #8]
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d012      	beq.n	80164ce <osMessageQueueNew+0x62>
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	68db      	ldr	r3, [r3, #12]
 80164ac:	2b4f      	cmp	r3, #79	@ 0x4f
 80164ae:	d90e      	bls.n	80164ce <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d00a      	beq.n	80164ce <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	695a      	ldr	r2, [r3, #20]
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	68b9      	ldr	r1, [r7, #8]
 80164c0:	fb01 f303 	mul.w	r3, r1, r3
 80164c4:	429a      	cmp	r2, r3
 80164c6:	d302      	bcc.n	80164ce <osMessageQueueNew+0x62>
        mem = 1;
 80164c8:	2301      	movs	r3, #1
 80164ca:	61bb      	str	r3, [r7, #24]
 80164cc:	e014      	b.n	80164f8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	689b      	ldr	r3, [r3, #8]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d110      	bne.n	80164f8 <osMessageQueueNew+0x8c>
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	68db      	ldr	r3, [r3, #12]
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d10c      	bne.n	80164f8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80164e2:	2b00      	cmp	r3, #0
 80164e4:	d108      	bne.n	80164f8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	695b      	ldr	r3, [r3, #20]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d104      	bne.n	80164f8 <osMessageQueueNew+0x8c>
          mem = 0;
 80164ee:	2300      	movs	r3, #0
 80164f0:	61bb      	str	r3, [r7, #24]
 80164f2:	e001      	b.n	80164f8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80164f4:	2300      	movs	r3, #0
 80164f6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80164f8:	69bb      	ldr	r3, [r7, #24]
 80164fa:	2b01      	cmp	r3, #1
 80164fc:	d10b      	bne.n	8016516 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	691a      	ldr	r2, [r3, #16]
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	689b      	ldr	r3, [r3, #8]
 8016506:	2100      	movs	r1, #0
 8016508:	9100      	str	r1, [sp, #0]
 801650a:	68b9      	ldr	r1, [r7, #8]
 801650c:	68f8      	ldr	r0, [r7, #12]
 801650e:	f000 fa31 	bl	8016974 <xQueueGenericCreateStatic>
 8016512:	61f8      	str	r0, [r7, #28]
 8016514:	e008      	b.n	8016528 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8016516:	69bb      	ldr	r3, [r7, #24]
 8016518:	2b00      	cmp	r3, #0
 801651a:	d105      	bne.n	8016528 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801651c:	2200      	movs	r2, #0
 801651e:	68b9      	ldr	r1, [r7, #8]
 8016520:	68f8      	ldr	r0, [r7, #12]
 8016522:	f000 faa4 	bl	8016a6e <xQueueGenericCreate>
 8016526:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8016528:	69fb      	ldr	r3, [r7, #28]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d00c      	beq.n	8016548 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d003      	beq.n	801653c <osMessageQueueNew+0xd0>
        name = attr->name;
 8016534:	687b      	ldr	r3, [r7, #4]
 8016536:	681b      	ldr	r3, [r3, #0]
 8016538:	617b      	str	r3, [r7, #20]
 801653a:	e001      	b.n	8016540 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 801653c:	2300      	movs	r3, #0
 801653e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8016540:	6979      	ldr	r1, [r7, #20]
 8016542:	69f8      	ldr	r0, [r7, #28]
 8016544:	f001 f8e6 	bl	8017714 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8016548:	69fb      	ldr	r3, [r7, #28]
}
 801654a:	4618      	mov	r0, r3
 801654c:	3720      	adds	r7, #32
 801654e:	46bd      	mov	sp, r7
 8016550:	bd80      	pop	{r7, pc}
	...

08016554 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8016554:	b580      	push	{r7, lr}
 8016556:	b088      	sub	sp, #32
 8016558:	af00      	add	r7, sp, #0
 801655a:	60f8      	str	r0, [r7, #12]
 801655c:	60b9      	str	r1, [r7, #8]
 801655e:	603b      	str	r3, [r7, #0]
 8016560:	4613      	mov	r3, r2
 8016562:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016564:	68fb      	ldr	r3, [r7, #12]
 8016566:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016568:	2300      	movs	r3, #0
 801656a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801656c:	f3ef 8305 	mrs	r3, IPSR
 8016570:	617b      	str	r3, [r7, #20]
  return(result);
 8016572:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016574:	2b00      	cmp	r3, #0
 8016576:	d028      	beq.n	80165ca <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016578:	69bb      	ldr	r3, [r7, #24]
 801657a:	2b00      	cmp	r3, #0
 801657c:	d005      	beq.n	801658a <osMessageQueuePut+0x36>
 801657e:	68bb      	ldr	r3, [r7, #8]
 8016580:	2b00      	cmp	r3, #0
 8016582:	d002      	beq.n	801658a <osMessageQueuePut+0x36>
 8016584:	683b      	ldr	r3, [r7, #0]
 8016586:	2b00      	cmp	r3, #0
 8016588:	d003      	beq.n	8016592 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801658a:	f06f 0303 	mvn.w	r3, #3
 801658e:	61fb      	str	r3, [r7, #28]
 8016590:	e038      	b.n	8016604 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8016592:	2300      	movs	r3, #0
 8016594:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8016596:	f107 0210 	add.w	r2, r7, #16
 801659a:	2300      	movs	r3, #0
 801659c:	68b9      	ldr	r1, [r7, #8]
 801659e:	69b8      	ldr	r0, [r7, #24]
 80165a0:	f000 fc7e 	bl	8016ea0 <xQueueGenericSendFromISR>
 80165a4:	4603      	mov	r3, r0
 80165a6:	2b01      	cmp	r3, #1
 80165a8:	d003      	beq.n	80165b2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80165aa:	f06f 0302 	mvn.w	r3, #2
 80165ae:	61fb      	str	r3, [r7, #28]
 80165b0:	e028      	b.n	8016604 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80165b2:	693b      	ldr	r3, [r7, #16]
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d025      	beq.n	8016604 <osMessageQueuePut+0xb0>
 80165b8:	4b15      	ldr	r3, [pc, #84]	@ (8016610 <osMessageQueuePut+0xbc>)
 80165ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80165be:	601a      	str	r2, [r3, #0]
 80165c0:	f3bf 8f4f 	dsb	sy
 80165c4:	f3bf 8f6f 	isb	sy
 80165c8:	e01c      	b.n	8016604 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80165ca:	69bb      	ldr	r3, [r7, #24]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d002      	beq.n	80165d6 <osMessageQueuePut+0x82>
 80165d0:	68bb      	ldr	r3, [r7, #8]
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	d103      	bne.n	80165de <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80165d6:	f06f 0303 	mvn.w	r3, #3
 80165da:	61fb      	str	r3, [r7, #28]
 80165dc:	e012      	b.n	8016604 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80165de:	2300      	movs	r3, #0
 80165e0:	683a      	ldr	r2, [r7, #0]
 80165e2:	68b9      	ldr	r1, [r7, #8]
 80165e4:	69b8      	ldr	r0, [r7, #24]
 80165e6:	f000 fb59 	bl	8016c9c <xQueueGenericSend>
 80165ea:	4603      	mov	r3, r0
 80165ec:	2b01      	cmp	r3, #1
 80165ee:	d009      	beq.n	8016604 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80165f0:	683b      	ldr	r3, [r7, #0]
 80165f2:	2b00      	cmp	r3, #0
 80165f4:	d003      	beq.n	80165fe <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80165f6:	f06f 0301 	mvn.w	r3, #1
 80165fa:	61fb      	str	r3, [r7, #28]
 80165fc:	e002      	b.n	8016604 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80165fe:	f06f 0302 	mvn.w	r3, #2
 8016602:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8016604:	69fb      	ldr	r3, [r7, #28]
}
 8016606:	4618      	mov	r0, r3
 8016608:	3720      	adds	r7, #32
 801660a:	46bd      	mov	sp, r7
 801660c:	bd80      	pop	{r7, pc}
 801660e:	bf00      	nop
 8016610:	e000ed04 	.word	0xe000ed04

08016614 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8016614:	b580      	push	{r7, lr}
 8016616:	b088      	sub	sp, #32
 8016618:	af00      	add	r7, sp, #0
 801661a:	60f8      	str	r0, [r7, #12]
 801661c:	60b9      	str	r1, [r7, #8]
 801661e:	607a      	str	r2, [r7, #4]
 8016620:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8016626:	2300      	movs	r3, #0
 8016628:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801662a:	f3ef 8305 	mrs	r3, IPSR
 801662e:	617b      	str	r3, [r7, #20]
  return(result);
 8016630:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8016632:	2b00      	cmp	r3, #0
 8016634:	d028      	beq.n	8016688 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8016636:	69bb      	ldr	r3, [r7, #24]
 8016638:	2b00      	cmp	r3, #0
 801663a:	d005      	beq.n	8016648 <osMessageQueueGet+0x34>
 801663c:	68bb      	ldr	r3, [r7, #8]
 801663e:	2b00      	cmp	r3, #0
 8016640:	d002      	beq.n	8016648 <osMessageQueueGet+0x34>
 8016642:	683b      	ldr	r3, [r7, #0]
 8016644:	2b00      	cmp	r3, #0
 8016646:	d003      	beq.n	8016650 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8016648:	f06f 0303 	mvn.w	r3, #3
 801664c:	61fb      	str	r3, [r7, #28]
 801664e:	e037      	b.n	80166c0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8016650:	2300      	movs	r3, #0
 8016652:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8016654:	f107 0310 	add.w	r3, r7, #16
 8016658:	461a      	mov	r2, r3
 801665a:	68b9      	ldr	r1, [r7, #8]
 801665c:	69b8      	ldr	r0, [r7, #24]
 801665e:	f000 feaf 	bl	80173c0 <xQueueReceiveFromISR>
 8016662:	4603      	mov	r3, r0
 8016664:	2b01      	cmp	r3, #1
 8016666:	d003      	beq.n	8016670 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8016668:	f06f 0302 	mvn.w	r3, #2
 801666c:	61fb      	str	r3, [r7, #28]
 801666e:	e027      	b.n	80166c0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8016670:	693b      	ldr	r3, [r7, #16]
 8016672:	2b00      	cmp	r3, #0
 8016674:	d024      	beq.n	80166c0 <osMessageQueueGet+0xac>
 8016676:	4b15      	ldr	r3, [pc, #84]	@ (80166cc <osMessageQueueGet+0xb8>)
 8016678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801667c:	601a      	str	r2, [r3, #0]
 801667e:	f3bf 8f4f 	dsb	sy
 8016682:	f3bf 8f6f 	isb	sy
 8016686:	e01b      	b.n	80166c0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8016688:	69bb      	ldr	r3, [r7, #24]
 801668a:	2b00      	cmp	r3, #0
 801668c:	d002      	beq.n	8016694 <osMessageQueueGet+0x80>
 801668e:	68bb      	ldr	r3, [r7, #8]
 8016690:	2b00      	cmp	r3, #0
 8016692:	d103      	bne.n	801669c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8016694:	f06f 0303 	mvn.w	r3, #3
 8016698:	61fb      	str	r3, [r7, #28]
 801669a:	e011      	b.n	80166c0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801669c:	683a      	ldr	r2, [r7, #0]
 801669e:	68b9      	ldr	r1, [r7, #8]
 80166a0:	69b8      	ldr	r0, [r7, #24]
 80166a2:	f000 fc9b 	bl	8016fdc <xQueueReceive>
 80166a6:	4603      	mov	r3, r0
 80166a8:	2b01      	cmp	r3, #1
 80166aa:	d009      	beq.n	80166c0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80166ac:	683b      	ldr	r3, [r7, #0]
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d003      	beq.n	80166ba <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80166b2:	f06f 0301 	mvn.w	r3, #1
 80166b6:	61fb      	str	r3, [r7, #28]
 80166b8:	e002      	b.n	80166c0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80166ba:	f06f 0302 	mvn.w	r3, #2
 80166be:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80166c0:	69fb      	ldr	r3, [r7, #28]
}
 80166c2:	4618      	mov	r0, r3
 80166c4:	3720      	adds	r7, #32
 80166c6:	46bd      	mov	sp, r7
 80166c8:	bd80      	pop	{r7, pc}
 80166ca:	bf00      	nop
 80166cc:	e000ed04 	.word	0xe000ed04

080166d0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80166d0:	b480      	push	{r7}
 80166d2:	b085      	sub	sp, #20
 80166d4:	af00      	add	r7, sp, #0
 80166d6:	60f8      	str	r0, [r7, #12]
 80166d8:	60b9      	str	r1, [r7, #8]
 80166da:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80166dc:	68fb      	ldr	r3, [r7, #12]
 80166de:	4a07      	ldr	r2, [pc, #28]	@ (80166fc <vApplicationGetIdleTaskMemory+0x2c>)
 80166e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80166e2:	68bb      	ldr	r3, [r7, #8]
 80166e4:	4a06      	ldr	r2, [pc, #24]	@ (8016700 <vApplicationGetIdleTaskMemory+0x30>)
 80166e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80166ee:	601a      	str	r2, [r3, #0]
}
 80166f0:	bf00      	nop
 80166f2:	3714      	adds	r7, #20
 80166f4:	46bd      	mov	sp, r7
 80166f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166fa:	4770      	bx	lr
 80166fc:	24002cfc 	.word	0x24002cfc
 8016700:	24002da8 	.word	0x24002da8

08016704 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8016704:	b480      	push	{r7}
 8016706:	b085      	sub	sp, #20
 8016708:	af00      	add	r7, sp, #0
 801670a:	60f8      	str	r0, [r7, #12]
 801670c:	60b9      	str	r1, [r7, #8]
 801670e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016710:	68fb      	ldr	r3, [r7, #12]
 8016712:	4a07      	ldr	r2, [pc, #28]	@ (8016730 <vApplicationGetTimerTaskMemory+0x2c>)
 8016714:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8016716:	68bb      	ldr	r3, [r7, #8]
 8016718:	4a06      	ldr	r2, [pc, #24]	@ (8016734 <vApplicationGetTimerTaskMemory+0x30>)
 801671a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016722:	601a      	str	r2, [r3, #0]
}
 8016724:	bf00      	nop
 8016726:	3714      	adds	r7, #20
 8016728:	46bd      	mov	sp, r7
 801672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801672e:	4770      	bx	lr
 8016730:	240031a8 	.word	0x240031a8
 8016734:	24003254 	.word	0x24003254

08016738 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8016738:	b480      	push	{r7}
 801673a:	b083      	sub	sp, #12
 801673c:	af00      	add	r7, sp, #0
 801673e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	f103 0208 	add.w	r2, r3, #8
 8016746:	687b      	ldr	r3, [r7, #4]
 8016748:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	f04f 32ff 	mov.w	r2, #4294967295
 8016750:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	f103 0208 	add.w	r2, r3, #8
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801675c:	687b      	ldr	r3, [r7, #4]
 801675e:	f103 0208 	add.w	r2, r3, #8
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	2200      	movs	r2, #0
 801676a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801676c:	bf00      	nop
 801676e:	370c      	adds	r7, #12
 8016770:	46bd      	mov	sp, r7
 8016772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016776:	4770      	bx	lr

08016778 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8016778:	b480      	push	{r7}
 801677a:	b083      	sub	sp, #12
 801677c:	af00      	add	r7, sp, #0
 801677e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	2200      	movs	r2, #0
 8016784:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8016786:	bf00      	nop
 8016788:	370c      	adds	r7, #12
 801678a:	46bd      	mov	sp, r7
 801678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016790:	4770      	bx	lr

08016792 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016792:	b480      	push	{r7}
 8016794:	b085      	sub	sp, #20
 8016796:	af00      	add	r7, sp, #0
 8016798:	6078      	str	r0, [r7, #4]
 801679a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	685b      	ldr	r3, [r3, #4]
 80167a0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80167a2:	683b      	ldr	r3, [r7, #0]
 80167a4:	68fa      	ldr	r2, [r7, #12]
 80167a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	689a      	ldr	r2, [r3, #8]
 80167ac:	683b      	ldr	r3, [r7, #0]
 80167ae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	689b      	ldr	r3, [r3, #8]
 80167b4:	683a      	ldr	r2, [r7, #0]
 80167b6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80167b8:	68fb      	ldr	r3, [r7, #12]
 80167ba:	683a      	ldr	r2, [r7, #0]
 80167bc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80167be:	683b      	ldr	r3, [r7, #0]
 80167c0:	687a      	ldr	r2, [r7, #4]
 80167c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	681b      	ldr	r3, [r3, #0]
 80167c8:	1c5a      	adds	r2, r3, #1
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	601a      	str	r2, [r3, #0]
}
 80167ce:	bf00      	nop
 80167d0:	3714      	adds	r7, #20
 80167d2:	46bd      	mov	sp, r7
 80167d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167d8:	4770      	bx	lr

080167da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80167da:	b480      	push	{r7}
 80167dc:	b085      	sub	sp, #20
 80167de:	af00      	add	r7, sp, #0
 80167e0:	6078      	str	r0, [r7, #4]
 80167e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80167e4:	683b      	ldr	r3, [r7, #0]
 80167e6:	681b      	ldr	r3, [r3, #0]
 80167e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80167ea:	68bb      	ldr	r3, [r7, #8]
 80167ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167f0:	d103      	bne.n	80167fa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	691b      	ldr	r3, [r3, #16]
 80167f6:	60fb      	str	r3, [r7, #12]
 80167f8:	e00c      	b.n	8016814 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	3308      	adds	r3, #8
 80167fe:	60fb      	str	r3, [r7, #12]
 8016800:	e002      	b.n	8016808 <vListInsert+0x2e>
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	685b      	ldr	r3, [r3, #4]
 8016806:	60fb      	str	r3, [r7, #12]
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	685b      	ldr	r3, [r3, #4]
 801680c:	681b      	ldr	r3, [r3, #0]
 801680e:	68ba      	ldr	r2, [r7, #8]
 8016810:	429a      	cmp	r2, r3
 8016812:	d2f6      	bcs.n	8016802 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	685a      	ldr	r2, [r3, #4]
 8016818:	683b      	ldr	r3, [r7, #0]
 801681a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801681c:	683b      	ldr	r3, [r7, #0]
 801681e:	685b      	ldr	r3, [r3, #4]
 8016820:	683a      	ldr	r2, [r7, #0]
 8016822:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016824:	683b      	ldr	r3, [r7, #0]
 8016826:	68fa      	ldr	r2, [r7, #12]
 8016828:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	683a      	ldr	r2, [r7, #0]
 801682e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016830:	683b      	ldr	r3, [r7, #0]
 8016832:	687a      	ldr	r2, [r7, #4]
 8016834:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	681b      	ldr	r3, [r3, #0]
 801683a:	1c5a      	adds	r2, r3, #1
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	601a      	str	r2, [r3, #0]
}
 8016840:	bf00      	nop
 8016842:	3714      	adds	r7, #20
 8016844:	46bd      	mov	sp, r7
 8016846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801684a:	4770      	bx	lr

0801684c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801684c:	b480      	push	{r7}
 801684e:	b085      	sub	sp, #20
 8016850:	af00      	add	r7, sp, #0
 8016852:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	691b      	ldr	r3, [r3, #16]
 8016858:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	685b      	ldr	r3, [r3, #4]
 801685e:	687a      	ldr	r2, [r7, #4]
 8016860:	6892      	ldr	r2, [r2, #8]
 8016862:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	689b      	ldr	r3, [r3, #8]
 8016868:	687a      	ldr	r2, [r7, #4]
 801686a:	6852      	ldr	r2, [r2, #4]
 801686c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	685b      	ldr	r3, [r3, #4]
 8016872:	687a      	ldr	r2, [r7, #4]
 8016874:	429a      	cmp	r2, r3
 8016876:	d103      	bne.n	8016880 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8016878:	687b      	ldr	r3, [r7, #4]
 801687a:	689a      	ldr	r2, [r3, #8]
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	2200      	movs	r2, #0
 8016884:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	681b      	ldr	r3, [r3, #0]
 801688a:	1e5a      	subs	r2, r3, #1
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	681b      	ldr	r3, [r3, #0]
}
 8016894:	4618      	mov	r0, r3
 8016896:	3714      	adds	r7, #20
 8016898:	46bd      	mov	sp, r7
 801689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801689e:	4770      	bx	lr

080168a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b084      	sub	sp, #16
 80168a4:	af00      	add	r7, sp, #0
 80168a6:	6078      	str	r0, [r7, #4]
 80168a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80168ae:	68fb      	ldr	r3, [r7, #12]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d10b      	bne.n	80168cc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80168b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168b8:	f383 8811 	msr	BASEPRI, r3
 80168bc:	f3bf 8f6f 	isb	sy
 80168c0:	f3bf 8f4f 	dsb	sy
 80168c4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80168c6:	bf00      	nop
 80168c8:	bf00      	nop
 80168ca:	e7fd      	b.n	80168c8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80168cc:	f002 fcfc 	bl	80192c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80168d0:	68fb      	ldr	r3, [r7, #12]
 80168d2:	681a      	ldr	r2, [r3, #0]
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80168d8:	68f9      	ldr	r1, [r7, #12]
 80168da:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80168dc:	fb01 f303 	mul.w	r3, r1, r3
 80168e0:	441a      	add	r2, r3
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80168e6:	68fb      	ldr	r3, [r7, #12]
 80168e8:	2200      	movs	r2, #0
 80168ea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80168ec:	68fb      	ldr	r3, [r7, #12]
 80168ee:	681a      	ldr	r2, [r3, #0]
 80168f0:	68fb      	ldr	r3, [r7, #12]
 80168f2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	681a      	ldr	r2, [r3, #0]
 80168f8:	68fb      	ldr	r3, [r7, #12]
 80168fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80168fc:	3b01      	subs	r3, #1
 80168fe:	68f9      	ldr	r1, [r7, #12]
 8016900:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8016902:	fb01 f303 	mul.w	r3, r1, r3
 8016906:	441a      	add	r2, r3
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801690c:	68fb      	ldr	r3, [r7, #12]
 801690e:	22ff      	movs	r2, #255	@ 0xff
 8016910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016914:	68fb      	ldr	r3, [r7, #12]
 8016916:	22ff      	movs	r2, #255	@ 0xff
 8016918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801691c:	683b      	ldr	r3, [r7, #0]
 801691e:	2b00      	cmp	r3, #0
 8016920:	d114      	bne.n	801694c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016922:	68fb      	ldr	r3, [r7, #12]
 8016924:	691b      	ldr	r3, [r3, #16]
 8016926:	2b00      	cmp	r3, #0
 8016928:	d01a      	beq.n	8016960 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801692a:	68fb      	ldr	r3, [r7, #12]
 801692c:	3310      	adds	r3, #16
 801692e:	4618      	mov	r0, r3
 8016930:	f001 fc86 	bl	8018240 <xTaskRemoveFromEventList>
 8016934:	4603      	mov	r3, r0
 8016936:	2b00      	cmp	r3, #0
 8016938:	d012      	beq.n	8016960 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801693a:	4b0d      	ldr	r3, [pc, #52]	@ (8016970 <xQueueGenericReset+0xd0>)
 801693c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016940:	601a      	str	r2, [r3, #0]
 8016942:	f3bf 8f4f 	dsb	sy
 8016946:	f3bf 8f6f 	isb	sy
 801694a:	e009      	b.n	8016960 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	3310      	adds	r3, #16
 8016950:	4618      	mov	r0, r3
 8016952:	f7ff fef1 	bl	8016738 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8016956:	68fb      	ldr	r3, [r7, #12]
 8016958:	3324      	adds	r3, #36	@ 0x24
 801695a:	4618      	mov	r0, r3
 801695c:	f7ff feec 	bl	8016738 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8016960:	f002 fce4 	bl	801932c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8016964:	2301      	movs	r3, #1
}
 8016966:	4618      	mov	r0, r3
 8016968:	3710      	adds	r7, #16
 801696a:	46bd      	mov	sp, r7
 801696c:	bd80      	pop	{r7, pc}
 801696e:	bf00      	nop
 8016970:	e000ed04 	.word	0xe000ed04

08016974 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8016974:	b580      	push	{r7, lr}
 8016976:	b08e      	sub	sp, #56	@ 0x38
 8016978:	af02      	add	r7, sp, #8
 801697a:	60f8      	str	r0, [r7, #12]
 801697c:	60b9      	str	r1, [r7, #8]
 801697e:	607a      	str	r2, [r7, #4]
 8016980:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016982:	68fb      	ldr	r3, [r7, #12]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d10b      	bne.n	80169a0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8016988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801698c:	f383 8811 	msr	BASEPRI, r3
 8016990:	f3bf 8f6f 	isb	sy
 8016994:	f3bf 8f4f 	dsb	sy
 8016998:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801699a:	bf00      	nop
 801699c:	bf00      	nop
 801699e:	e7fd      	b.n	801699c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80169a0:	683b      	ldr	r3, [r7, #0]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d10b      	bne.n	80169be <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80169a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169aa:	f383 8811 	msr	BASEPRI, r3
 80169ae:	f3bf 8f6f 	isb	sy
 80169b2:	f3bf 8f4f 	dsb	sy
 80169b6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80169b8:	bf00      	nop
 80169ba:	bf00      	nop
 80169bc:	e7fd      	b.n	80169ba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	2b00      	cmp	r3, #0
 80169c2:	d002      	beq.n	80169ca <xQueueGenericCreateStatic+0x56>
 80169c4:	68bb      	ldr	r3, [r7, #8]
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d001      	beq.n	80169ce <xQueueGenericCreateStatic+0x5a>
 80169ca:	2301      	movs	r3, #1
 80169cc:	e000      	b.n	80169d0 <xQueueGenericCreateStatic+0x5c>
 80169ce:	2300      	movs	r3, #0
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d10b      	bne.n	80169ec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80169d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169d8:	f383 8811 	msr	BASEPRI, r3
 80169dc:	f3bf 8f6f 	isb	sy
 80169e0:	f3bf 8f4f 	dsb	sy
 80169e4:	623b      	str	r3, [r7, #32]
}
 80169e6:	bf00      	nop
 80169e8:	bf00      	nop
 80169ea:	e7fd      	b.n	80169e8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d102      	bne.n	80169f8 <xQueueGenericCreateStatic+0x84>
 80169f2:	68bb      	ldr	r3, [r7, #8]
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	d101      	bne.n	80169fc <xQueueGenericCreateStatic+0x88>
 80169f8:	2301      	movs	r3, #1
 80169fa:	e000      	b.n	80169fe <xQueueGenericCreateStatic+0x8a>
 80169fc:	2300      	movs	r3, #0
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d10b      	bne.n	8016a1a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8016a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a06:	f383 8811 	msr	BASEPRI, r3
 8016a0a:	f3bf 8f6f 	isb	sy
 8016a0e:	f3bf 8f4f 	dsb	sy
 8016a12:	61fb      	str	r3, [r7, #28]
}
 8016a14:	bf00      	nop
 8016a16:	bf00      	nop
 8016a18:	e7fd      	b.n	8016a16 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8016a1a:	2350      	movs	r3, #80	@ 0x50
 8016a1c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8016a1e:	697b      	ldr	r3, [r7, #20]
 8016a20:	2b50      	cmp	r3, #80	@ 0x50
 8016a22:	d00b      	beq.n	8016a3c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8016a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a28:	f383 8811 	msr	BASEPRI, r3
 8016a2c:	f3bf 8f6f 	isb	sy
 8016a30:	f3bf 8f4f 	dsb	sy
 8016a34:	61bb      	str	r3, [r7, #24]
}
 8016a36:	bf00      	nop
 8016a38:	bf00      	nop
 8016a3a:	e7fd      	b.n	8016a38 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016a3c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016a3e:	683b      	ldr	r3, [r7, #0]
 8016a40:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8016a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d00d      	beq.n	8016a64 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8016a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a4a:	2201      	movs	r2, #1
 8016a4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016a50:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8016a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a56:	9300      	str	r3, [sp, #0]
 8016a58:	4613      	mov	r3, r2
 8016a5a:	687a      	ldr	r2, [r7, #4]
 8016a5c:	68b9      	ldr	r1, [r7, #8]
 8016a5e:	68f8      	ldr	r0, [r7, #12]
 8016a60:	f000 f840 	bl	8016ae4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8016a66:	4618      	mov	r0, r3
 8016a68:	3730      	adds	r7, #48	@ 0x30
 8016a6a:	46bd      	mov	sp, r7
 8016a6c:	bd80      	pop	{r7, pc}

08016a6e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8016a6e:	b580      	push	{r7, lr}
 8016a70:	b08a      	sub	sp, #40	@ 0x28
 8016a72:	af02      	add	r7, sp, #8
 8016a74:	60f8      	str	r0, [r7, #12]
 8016a76:	60b9      	str	r1, [r7, #8]
 8016a78:	4613      	mov	r3, r2
 8016a7a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016a7c:	68fb      	ldr	r3, [r7, #12]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d10b      	bne.n	8016a9a <xQueueGenericCreate+0x2c>
	__asm volatile
 8016a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a86:	f383 8811 	msr	BASEPRI, r3
 8016a8a:	f3bf 8f6f 	isb	sy
 8016a8e:	f3bf 8f4f 	dsb	sy
 8016a92:	613b      	str	r3, [r7, #16]
}
 8016a94:	bf00      	nop
 8016a96:	bf00      	nop
 8016a98:	e7fd      	b.n	8016a96 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	68ba      	ldr	r2, [r7, #8]
 8016a9e:	fb02 f303 	mul.w	r3, r2, r3
 8016aa2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016aa4:	69fb      	ldr	r3, [r7, #28]
 8016aa6:	3350      	adds	r3, #80	@ 0x50
 8016aa8:	4618      	mov	r0, r3
 8016aaa:	f002 fd2f 	bl	801950c <pvPortMalloc>
 8016aae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8016ab0:	69bb      	ldr	r3, [r7, #24]
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d011      	beq.n	8016ada <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8016ab6:	69bb      	ldr	r3, [r7, #24]
 8016ab8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016aba:	697b      	ldr	r3, [r7, #20]
 8016abc:	3350      	adds	r3, #80	@ 0x50
 8016abe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016ac0:	69bb      	ldr	r3, [r7, #24]
 8016ac2:	2200      	movs	r2, #0
 8016ac4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016ac8:	79fa      	ldrb	r2, [r7, #7]
 8016aca:	69bb      	ldr	r3, [r7, #24]
 8016acc:	9300      	str	r3, [sp, #0]
 8016ace:	4613      	mov	r3, r2
 8016ad0:	697a      	ldr	r2, [r7, #20]
 8016ad2:	68b9      	ldr	r1, [r7, #8]
 8016ad4:	68f8      	ldr	r0, [r7, #12]
 8016ad6:	f000 f805 	bl	8016ae4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016ada:	69bb      	ldr	r3, [r7, #24]
	}
 8016adc:	4618      	mov	r0, r3
 8016ade:	3720      	adds	r7, #32
 8016ae0:	46bd      	mov	sp, r7
 8016ae2:	bd80      	pop	{r7, pc}

08016ae4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8016ae4:	b580      	push	{r7, lr}
 8016ae6:	b084      	sub	sp, #16
 8016ae8:	af00      	add	r7, sp, #0
 8016aea:	60f8      	str	r0, [r7, #12]
 8016aec:	60b9      	str	r1, [r7, #8]
 8016aee:	607a      	str	r2, [r7, #4]
 8016af0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8016af2:	68bb      	ldr	r3, [r7, #8]
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d103      	bne.n	8016b00 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016af8:	69bb      	ldr	r3, [r7, #24]
 8016afa:	69ba      	ldr	r2, [r7, #24]
 8016afc:	601a      	str	r2, [r3, #0]
 8016afe:	e002      	b.n	8016b06 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016b00:	69bb      	ldr	r3, [r7, #24]
 8016b02:	687a      	ldr	r2, [r7, #4]
 8016b04:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8016b06:	69bb      	ldr	r3, [r7, #24]
 8016b08:	68fa      	ldr	r2, [r7, #12]
 8016b0a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016b0c:	69bb      	ldr	r3, [r7, #24]
 8016b0e:	68ba      	ldr	r2, [r7, #8]
 8016b10:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016b12:	2101      	movs	r1, #1
 8016b14:	69b8      	ldr	r0, [r7, #24]
 8016b16:	f7ff fec3 	bl	80168a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8016b1a:	69bb      	ldr	r3, [r7, #24]
 8016b1c:	78fa      	ldrb	r2, [r7, #3]
 8016b1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8016b22:	bf00      	nop
 8016b24:	3710      	adds	r7, #16
 8016b26:	46bd      	mov	sp, r7
 8016b28:	bd80      	pop	{r7, pc}

08016b2a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8016b2a:	b580      	push	{r7, lr}
 8016b2c:	b082      	sub	sp, #8
 8016b2e:	af00      	add	r7, sp, #0
 8016b30:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d00e      	beq.n	8016b56 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	2200      	movs	r2, #0
 8016b3c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	2200      	movs	r2, #0
 8016b42:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	2200      	movs	r2, #0
 8016b48:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	2200      	movs	r2, #0
 8016b4e:	2100      	movs	r1, #0
 8016b50:	6878      	ldr	r0, [r7, #4]
 8016b52:	f000 f8a3 	bl	8016c9c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8016b56:	bf00      	nop
 8016b58:	3708      	adds	r7, #8
 8016b5a:	46bd      	mov	sp, r7
 8016b5c:	bd80      	pop	{r7, pc}

08016b5e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8016b5e:	b580      	push	{r7, lr}
 8016b60:	b086      	sub	sp, #24
 8016b62:	af00      	add	r7, sp, #0
 8016b64:	4603      	mov	r3, r0
 8016b66:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016b68:	2301      	movs	r3, #1
 8016b6a:	617b      	str	r3, [r7, #20]
 8016b6c:	2300      	movs	r3, #0
 8016b6e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8016b70:	79fb      	ldrb	r3, [r7, #7]
 8016b72:	461a      	mov	r2, r3
 8016b74:	6939      	ldr	r1, [r7, #16]
 8016b76:	6978      	ldr	r0, [r7, #20]
 8016b78:	f7ff ff79 	bl	8016a6e <xQueueGenericCreate>
 8016b7c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016b7e:	68f8      	ldr	r0, [r7, #12]
 8016b80:	f7ff ffd3 	bl	8016b2a <prvInitialiseMutex>

		return xNewQueue;
 8016b84:	68fb      	ldr	r3, [r7, #12]
	}
 8016b86:	4618      	mov	r0, r3
 8016b88:	3718      	adds	r7, #24
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	bd80      	pop	{r7, pc}

08016b8e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8016b8e:	b580      	push	{r7, lr}
 8016b90:	b088      	sub	sp, #32
 8016b92:	af02      	add	r7, sp, #8
 8016b94:	4603      	mov	r3, r0
 8016b96:	6039      	str	r1, [r7, #0]
 8016b98:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8016b9a:	2301      	movs	r3, #1
 8016b9c:	617b      	str	r3, [r7, #20]
 8016b9e:	2300      	movs	r3, #0
 8016ba0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8016ba2:	79fb      	ldrb	r3, [r7, #7]
 8016ba4:	9300      	str	r3, [sp, #0]
 8016ba6:	683b      	ldr	r3, [r7, #0]
 8016ba8:	2200      	movs	r2, #0
 8016baa:	6939      	ldr	r1, [r7, #16]
 8016bac:	6978      	ldr	r0, [r7, #20]
 8016bae:	f7ff fee1 	bl	8016974 <xQueueGenericCreateStatic>
 8016bb2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8016bb4:	68f8      	ldr	r0, [r7, #12]
 8016bb6:	f7ff ffb8 	bl	8016b2a <prvInitialiseMutex>

		return xNewQueue;
 8016bba:	68fb      	ldr	r3, [r7, #12]
	}
 8016bbc:	4618      	mov	r0, r3
 8016bbe:	3718      	adds	r7, #24
 8016bc0:	46bd      	mov	sp, r7
 8016bc2:	bd80      	pop	{r7, pc}

08016bc4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8016bc4:	b590      	push	{r4, r7, lr}
 8016bc6:	b087      	sub	sp, #28
 8016bc8:	af00      	add	r7, sp, #0
 8016bca:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016bd0:	693b      	ldr	r3, [r7, #16]
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d10b      	bne.n	8016bee <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8016bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bda:	f383 8811 	msr	BASEPRI, r3
 8016bde:	f3bf 8f6f 	isb	sy
 8016be2:	f3bf 8f4f 	dsb	sy
 8016be6:	60fb      	str	r3, [r7, #12]
}
 8016be8:	bf00      	nop
 8016bea:	bf00      	nop
 8016bec:	e7fd      	b.n	8016bea <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016bee:	693b      	ldr	r3, [r7, #16]
 8016bf0:	689c      	ldr	r4, [r3, #8]
 8016bf2:	f001 fceb 	bl	80185cc <xTaskGetCurrentTaskHandle>
 8016bf6:	4603      	mov	r3, r0
 8016bf8:	429c      	cmp	r4, r3
 8016bfa:	d111      	bne.n	8016c20 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8016bfc:	693b      	ldr	r3, [r7, #16]
 8016bfe:	68db      	ldr	r3, [r3, #12]
 8016c00:	1e5a      	subs	r2, r3, #1
 8016c02:	693b      	ldr	r3, [r7, #16]
 8016c04:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8016c06:	693b      	ldr	r3, [r7, #16]
 8016c08:	68db      	ldr	r3, [r3, #12]
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d105      	bne.n	8016c1a <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8016c0e:	2300      	movs	r3, #0
 8016c10:	2200      	movs	r2, #0
 8016c12:	2100      	movs	r1, #0
 8016c14:	6938      	ldr	r0, [r7, #16]
 8016c16:	f000 f841 	bl	8016c9c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8016c1a:	2301      	movs	r3, #1
 8016c1c:	617b      	str	r3, [r7, #20]
 8016c1e:	e001      	b.n	8016c24 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8016c20:	2300      	movs	r3, #0
 8016c22:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8016c24:	697b      	ldr	r3, [r7, #20]
	}
 8016c26:	4618      	mov	r0, r3
 8016c28:	371c      	adds	r7, #28
 8016c2a:	46bd      	mov	sp, r7
 8016c2c:	bd90      	pop	{r4, r7, pc}

08016c2e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8016c2e:	b590      	push	{r4, r7, lr}
 8016c30:	b087      	sub	sp, #28
 8016c32:	af00      	add	r7, sp, #0
 8016c34:	6078      	str	r0, [r7, #4]
 8016c36:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8016c3c:	693b      	ldr	r3, [r7, #16]
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	d10b      	bne.n	8016c5a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8016c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c46:	f383 8811 	msr	BASEPRI, r3
 8016c4a:	f3bf 8f6f 	isb	sy
 8016c4e:	f3bf 8f4f 	dsb	sy
 8016c52:	60fb      	str	r3, [r7, #12]
}
 8016c54:	bf00      	nop
 8016c56:	bf00      	nop
 8016c58:	e7fd      	b.n	8016c56 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8016c5a:	693b      	ldr	r3, [r7, #16]
 8016c5c:	689c      	ldr	r4, [r3, #8]
 8016c5e:	f001 fcb5 	bl	80185cc <xTaskGetCurrentTaskHandle>
 8016c62:	4603      	mov	r3, r0
 8016c64:	429c      	cmp	r4, r3
 8016c66:	d107      	bne.n	8016c78 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016c68:	693b      	ldr	r3, [r7, #16]
 8016c6a:	68db      	ldr	r3, [r3, #12]
 8016c6c:	1c5a      	adds	r2, r3, #1
 8016c6e:	693b      	ldr	r3, [r7, #16]
 8016c70:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8016c72:	2301      	movs	r3, #1
 8016c74:	617b      	str	r3, [r7, #20]
 8016c76:	e00c      	b.n	8016c92 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8016c78:	6839      	ldr	r1, [r7, #0]
 8016c7a:	6938      	ldr	r0, [r7, #16]
 8016c7c:	f000 fa90 	bl	80171a0 <xQueueSemaphoreTake>
 8016c80:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8016c82:	697b      	ldr	r3, [r7, #20]
 8016c84:	2b00      	cmp	r3, #0
 8016c86:	d004      	beq.n	8016c92 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8016c88:	693b      	ldr	r3, [r7, #16]
 8016c8a:	68db      	ldr	r3, [r3, #12]
 8016c8c:	1c5a      	adds	r2, r3, #1
 8016c8e:	693b      	ldr	r3, [r7, #16]
 8016c90:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8016c92:	697b      	ldr	r3, [r7, #20]
	}
 8016c94:	4618      	mov	r0, r3
 8016c96:	371c      	adds	r7, #28
 8016c98:	46bd      	mov	sp, r7
 8016c9a:	bd90      	pop	{r4, r7, pc}

08016c9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8016c9c:	b580      	push	{r7, lr}
 8016c9e:	b08e      	sub	sp, #56	@ 0x38
 8016ca0:	af00      	add	r7, sp, #0
 8016ca2:	60f8      	str	r0, [r7, #12]
 8016ca4:	60b9      	str	r1, [r7, #8]
 8016ca6:	607a      	str	r2, [r7, #4]
 8016ca8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016caa:	2300      	movs	r3, #0
 8016cac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016cae:	68fb      	ldr	r3, [r7, #12]
 8016cb0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8016cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d10b      	bne.n	8016cd0 <xQueueGenericSend+0x34>
	__asm volatile
 8016cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cbc:	f383 8811 	msr	BASEPRI, r3
 8016cc0:	f3bf 8f6f 	isb	sy
 8016cc4:	f3bf 8f4f 	dsb	sy
 8016cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016cca:	bf00      	nop
 8016ccc:	bf00      	nop
 8016cce:	e7fd      	b.n	8016ccc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016cd0:	68bb      	ldr	r3, [r7, #8]
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d103      	bne.n	8016cde <xQueueGenericSend+0x42>
 8016cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d101      	bne.n	8016ce2 <xQueueGenericSend+0x46>
 8016cde:	2301      	movs	r3, #1
 8016ce0:	e000      	b.n	8016ce4 <xQueueGenericSend+0x48>
 8016ce2:	2300      	movs	r3, #0
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	d10b      	bne.n	8016d00 <xQueueGenericSend+0x64>
	__asm volatile
 8016ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cec:	f383 8811 	msr	BASEPRI, r3
 8016cf0:	f3bf 8f6f 	isb	sy
 8016cf4:	f3bf 8f4f 	dsb	sy
 8016cf8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016cfa:	bf00      	nop
 8016cfc:	bf00      	nop
 8016cfe:	e7fd      	b.n	8016cfc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016d00:	683b      	ldr	r3, [r7, #0]
 8016d02:	2b02      	cmp	r3, #2
 8016d04:	d103      	bne.n	8016d0e <xQueueGenericSend+0x72>
 8016d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016d0a:	2b01      	cmp	r3, #1
 8016d0c:	d101      	bne.n	8016d12 <xQueueGenericSend+0x76>
 8016d0e:	2301      	movs	r3, #1
 8016d10:	e000      	b.n	8016d14 <xQueueGenericSend+0x78>
 8016d12:	2300      	movs	r3, #0
 8016d14:	2b00      	cmp	r3, #0
 8016d16:	d10b      	bne.n	8016d30 <xQueueGenericSend+0x94>
	__asm volatile
 8016d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d1c:	f383 8811 	msr	BASEPRI, r3
 8016d20:	f3bf 8f6f 	isb	sy
 8016d24:	f3bf 8f4f 	dsb	sy
 8016d28:	623b      	str	r3, [r7, #32]
}
 8016d2a:	bf00      	nop
 8016d2c:	bf00      	nop
 8016d2e:	e7fd      	b.n	8016d2c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016d30:	f001 fc5c 	bl	80185ec <xTaskGetSchedulerState>
 8016d34:	4603      	mov	r3, r0
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d102      	bne.n	8016d40 <xQueueGenericSend+0xa4>
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d101      	bne.n	8016d44 <xQueueGenericSend+0xa8>
 8016d40:	2301      	movs	r3, #1
 8016d42:	e000      	b.n	8016d46 <xQueueGenericSend+0xaa>
 8016d44:	2300      	movs	r3, #0
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d10b      	bne.n	8016d62 <xQueueGenericSend+0xc6>
	__asm volatile
 8016d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d4e:	f383 8811 	msr	BASEPRI, r3
 8016d52:	f3bf 8f6f 	isb	sy
 8016d56:	f3bf 8f4f 	dsb	sy
 8016d5a:	61fb      	str	r3, [r7, #28]
}
 8016d5c:	bf00      	nop
 8016d5e:	bf00      	nop
 8016d60:	e7fd      	b.n	8016d5e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016d62:	f002 fab1 	bl	80192c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016d6e:	429a      	cmp	r2, r3
 8016d70:	d302      	bcc.n	8016d78 <xQueueGenericSend+0xdc>
 8016d72:	683b      	ldr	r3, [r7, #0]
 8016d74:	2b02      	cmp	r3, #2
 8016d76:	d129      	bne.n	8016dcc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016d78:	683a      	ldr	r2, [r7, #0]
 8016d7a:	68b9      	ldr	r1, [r7, #8]
 8016d7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016d7e:	f000 fbb9 	bl	80174f4 <prvCopyDataToQueue>
 8016d82:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d88:	2b00      	cmp	r3, #0
 8016d8a:	d010      	beq.n	8016dae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d8e:	3324      	adds	r3, #36	@ 0x24
 8016d90:	4618      	mov	r0, r3
 8016d92:	f001 fa55 	bl	8018240 <xTaskRemoveFromEventList>
 8016d96:	4603      	mov	r3, r0
 8016d98:	2b00      	cmp	r3, #0
 8016d9a:	d013      	beq.n	8016dc4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016d9c:	4b3f      	ldr	r3, [pc, #252]	@ (8016e9c <xQueueGenericSend+0x200>)
 8016d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016da2:	601a      	str	r2, [r3, #0]
 8016da4:	f3bf 8f4f 	dsb	sy
 8016da8:	f3bf 8f6f 	isb	sy
 8016dac:	e00a      	b.n	8016dc4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d007      	beq.n	8016dc4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016db4:	4b39      	ldr	r3, [pc, #228]	@ (8016e9c <xQueueGenericSend+0x200>)
 8016db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016dba:	601a      	str	r2, [r3, #0]
 8016dbc:	f3bf 8f4f 	dsb	sy
 8016dc0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016dc4:	f002 fab2 	bl	801932c <vPortExitCritical>
				return pdPASS;
 8016dc8:	2301      	movs	r3, #1
 8016dca:	e063      	b.n	8016e94 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d103      	bne.n	8016dda <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016dd2:	f002 faab 	bl	801932c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016dd6:	2300      	movs	r3, #0
 8016dd8:	e05c      	b.n	8016e94 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d106      	bne.n	8016dee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016de0:	f107 0314 	add.w	r3, r7, #20
 8016de4:	4618      	mov	r0, r3
 8016de6:	f001 fa8f 	bl	8018308 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016dea:	2301      	movs	r3, #1
 8016dec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016dee:	f002 fa9d 	bl	801932c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016df2:	f000 ffd3 	bl	8017d9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016df6:	f002 fa67 	bl	80192c8 <vPortEnterCritical>
 8016dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016e00:	b25b      	sxtb	r3, r3
 8016e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e06:	d103      	bne.n	8016e10 <xQueueGenericSend+0x174>
 8016e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e0a:	2200      	movs	r2, #0
 8016e0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016e16:	b25b      	sxtb	r3, r3
 8016e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e1c:	d103      	bne.n	8016e26 <xQueueGenericSend+0x18a>
 8016e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e20:	2200      	movs	r2, #0
 8016e22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8016e26:	f002 fa81 	bl	801932c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016e2a:	1d3a      	adds	r2, r7, #4
 8016e2c:	f107 0314 	add.w	r3, r7, #20
 8016e30:	4611      	mov	r1, r2
 8016e32:	4618      	mov	r0, r3
 8016e34:	f001 fa7e 	bl	8018334 <xTaskCheckForTimeOut>
 8016e38:	4603      	mov	r3, r0
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d124      	bne.n	8016e88 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016e3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e40:	f000 fc50 	bl	80176e4 <prvIsQueueFull>
 8016e44:	4603      	mov	r3, r0
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d018      	beq.n	8016e7c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8016e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e4c:	3310      	adds	r3, #16
 8016e4e:	687a      	ldr	r2, [r7, #4]
 8016e50:	4611      	mov	r1, r2
 8016e52:	4618      	mov	r0, r3
 8016e54:	f001 f9a2 	bl	801819c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8016e58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e5a:	f000 fbdb 	bl	8017614 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016e5e:	f000 ffab 	bl	8017db8 <xTaskResumeAll>
 8016e62:	4603      	mov	r3, r0
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	f47f af7c 	bne.w	8016d62 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8016e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8016e9c <xQueueGenericSend+0x200>)
 8016e6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016e70:	601a      	str	r2, [r3, #0]
 8016e72:	f3bf 8f4f 	dsb	sy
 8016e76:	f3bf 8f6f 	isb	sy
 8016e7a:	e772      	b.n	8016d62 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016e7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e7e:	f000 fbc9 	bl	8017614 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016e82:	f000 ff99 	bl	8017db8 <xTaskResumeAll>
 8016e86:	e76c      	b.n	8016d62 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8016e88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e8a:	f000 fbc3 	bl	8017614 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016e8e:	f000 ff93 	bl	8017db8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016e92:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016e94:	4618      	mov	r0, r3
 8016e96:	3738      	adds	r7, #56	@ 0x38
 8016e98:	46bd      	mov	sp, r7
 8016e9a:	bd80      	pop	{r7, pc}
 8016e9c:	e000ed04 	.word	0xe000ed04

08016ea0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016ea0:	b580      	push	{r7, lr}
 8016ea2:	b090      	sub	sp, #64	@ 0x40
 8016ea4:	af00      	add	r7, sp, #0
 8016ea6:	60f8      	str	r0, [r7, #12]
 8016ea8:	60b9      	str	r1, [r7, #8]
 8016eaa:	607a      	str	r2, [r7, #4]
 8016eac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8016eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eb4:	2b00      	cmp	r3, #0
 8016eb6:	d10b      	bne.n	8016ed0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8016eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ebc:	f383 8811 	msr	BASEPRI, r3
 8016ec0:	f3bf 8f6f 	isb	sy
 8016ec4:	f3bf 8f4f 	dsb	sy
 8016ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8016eca:	bf00      	nop
 8016ecc:	bf00      	nop
 8016ece:	e7fd      	b.n	8016ecc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016ed0:	68bb      	ldr	r3, [r7, #8]
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d103      	bne.n	8016ede <xQueueGenericSendFromISR+0x3e>
 8016ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d101      	bne.n	8016ee2 <xQueueGenericSendFromISR+0x42>
 8016ede:	2301      	movs	r3, #1
 8016ee0:	e000      	b.n	8016ee4 <xQueueGenericSendFromISR+0x44>
 8016ee2:	2300      	movs	r3, #0
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d10b      	bne.n	8016f00 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8016ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016eec:	f383 8811 	msr	BASEPRI, r3
 8016ef0:	f3bf 8f6f 	isb	sy
 8016ef4:	f3bf 8f4f 	dsb	sy
 8016ef8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8016efa:	bf00      	nop
 8016efc:	bf00      	nop
 8016efe:	e7fd      	b.n	8016efc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016f00:	683b      	ldr	r3, [r7, #0]
 8016f02:	2b02      	cmp	r3, #2
 8016f04:	d103      	bne.n	8016f0e <xQueueGenericSendFromISR+0x6e>
 8016f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016f0a:	2b01      	cmp	r3, #1
 8016f0c:	d101      	bne.n	8016f12 <xQueueGenericSendFromISR+0x72>
 8016f0e:	2301      	movs	r3, #1
 8016f10:	e000      	b.n	8016f14 <xQueueGenericSendFromISR+0x74>
 8016f12:	2300      	movs	r3, #0
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d10b      	bne.n	8016f30 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8016f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f1c:	f383 8811 	msr	BASEPRI, r3
 8016f20:	f3bf 8f6f 	isb	sy
 8016f24:	f3bf 8f4f 	dsb	sy
 8016f28:	623b      	str	r3, [r7, #32]
}
 8016f2a:	bf00      	nop
 8016f2c:	bf00      	nop
 8016f2e:	e7fd      	b.n	8016f2c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016f30:	f002 faaa 	bl	8019488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016f34:	f3ef 8211 	mrs	r2, BASEPRI
 8016f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f3c:	f383 8811 	msr	BASEPRI, r3
 8016f40:	f3bf 8f6f 	isb	sy
 8016f44:	f3bf 8f4f 	dsb	sy
 8016f48:	61fa      	str	r2, [r7, #28]
 8016f4a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016f4c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016f4e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016f58:	429a      	cmp	r2, r3
 8016f5a:	d302      	bcc.n	8016f62 <xQueueGenericSendFromISR+0xc2>
 8016f5c:	683b      	ldr	r3, [r7, #0]
 8016f5e:	2b02      	cmp	r3, #2
 8016f60:	d12f      	bne.n	8016fc2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016f68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016f72:	683a      	ldr	r2, [r7, #0]
 8016f74:	68b9      	ldr	r1, [r7, #8]
 8016f76:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016f78:	f000 fabc 	bl	80174f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016f7c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8016f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f84:	d112      	bne.n	8016fac <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f8a:	2b00      	cmp	r3, #0
 8016f8c:	d016      	beq.n	8016fbc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f90:	3324      	adds	r3, #36	@ 0x24
 8016f92:	4618      	mov	r0, r3
 8016f94:	f001 f954 	bl	8018240 <xTaskRemoveFromEventList>
 8016f98:	4603      	mov	r3, r0
 8016f9a:	2b00      	cmp	r3, #0
 8016f9c:	d00e      	beq.n	8016fbc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d00b      	beq.n	8016fbc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	2201      	movs	r2, #1
 8016fa8:	601a      	str	r2, [r3, #0]
 8016faa:	e007      	b.n	8016fbc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016fac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016fb0:	3301      	adds	r3, #1
 8016fb2:	b2db      	uxtb	r3, r3
 8016fb4:	b25a      	sxtb	r2, r3
 8016fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016fb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8016fbc:	2301      	movs	r3, #1
 8016fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8016fc0:	e001      	b.n	8016fc6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016fc8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016fca:	697b      	ldr	r3, [r7, #20]
 8016fcc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016fd0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016fd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	3740      	adds	r7, #64	@ 0x40
 8016fd8:	46bd      	mov	sp, r7
 8016fda:	bd80      	pop	{r7, pc}

08016fdc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	b08c      	sub	sp, #48	@ 0x30
 8016fe0:	af00      	add	r7, sp, #0
 8016fe2:	60f8      	str	r0, [r7, #12]
 8016fe4:	60b9      	str	r1, [r7, #8]
 8016fe6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016fe8:	2300      	movs	r3, #0
 8016fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016fec:	68fb      	ldr	r3, [r7, #12]
 8016fee:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	d10b      	bne.n	801700e <xQueueReceive+0x32>
	__asm volatile
 8016ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ffa:	f383 8811 	msr	BASEPRI, r3
 8016ffe:	f3bf 8f6f 	isb	sy
 8017002:	f3bf 8f4f 	dsb	sy
 8017006:	623b      	str	r3, [r7, #32]
}
 8017008:	bf00      	nop
 801700a:	bf00      	nop
 801700c:	e7fd      	b.n	801700a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801700e:	68bb      	ldr	r3, [r7, #8]
 8017010:	2b00      	cmp	r3, #0
 8017012:	d103      	bne.n	801701c <xQueueReceive+0x40>
 8017014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017018:	2b00      	cmp	r3, #0
 801701a:	d101      	bne.n	8017020 <xQueueReceive+0x44>
 801701c:	2301      	movs	r3, #1
 801701e:	e000      	b.n	8017022 <xQueueReceive+0x46>
 8017020:	2300      	movs	r3, #0
 8017022:	2b00      	cmp	r3, #0
 8017024:	d10b      	bne.n	801703e <xQueueReceive+0x62>
	__asm volatile
 8017026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801702a:	f383 8811 	msr	BASEPRI, r3
 801702e:	f3bf 8f6f 	isb	sy
 8017032:	f3bf 8f4f 	dsb	sy
 8017036:	61fb      	str	r3, [r7, #28]
}
 8017038:	bf00      	nop
 801703a:	bf00      	nop
 801703c:	e7fd      	b.n	801703a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801703e:	f001 fad5 	bl	80185ec <xTaskGetSchedulerState>
 8017042:	4603      	mov	r3, r0
 8017044:	2b00      	cmp	r3, #0
 8017046:	d102      	bne.n	801704e <xQueueReceive+0x72>
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d101      	bne.n	8017052 <xQueueReceive+0x76>
 801704e:	2301      	movs	r3, #1
 8017050:	e000      	b.n	8017054 <xQueueReceive+0x78>
 8017052:	2300      	movs	r3, #0
 8017054:	2b00      	cmp	r3, #0
 8017056:	d10b      	bne.n	8017070 <xQueueReceive+0x94>
	__asm volatile
 8017058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801705c:	f383 8811 	msr	BASEPRI, r3
 8017060:	f3bf 8f6f 	isb	sy
 8017064:	f3bf 8f4f 	dsb	sy
 8017068:	61bb      	str	r3, [r7, #24]
}
 801706a:	bf00      	nop
 801706c:	bf00      	nop
 801706e:	e7fd      	b.n	801706c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017070:	f002 f92a 	bl	80192c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017078:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801707a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801707c:	2b00      	cmp	r3, #0
 801707e:	d01f      	beq.n	80170c0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017080:	68b9      	ldr	r1, [r7, #8]
 8017082:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017084:	f000 faa0 	bl	80175c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801708a:	1e5a      	subs	r2, r3, #1
 801708c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801708e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017092:	691b      	ldr	r3, [r3, #16]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d00f      	beq.n	80170b8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801709a:	3310      	adds	r3, #16
 801709c:	4618      	mov	r0, r3
 801709e:	f001 f8cf 	bl	8018240 <xTaskRemoveFromEventList>
 80170a2:	4603      	mov	r3, r0
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d007      	beq.n	80170b8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80170a8:	4b3c      	ldr	r3, [pc, #240]	@ (801719c <xQueueReceive+0x1c0>)
 80170aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80170ae:	601a      	str	r2, [r3, #0]
 80170b0:	f3bf 8f4f 	dsb	sy
 80170b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80170b8:	f002 f938 	bl	801932c <vPortExitCritical>
				return pdPASS;
 80170bc:	2301      	movs	r3, #1
 80170be:	e069      	b.n	8017194 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d103      	bne.n	80170ce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80170c6:	f002 f931 	bl	801932c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80170ca:	2300      	movs	r3, #0
 80170cc:	e062      	b.n	8017194 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80170ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170d0:	2b00      	cmp	r3, #0
 80170d2:	d106      	bne.n	80170e2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80170d4:	f107 0310 	add.w	r3, r7, #16
 80170d8:	4618      	mov	r0, r3
 80170da:	f001 f915 	bl	8018308 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80170de:	2301      	movs	r3, #1
 80170e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80170e2:	f002 f923 	bl	801932c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80170e6:	f000 fe59 	bl	8017d9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80170ea:	f002 f8ed 	bl	80192c8 <vPortEnterCritical>
 80170ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80170f4:	b25b      	sxtb	r3, r3
 80170f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170fa:	d103      	bne.n	8017104 <xQueueReceive+0x128>
 80170fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170fe:	2200      	movs	r2, #0
 8017100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017106:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801710a:	b25b      	sxtb	r3, r3
 801710c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017110:	d103      	bne.n	801711a <xQueueReceive+0x13e>
 8017112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017114:	2200      	movs	r2, #0
 8017116:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801711a:	f002 f907 	bl	801932c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801711e:	1d3a      	adds	r2, r7, #4
 8017120:	f107 0310 	add.w	r3, r7, #16
 8017124:	4611      	mov	r1, r2
 8017126:	4618      	mov	r0, r3
 8017128:	f001 f904 	bl	8018334 <xTaskCheckForTimeOut>
 801712c:	4603      	mov	r3, r0
 801712e:	2b00      	cmp	r3, #0
 8017130:	d123      	bne.n	801717a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017132:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017134:	f000 fac0 	bl	80176b8 <prvIsQueueEmpty>
 8017138:	4603      	mov	r3, r0
 801713a:	2b00      	cmp	r3, #0
 801713c:	d017      	beq.n	801716e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801713e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017140:	3324      	adds	r3, #36	@ 0x24
 8017142:	687a      	ldr	r2, [r7, #4]
 8017144:	4611      	mov	r1, r2
 8017146:	4618      	mov	r0, r3
 8017148:	f001 f828 	bl	801819c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801714c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801714e:	f000 fa61 	bl	8017614 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8017152:	f000 fe31 	bl	8017db8 <xTaskResumeAll>
 8017156:	4603      	mov	r3, r0
 8017158:	2b00      	cmp	r3, #0
 801715a:	d189      	bne.n	8017070 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 801715c:	4b0f      	ldr	r3, [pc, #60]	@ (801719c <xQueueReceive+0x1c0>)
 801715e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017162:	601a      	str	r2, [r3, #0]
 8017164:	f3bf 8f4f 	dsb	sy
 8017168:	f3bf 8f6f 	isb	sy
 801716c:	e780      	b.n	8017070 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801716e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017170:	f000 fa50 	bl	8017614 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017174:	f000 fe20 	bl	8017db8 <xTaskResumeAll>
 8017178:	e77a      	b.n	8017070 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801717a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801717c:	f000 fa4a 	bl	8017614 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017180:	f000 fe1a 	bl	8017db8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017184:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017186:	f000 fa97 	bl	80176b8 <prvIsQueueEmpty>
 801718a:	4603      	mov	r3, r0
 801718c:	2b00      	cmp	r3, #0
 801718e:	f43f af6f 	beq.w	8017070 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8017192:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8017194:	4618      	mov	r0, r3
 8017196:	3730      	adds	r7, #48	@ 0x30
 8017198:	46bd      	mov	sp, r7
 801719a:	bd80      	pop	{r7, pc}
 801719c:	e000ed04 	.word	0xe000ed04

080171a0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80171a0:	b580      	push	{r7, lr}
 80171a2:	b08e      	sub	sp, #56	@ 0x38
 80171a4:	af00      	add	r7, sp, #0
 80171a6:	6078      	str	r0, [r7, #4]
 80171a8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80171aa:	2300      	movs	r3, #0
 80171ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80171b2:	2300      	movs	r3, #0
 80171b4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80171b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d10b      	bne.n	80171d4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80171bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171c0:	f383 8811 	msr	BASEPRI, r3
 80171c4:	f3bf 8f6f 	isb	sy
 80171c8:	f3bf 8f4f 	dsb	sy
 80171cc:	623b      	str	r3, [r7, #32]
}
 80171ce:	bf00      	nop
 80171d0:	bf00      	nop
 80171d2:	e7fd      	b.n	80171d0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80171d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80171d8:	2b00      	cmp	r3, #0
 80171da:	d00b      	beq.n	80171f4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80171dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171e0:	f383 8811 	msr	BASEPRI, r3
 80171e4:	f3bf 8f6f 	isb	sy
 80171e8:	f3bf 8f4f 	dsb	sy
 80171ec:	61fb      	str	r3, [r7, #28]
}
 80171ee:	bf00      	nop
 80171f0:	bf00      	nop
 80171f2:	e7fd      	b.n	80171f0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80171f4:	f001 f9fa 	bl	80185ec <xTaskGetSchedulerState>
 80171f8:	4603      	mov	r3, r0
 80171fa:	2b00      	cmp	r3, #0
 80171fc:	d102      	bne.n	8017204 <xQueueSemaphoreTake+0x64>
 80171fe:	683b      	ldr	r3, [r7, #0]
 8017200:	2b00      	cmp	r3, #0
 8017202:	d101      	bne.n	8017208 <xQueueSemaphoreTake+0x68>
 8017204:	2301      	movs	r3, #1
 8017206:	e000      	b.n	801720a <xQueueSemaphoreTake+0x6a>
 8017208:	2300      	movs	r3, #0
 801720a:	2b00      	cmp	r3, #0
 801720c:	d10b      	bne.n	8017226 <xQueueSemaphoreTake+0x86>
	__asm volatile
 801720e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017212:	f383 8811 	msr	BASEPRI, r3
 8017216:	f3bf 8f6f 	isb	sy
 801721a:	f3bf 8f4f 	dsb	sy
 801721e:	61bb      	str	r3, [r7, #24]
}
 8017220:	bf00      	nop
 8017222:	bf00      	nop
 8017224:	e7fd      	b.n	8017222 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017226:	f002 f84f 	bl	80192c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801722a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801722c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801722e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8017230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017232:	2b00      	cmp	r3, #0
 8017234:	d024      	beq.n	8017280 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8017236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017238:	1e5a      	subs	r2, r3, #1
 801723a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801723c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801723e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	2b00      	cmp	r3, #0
 8017244:	d104      	bne.n	8017250 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8017246:	f001 fb4b 	bl	80188e0 <pvTaskIncrementMutexHeldCount>
 801724a:	4602      	mov	r2, r0
 801724c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801724e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017252:	691b      	ldr	r3, [r3, #16]
 8017254:	2b00      	cmp	r3, #0
 8017256:	d00f      	beq.n	8017278 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801725a:	3310      	adds	r3, #16
 801725c:	4618      	mov	r0, r3
 801725e:	f000 ffef 	bl	8018240 <xTaskRemoveFromEventList>
 8017262:	4603      	mov	r3, r0
 8017264:	2b00      	cmp	r3, #0
 8017266:	d007      	beq.n	8017278 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017268:	4b54      	ldr	r3, [pc, #336]	@ (80173bc <xQueueSemaphoreTake+0x21c>)
 801726a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801726e:	601a      	str	r2, [r3, #0]
 8017270:	f3bf 8f4f 	dsb	sy
 8017274:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017278:	f002 f858 	bl	801932c <vPortExitCritical>
				return pdPASS;
 801727c:	2301      	movs	r3, #1
 801727e:	e098      	b.n	80173b2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017280:	683b      	ldr	r3, [r7, #0]
 8017282:	2b00      	cmp	r3, #0
 8017284:	d112      	bne.n	80172ac <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8017286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017288:	2b00      	cmp	r3, #0
 801728a:	d00b      	beq.n	80172a4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 801728c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017290:	f383 8811 	msr	BASEPRI, r3
 8017294:	f3bf 8f6f 	isb	sy
 8017298:	f3bf 8f4f 	dsb	sy
 801729c:	617b      	str	r3, [r7, #20]
}
 801729e:	bf00      	nop
 80172a0:	bf00      	nop
 80172a2:	e7fd      	b.n	80172a0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80172a4:	f002 f842 	bl	801932c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80172a8:	2300      	movs	r3, #0
 80172aa:	e082      	b.n	80173b2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80172ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	d106      	bne.n	80172c0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80172b2:	f107 030c 	add.w	r3, r7, #12
 80172b6:	4618      	mov	r0, r3
 80172b8:	f001 f826 	bl	8018308 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80172bc:	2301      	movs	r3, #1
 80172be:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80172c0:	f002 f834 	bl	801932c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80172c4:	f000 fd6a 	bl	8017d9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80172c8:	f001 fffe 	bl	80192c8 <vPortEnterCritical>
 80172cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80172d2:	b25b      	sxtb	r3, r3
 80172d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172d8:	d103      	bne.n	80172e2 <xQueueSemaphoreTake+0x142>
 80172da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172dc:	2200      	movs	r2, #0
 80172de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80172e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80172e8:	b25b      	sxtb	r3, r3
 80172ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172ee:	d103      	bne.n	80172f8 <xQueueSemaphoreTake+0x158>
 80172f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172f2:	2200      	movs	r2, #0
 80172f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80172f8:	f002 f818 	bl	801932c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80172fc:	463a      	mov	r2, r7
 80172fe:	f107 030c 	add.w	r3, r7, #12
 8017302:	4611      	mov	r1, r2
 8017304:	4618      	mov	r0, r3
 8017306:	f001 f815 	bl	8018334 <xTaskCheckForTimeOut>
 801730a:	4603      	mov	r3, r0
 801730c:	2b00      	cmp	r3, #0
 801730e:	d132      	bne.n	8017376 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017310:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017312:	f000 f9d1 	bl	80176b8 <prvIsQueueEmpty>
 8017316:	4603      	mov	r3, r0
 8017318:	2b00      	cmp	r3, #0
 801731a:	d026      	beq.n	801736a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801731c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801731e:	681b      	ldr	r3, [r3, #0]
 8017320:	2b00      	cmp	r3, #0
 8017322:	d109      	bne.n	8017338 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8017324:	f001 ffd0 	bl	80192c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801732a:	689b      	ldr	r3, [r3, #8]
 801732c:	4618      	mov	r0, r3
 801732e:	f001 f97b 	bl	8018628 <xTaskPriorityInherit>
 8017332:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8017334:	f001 fffa 	bl	801932c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8017338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801733a:	3324      	adds	r3, #36	@ 0x24
 801733c:	683a      	ldr	r2, [r7, #0]
 801733e:	4611      	mov	r1, r2
 8017340:	4618      	mov	r0, r3
 8017342:	f000 ff2b 	bl	801819c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017346:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017348:	f000 f964 	bl	8017614 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801734c:	f000 fd34 	bl	8017db8 <xTaskResumeAll>
 8017350:	4603      	mov	r3, r0
 8017352:	2b00      	cmp	r3, #0
 8017354:	f47f af67 	bne.w	8017226 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8017358:	4b18      	ldr	r3, [pc, #96]	@ (80173bc <xQueueSemaphoreTake+0x21c>)
 801735a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801735e:	601a      	str	r2, [r3, #0]
 8017360:	f3bf 8f4f 	dsb	sy
 8017364:	f3bf 8f6f 	isb	sy
 8017368:	e75d      	b.n	8017226 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801736a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801736c:	f000 f952 	bl	8017614 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017370:	f000 fd22 	bl	8017db8 <xTaskResumeAll>
 8017374:	e757      	b.n	8017226 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8017376:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017378:	f000 f94c 	bl	8017614 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801737c:	f000 fd1c 	bl	8017db8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017380:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017382:	f000 f999 	bl	80176b8 <prvIsQueueEmpty>
 8017386:	4603      	mov	r3, r0
 8017388:	2b00      	cmp	r3, #0
 801738a:	f43f af4c 	beq.w	8017226 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801738e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017390:	2b00      	cmp	r3, #0
 8017392:	d00d      	beq.n	80173b0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8017394:	f001 ff98 	bl	80192c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8017398:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801739a:	f000 f893 	bl	80174c4 <prvGetDisinheritPriorityAfterTimeout>
 801739e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80173a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80173a2:	689b      	ldr	r3, [r3, #8]
 80173a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80173a6:	4618      	mov	r0, r3
 80173a8:	f001 fa16 	bl	80187d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80173ac:	f001 ffbe 	bl	801932c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80173b0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80173b2:	4618      	mov	r0, r3
 80173b4:	3738      	adds	r7, #56	@ 0x38
 80173b6:	46bd      	mov	sp, r7
 80173b8:	bd80      	pop	{r7, pc}
 80173ba:	bf00      	nop
 80173bc:	e000ed04 	.word	0xe000ed04

080173c0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80173c0:	b580      	push	{r7, lr}
 80173c2:	b08e      	sub	sp, #56	@ 0x38
 80173c4:	af00      	add	r7, sp, #0
 80173c6:	60f8      	str	r0, [r7, #12]
 80173c8:	60b9      	str	r1, [r7, #8]
 80173ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80173cc:	68fb      	ldr	r3, [r7, #12]
 80173ce:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80173d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d10b      	bne.n	80173ee <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80173d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173da:	f383 8811 	msr	BASEPRI, r3
 80173de:	f3bf 8f6f 	isb	sy
 80173e2:	f3bf 8f4f 	dsb	sy
 80173e6:	623b      	str	r3, [r7, #32]
}
 80173e8:	bf00      	nop
 80173ea:	bf00      	nop
 80173ec:	e7fd      	b.n	80173ea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80173ee:	68bb      	ldr	r3, [r7, #8]
 80173f0:	2b00      	cmp	r3, #0
 80173f2:	d103      	bne.n	80173fc <xQueueReceiveFromISR+0x3c>
 80173f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d101      	bne.n	8017400 <xQueueReceiveFromISR+0x40>
 80173fc:	2301      	movs	r3, #1
 80173fe:	e000      	b.n	8017402 <xQueueReceiveFromISR+0x42>
 8017400:	2300      	movs	r3, #0
 8017402:	2b00      	cmp	r3, #0
 8017404:	d10b      	bne.n	801741e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8017406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801740a:	f383 8811 	msr	BASEPRI, r3
 801740e:	f3bf 8f6f 	isb	sy
 8017412:	f3bf 8f4f 	dsb	sy
 8017416:	61fb      	str	r3, [r7, #28]
}
 8017418:	bf00      	nop
 801741a:	bf00      	nop
 801741c:	e7fd      	b.n	801741a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801741e:	f002 f833 	bl	8019488 <vPortValidateInterruptPriority>
	__asm volatile
 8017422:	f3ef 8211 	mrs	r2, BASEPRI
 8017426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801742a:	f383 8811 	msr	BASEPRI, r3
 801742e:	f3bf 8f6f 	isb	sy
 8017432:	f3bf 8f4f 	dsb	sy
 8017436:	61ba      	str	r2, [r7, #24]
 8017438:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801743a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801743c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801743e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017442:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017446:	2b00      	cmp	r3, #0
 8017448:	d02f      	beq.n	80174aa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801744c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017450:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017454:	68b9      	ldr	r1, [r7, #8]
 8017456:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8017458:	f000 f8b6 	bl	80175c8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801745e:	1e5a      	subs	r2, r3, #1
 8017460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017462:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8017464:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8017468:	f1b3 3fff 	cmp.w	r3, #4294967295
 801746c:	d112      	bne.n	8017494 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801746e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017470:	691b      	ldr	r3, [r3, #16]
 8017472:	2b00      	cmp	r3, #0
 8017474:	d016      	beq.n	80174a4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017478:	3310      	adds	r3, #16
 801747a:	4618      	mov	r0, r3
 801747c:	f000 fee0 	bl	8018240 <xTaskRemoveFromEventList>
 8017480:	4603      	mov	r3, r0
 8017482:	2b00      	cmp	r3, #0
 8017484:	d00e      	beq.n	80174a4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	2b00      	cmp	r3, #0
 801748a:	d00b      	beq.n	80174a4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	2201      	movs	r2, #1
 8017490:	601a      	str	r2, [r3, #0]
 8017492:	e007      	b.n	80174a4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8017494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017498:	3301      	adds	r3, #1
 801749a:	b2db      	uxtb	r3, r3
 801749c:	b25a      	sxtb	r2, r3
 801749e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80174a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80174a4:	2301      	movs	r3, #1
 80174a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80174a8:	e001      	b.n	80174ae <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80174aa:	2300      	movs	r3, #0
 80174ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80174ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80174b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80174b2:	693b      	ldr	r3, [r7, #16]
 80174b4:	f383 8811 	msr	BASEPRI, r3
}
 80174b8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80174ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80174bc:	4618      	mov	r0, r3
 80174be:	3738      	adds	r7, #56	@ 0x38
 80174c0:	46bd      	mov	sp, r7
 80174c2:	bd80      	pop	{r7, pc}

080174c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80174c4:	b480      	push	{r7}
 80174c6:	b085      	sub	sp, #20
 80174c8:	af00      	add	r7, sp, #0
 80174ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d006      	beq.n	80174e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80174de:	60fb      	str	r3, [r7, #12]
 80174e0:	e001      	b.n	80174e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80174e2:	2300      	movs	r3, #0
 80174e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80174e6:	68fb      	ldr	r3, [r7, #12]
	}
 80174e8:	4618      	mov	r0, r3
 80174ea:	3714      	adds	r7, #20
 80174ec:	46bd      	mov	sp, r7
 80174ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174f2:	4770      	bx	lr

080174f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80174f4:	b580      	push	{r7, lr}
 80174f6:	b086      	sub	sp, #24
 80174f8:	af00      	add	r7, sp, #0
 80174fa:	60f8      	str	r0, [r7, #12]
 80174fc:	60b9      	str	r1, [r7, #8]
 80174fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8017500:	2300      	movs	r3, #0
 8017502:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017504:	68fb      	ldr	r3, [r7, #12]
 8017506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017508:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801750a:	68fb      	ldr	r3, [r7, #12]
 801750c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801750e:	2b00      	cmp	r3, #0
 8017510:	d10d      	bne.n	801752e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017512:	68fb      	ldr	r3, [r7, #12]
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	2b00      	cmp	r3, #0
 8017518:	d14d      	bne.n	80175b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801751a:	68fb      	ldr	r3, [r7, #12]
 801751c:	689b      	ldr	r3, [r3, #8]
 801751e:	4618      	mov	r0, r3
 8017520:	f001 f8ea 	bl	80186f8 <xTaskPriorityDisinherit>
 8017524:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8017526:	68fb      	ldr	r3, [r7, #12]
 8017528:	2200      	movs	r2, #0
 801752a:	609a      	str	r2, [r3, #8]
 801752c:	e043      	b.n	80175b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801752e:	687b      	ldr	r3, [r7, #4]
 8017530:	2b00      	cmp	r3, #0
 8017532:	d119      	bne.n	8017568 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017534:	68fb      	ldr	r3, [r7, #12]
 8017536:	6858      	ldr	r0, [r3, #4]
 8017538:	68fb      	ldr	r3, [r7, #12]
 801753a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801753c:	461a      	mov	r2, r3
 801753e:	68b9      	ldr	r1, [r7, #8]
 8017540:	f003 fd07 	bl	801af52 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017544:	68fb      	ldr	r3, [r7, #12]
 8017546:	685a      	ldr	r2, [r3, #4]
 8017548:	68fb      	ldr	r3, [r7, #12]
 801754a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801754c:	441a      	add	r2, r3
 801754e:	68fb      	ldr	r3, [r7, #12]
 8017550:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017552:	68fb      	ldr	r3, [r7, #12]
 8017554:	685a      	ldr	r2, [r3, #4]
 8017556:	68fb      	ldr	r3, [r7, #12]
 8017558:	689b      	ldr	r3, [r3, #8]
 801755a:	429a      	cmp	r2, r3
 801755c:	d32b      	bcc.n	80175b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801755e:	68fb      	ldr	r3, [r7, #12]
 8017560:	681a      	ldr	r2, [r3, #0]
 8017562:	68fb      	ldr	r3, [r7, #12]
 8017564:	605a      	str	r2, [r3, #4]
 8017566:	e026      	b.n	80175b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8017568:	68fb      	ldr	r3, [r7, #12]
 801756a:	68d8      	ldr	r0, [r3, #12]
 801756c:	68fb      	ldr	r3, [r7, #12]
 801756e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017570:	461a      	mov	r2, r3
 8017572:	68b9      	ldr	r1, [r7, #8]
 8017574:	f003 fced 	bl	801af52 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8017578:	68fb      	ldr	r3, [r7, #12]
 801757a:	68da      	ldr	r2, [r3, #12]
 801757c:	68fb      	ldr	r3, [r7, #12]
 801757e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017580:	425b      	negs	r3, r3
 8017582:	441a      	add	r2, r3
 8017584:	68fb      	ldr	r3, [r7, #12]
 8017586:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017588:	68fb      	ldr	r3, [r7, #12]
 801758a:	68da      	ldr	r2, [r3, #12]
 801758c:	68fb      	ldr	r3, [r7, #12]
 801758e:	681b      	ldr	r3, [r3, #0]
 8017590:	429a      	cmp	r2, r3
 8017592:	d207      	bcs.n	80175a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8017594:	68fb      	ldr	r3, [r7, #12]
 8017596:	689a      	ldr	r2, [r3, #8]
 8017598:	68fb      	ldr	r3, [r7, #12]
 801759a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801759c:	425b      	negs	r3, r3
 801759e:	441a      	add	r2, r3
 80175a0:	68fb      	ldr	r3, [r7, #12]
 80175a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	2b02      	cmp	r3, #2
 80175a8:	d105      	bne.n	80175b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80175aa:	693b      	ldr	r3, [r7, #16]
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d002      	beq.n	80175b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80175b0:	693b      	ldr	r3, [r7, #16]
 80175b2:	3b01      	subs	r3, #1
 80175b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80175b6:	693b      	ldr	r3, [r7, #16]
 80175b8:	1c5a      	adds	r2, r3, #1
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80175be:	697b      	ldr	r3, [r7, #20]
}
 80175c0:	4618      	mov	r0, r3
 80175c2:	3718      	adds	r7, #24
 80175c4:	46bd      	mov	sp, r7
 80175c6:	bd80      	pop	{r7, pc}

080175c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80175c8:	b580      	push	{r7, lr}
 80175ca:	b082      	sub	sp, #8
 80175cc:	af00      	add	r7, sp, #0
 80175ce:	6078      	str	r0, [r7, #4]
 80175d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	d018      	beq.n	801760c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	68da      	ldr	r2, [r3, #12]
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80175e2:	441a      	add	r2, r3
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	68da      	ldr	r2, [r3, #12]
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	689b      	ldr	r3, [r3, #8]
 80175f0:	429a      	cmp	r2, r3
 80175f2:	d303      	bcc.n	80175fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	681a      	ldr	r2, [r3, #0]
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	68d9      	ldr	r1, [r3, #12]
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017604:	461a      	mov	r2, r3
 8017606:	6838      	ldr	r0, [r7, #0]
 8017608:	f003 fca3 	bl	801af52 <memcpy>
	}
}
 801760c:	bf00      	nop
 801760e:	3708      	adds	r7, #8
 8017610:	46bd      	mov	sp, r7
 8017612:	bd80      	pop	{r7, pc}

08017614 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017614:	b580      	push	{r7, lr}
 8017616:	b084      	sub	sp, #16
 8017618:	af00      	add	r7, sp, #0
 801761a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801761c:	f001 fe54 	bl	80192c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017626:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017628:	e011      	b.n	801764e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801762e:	2b00      	cmp	r3, #0
 8017630:	d012      	beq.n	8017658 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	3324      	adds	r3, #36	@ 0x24
 8017636:	4618      	mov	r0, r3
 8017638:	f000 fe02 	bl	8018240 <xTaskRemoveFromEventList>
 801763c:	4603      	mov	r3, r0
 801763e:	2b00      	cmp	r3, #0
 8017640:	d001      	beq.n	8017646 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8017642:	f000 fedb 	bl	80183fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8017646:	7bfb      	ldrb	r3, [r7, #15]
 8017648:	3b01      	subs	r3, #1
 801764a:	b2db      	uxtb	r3, r3
 801764c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801764e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017652:	2b00      	cmp	r3, #0
 8017654:	dce9      	bgt.n	801762a <prvUnlockQueue+0x16>
 8017656:	e000      	b.n	801765a <prvUnlockQueue+0x46>
					break;
 8017658:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	22ff      	movs	r2, #255	@ 0xff
 801765e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8017662:	f001 fe63 	bl	801932c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017666:	f001 fe2f 	bl	80192c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017670:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017672:	e011      	b.n	8017698 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	691b      	ldr	r3, [r3, #16]
 8017678:	2b00      	cmp	r3, #0
 801767a:	d012      	beq.n	80176a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	3310      	adds	r3, #16
 8017680:	4618      	mov	r0, r3
 8017682:	f000 fddd 	bl	8018240 <xTaskRemoveFromEventList>
 8017686:	4603      	mov	r3, r0
 8017688:	2b00      	cmp	r3, #0
 801768a:	d001      	beq.n	8017690 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801768c:	f000 feb6 	bl	80183fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8017690:	7bbb      	ldrb	r3, [r7, #14]
 8017692:	3b01      	subs	r3, #1
 8017694:	b2db      	uxtb	r3, r3
 8017696:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017698:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801769c:	2b00      	cmp	r3, #0
 801769e:	dce9      	bgt.n	8017674 <prvUnlockQueue+0x60>
 80176a0:	e000      	b.n	80176a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80176a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	22ff      	movs	r2, #255	@ 0xff
 80176a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80176ac:	f001 fe3e 	bl	801932c <vPortExitCritical>
}
 80176b0:	bf00      	nop
 80176b2:	3710      	adds	r7, #16
 80176b4:	46bd      	mov	sp, r7
 80176b6:	bd80      	pop	{r7, pc}

080176b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80176b8:	b580      	push	{r7, lr}
 80176ba:	b084      	sub	sp, #16
 80176bc:	af00      	add	r7, sp, #0
 80176be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80176c0:	f001 fe02 	bl	80192c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	d102      	bne.n	80176d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80176cc:	2301      	movs	r3, #1
 80176ce:	60fb      	str	r3, [r7, #12]
 80176d0:	e001      	b.n	80176d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80176d2:	2300      	movs	r3, #0
 80176d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80176d6:	f001 fe29 	bl	801932c <vPortExitCritical>

	return xReturn;
 80176da:	68fb      	ldr	r3, [r7, #12]
}
 80176dc:	4618      	mov	r0, r3
 80176de:	3710      	adds	r7, #16
 80176e0:	46bd      	mov	sp, r7
 80176e2:	bd80      	pop	{r7, pc}

080176e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80176e4:	b580      	push	{r7, lr}
 80176e6:	b084      	sub	sp, #16
 80176e8:	af00      	add	r7, sp, #0
 80176ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80176ec:	f001 fdec 	bl	80192c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80176f4:	687b      	ldr	r3, [r7, #4]
 80176f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80176f8:	429a      	cmp	r2, r3
 80176fa:	d102      	bne.n	8017702 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80176fc:	2301      	movs	r3, #1
 80176fe:	60fb      	str	r3, [r7, #12]
 8017700:	e001      	b.n	8017706 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8017702:	2300      	movs	r3, #0
 8017704:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017706:	f001 fe11 	bl	801932c <vPortExitCritical>

	return xReturn;
 801770a:	68fb      	ldr	r3, [r7, #12]
}
 801770c:	4618      	mov	r0, r3
 801770e:	3710      	adds	r7, #16
 8017710:	46bd      	mov	sp, r7
 8017712:	bd80      	pop	{r7, pc}

08017714 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8017714:	b480      	push	{r7}
 8017716:	b085      	sub	sp, #20
 8017718:	af00      	add	r7, sp, #0
 801771a:	6078      	str	r0, [r7, #4]
 801771c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801771e:	2300      	movs	r3, #0
 8017720:	60fb      	str	r3, [r7, #12]
 8017722:	e014      	b.n	801774e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8017724:	4a0f      	ldr	r2, [pc, #60]	@ (8017764 <vQueueAddToRegistry+0x50>)
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801772c:	2b00      	cmp	r3, #0
 801772e:	d10b      	bne.n	8017748 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8017730:	490c      	ldr	r1, [pc, #48]	@ (8017764 <vQueueAddToRegistry+0x50>)
 8017732:	68fb      	ldr	r3, [r7, #12]
 8017734:	683a      	ldr	r2, [r7, #0]
 8017736:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801773a:	4a0a      	ldr	r2, [pc, #40]	@ (8017764 <vQueueAddToRegistry+0x50>)
 801773c:	68fb      	ldr	r3, [r7, #12]
 801773e:	00db      	lsls	r3, r3, #3
 8017740:	4413      	add	r3, r2
 8017742:	687a      	ldr	r2, [r7, #4]
 8017744:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8017746:	e006      	b.n	8017756 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	3301      	adds	r3, #1
 801774c:	60fb      	str	r3, [r7, #12]
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	2b07      	cmp	r3, #7
 8017752:	d9e7      	bls.n	8017724 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017754:	bf00      	nop
 8017756:	bf00      	nop
 8017758:	3714      	adds	r7, #20
 801775a:	46bd      	mov	sp, r7
 801775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017760:	4770      	bx	lr
 8017762:	bf00      	nop
 8017764:	24003a54 	.word	0x24003a54

08017768 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017768:	b580      	push	{r7, lr}
 801776a:	b086      	sub	sp, #24
 801776c:	af00      	add	r7, sp, #0
 801776e:	60f8      	str	r0, [r7, #12]
 8017770:	60b9      	str	r1, [r7, #8]
 8017772:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8017778:	f001 fda6 	bl	80192c8 <vPortEnterCritical>
 801777c:	697b      	ldr	r3, [r7, #20]
 801777e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017782:	b25b      	sxtb	r3, r3
 8017784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017788:	d103      	bne.n	8017792 <vQueueWaitForMessageRestricted+0x2a>
 801778a:	697b      	ldr	r3, [r7, #20]
 801778c:	2200      	movs	r2, #0
 801778e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017792:	697b      	ldr	r3, [r7, #20]
 8017794:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017798:	b25b      	sxtb	r3, r3
 801779a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801779e:	d103      	bne.n	80177a8 <vQueueWaitForMessageRestricted+0x40>
 80177a0:	697b      	ldr	r3, [r7, #20]
 80177a2:	2200      	movs	r2, #0
 80177a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80177a8:	f001 fdc0 	bl	801932c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80177ac:	697b      	ldr	r3, [r7, #20]
 80177ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d106      	bne.n	80177c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80177b4:	697b      	ldr	r3, [r7, #20]
 80177b6:	3324      	adds	r3, #36	@ 0x24
 80177b8:	687a      	ldr	r2, [r7, #4]
 80177ba:	68b9      	ldr	r1, [r7, #8]
 80177bc:	4618      	mov	r0, r3
 80177be:	f000 fd13 	bl	80181e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80177c2:	6978      	ldr	r0, [r7, #20]
 80177c4:	f7ff ff26 	bl	8017614 <prvUnlockQueue>
	}
 80177c8:	bf00      	nop
 80177ca:	3718      	adds	r7, #24
 80177cc:	46bd      	mov	sp, r7
 80177ce:	bd80      	pop	{r7, pc}

080177d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80177d0:	b580      	push	{r7, lr}
 80177d2:	b08e      	sub	sp, #56	@ 0x38
 80177d4:	af04      	add	r7, sp, #16
 80177d6:	60f8      	str	r0, [r7, #12]
 80177d8:	60b9      	str	r1, [r7, #8]
 80177da:	607a      	str	r2, [r7, #4]
 80177dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80177de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d10b      	bne.n	80177fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80177e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177e8:	f383 8811 	msr	BASEPRI, r3
 80177ec:	f3bf 8f6f 	isb	sy
 80177f0:	f3bf 8f4f 	dsb	sy
 80177f4:	623b      	str	r3, [r7, #32]
}
 80177f6:	bf00      	nop
 80177f8:	bf00      	nop
 80177fa:	e7fd      	b.n	80177f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80177fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80177fe:	2b00      	cmp	r3, #0
 8017800:	d10b      	bne.n	801781a <xTaskCreateStatic+0x4a>
	__asm volatile
 8017802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017806:	f383 8811 	msr	BASEPRI, r3
 801780a:	f3bf 8f6f 	isb	sy
 801780e:	f3bf 8f4f 	dsb	sy
 8017812:	61fb      	str	r3, [r7, #28]
}
 8017814:	bf00      	nop
 8017816:	bf00      	nop
 8017818:	e7fd      	b.n	8017816 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801781a:	23ac      	movs	r3, #172	@ 0xac
 801781c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801781e:	693b      	ldr	r3, [r7, #16]
 8017820:	2bac      	cmp	r3, #172	@ 0xac
 8017822:	d00b      	beq.n	801783c <xTaskCreateStatic+0x6c>
	__asm volatile
 8017824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017828:	f383 8811 	msr	BASEPRI, r3
 801782c:	f3bf 8f6f 	isb	sy
 8017830:	f3bf 8f4f 	dsb	sy
 8017834:	61bb      	str	r3, [r7, #24]
}
 8017836:	bf00      	nop
 8017838:	bf00      	nop
 801783a:	e7fd      	b.n	8017838 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801783c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801783e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017840:	2b00      	cmp	r3, #0
 8017842:	d01e      	beq.n	8017882 <xTaskCreateStatic+0xb2>
 8017844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017846:	2b00      	cmp	r3, #0
 8017848:	d01b      	beq.n	8017882 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801784a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801784c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801784e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017850:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017852:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8017854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017856:	2202      	movs	r2, #2
 8017858:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801785c:	2300      	movs	r3, #0
 801785e:	9303      	str	r3, [sp, #12]
 8017860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017862:	9302      	str	r3, [sp, #8]
 8017864:	f107 0314 	add.w	r3, r7, #20
 8017868:	9301      	str	r3, [sp, #4]
 801786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801786c:	9300      	str	r3, [sp, #0]
 801786e:	683b      	ldr	r3, [r7, #0]
 8017870:	687a      	ldr	r2, [r7, #4]
 8017872:	68b9      	ldr	r1, [r7, #8]
 8017874:	68f8      	ldr	r0, [r7, #12]
 8017876:	f000 f851 	bl	801791c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801787a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801787c:	f000 f8f8 	bl	8017a70 <prvAddNewTaskToReadyList>
 8017880:	e001      	b.n	8017886 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8017882:	2300      	movs	r3, #0
 8017884:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8017886:	697b      	ldr	r3, [r7, #20]
	}
 8017888:	4618      	mov	r0, r3
 801788a:	3728      	adds	r7, #40	@ 0x28
 801788c:	46bd      	mov	sp, r7
 801788e:	bd80      	pop	{r7, pc}

08017890 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8017890:	b580      	push	{r7, lr}
 8017892:	b08c      	sub	sp, #48	@ 0x30
 8017894:	af04      	add	r7, sp, #16
 8017896:	60f8      	str	r0, [r7, #12]
 8017898:	60b9      	str	r1, [r7, #8]
 801789a:	603b      	str	r3, [r7, #0]
 801789c:	4613      	mov	r3, r2
 801789e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80178a0:	88fb      	ldrh	r3, [r7, #6]
 80178a2:	009b      	lsls	r3, r3, #2
 80178a4:	4618      	mov	r0, r3
 80178a6:	f001 fe31 	bl	801950c <pvPortMalloc>
 80178aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80178ac:	697b      	ldr	r3, [r7, #20]
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	d00e      	beq.n	80178d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80178b2:	20ac      	movs	r0, #172	@ 0xac
 80178b4:	f001 fe2a 	bl	801950c <pvPortMalloc>
 80178b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80178ba:	69fb      	ldr	r3, [r7, #28]
 80178bc:	2b00      	cmp	r3, #0
 80178be:	d003      	beq.n	80178c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80178c0:	69fb      	ldr	r3, [r7, #28]
 80178c2:	697a      	ldr	r2, [r7, #20]
 80178c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80178c6:	e005      	b.n	80178d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80178c8:	6978      	ldr	r0, [r7, #20]
 80178ca:	f001 feed 	bl	80196a8 <vPortFree>
 80178ce:	e001      	b.n	80178d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80178d0:	2300      	movs	r3, #0
 80178d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80178d4:	69fb      	ldr	r3, [r7, #28]
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d017      	beq.n	801790a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80178da:	69fb      	ldr	r3, [r7, #28]
 80178dc:	2200      	movs	r2, #0
 80178de:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80178e2:	88fa      	ldrh	r2, [r7, #6]
 80178e4:	2300      	movs	r3, #0
 80178e6:	9303      	str	r3, [sp, #12]
 80178e8:	69fb      	ldr	r3, [r7, #28]
 80178ea:	9302      	str	r3, [sp, #8]
 80178ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ee:	9301      	str	r3, [sp, #4]
 80178f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178f2:	9300      	str	r3, [sp, #0]
 80178f4:	683b      	ldr	r3, [r7, #0]
 80178f6:	68b9      	ldr	r1, [r7, #8]
 80178f8:	68f8      	ldr	r0, [r7, #12]
 80178fa:	f000 f80f 	bl	801791c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80178fe:	69f8      	ldr	r0, [r7, #28]
 8017900:	f000 f8b6 	bl	8017a70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017904:	2301      	movs	r3, #1
 8017906:	61bb      	str	r3, [r7, #24]
 8017908:	e002      	b.n	8017910 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801790a:	f04f 33ff 	mov.w	r3, #4294967295
 801790e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8017910:	69bb      	ldr	r3, [r7, #24]
	}
 8017912:	4618      	mov	r0, r3
 8017914:	3720      	adds	r7, #32
 8017916:	46bd      	mov	sp, r7
 8017918:	bd80      	pop	{r7, pc}
	...

0801791c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801791c:	b580      	push	{r7, lr}
 801791e:	b088      	sub	sp, #32
 8017920:	af00      	add	r7, sp, #0
 8017922:	60f8      	str	r0, [r7, #12]
 8017924:	60b9      	str	r1, [r7, #8]
 8017926:	607a      	str	r2, [r7, #4]
 8017928:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801792a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801792c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	009b      	lsls	r3, r3, #2
 8017932:	461a      	mov	r2, r3
 8017934:	21a5      	movs	r1, #165	@ 0xa5
 8017936:	f003 fa23 	bl	801ad80 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801793c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801793e:	6879      	ldr	r1, [r7, #4]
 8017940:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8017944:	440b      	add	r3, r1
 8017946:	009b      	lsls	r3, r3, #2
 8017948:	4413      	add	r3, r2
 801794a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801794c:	69bb      	ldr	r3, [r7, #24]
 801794e:	f023 0307 	bic.w	r3, r3, #7
 8017952:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8017954:	69bb      	ldr	r3, [r7, #24]
 8017956:	f003 0307 	and.w	r3, r3, #7
 801795a:	2b00      	cmp	r3, #0
 801795c:	d00b      	beq.n	8017976 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017962:	f383 8811 	msr	BASEPRI, r3
 8017966:	f3bf 8f6f 	isb	sy
 801796a:	f3bf 8f4f 	dsb	sy
 801796e:	617b      	str	r3, [r7, #20]
}
 8017970:	bf00      	nop
 8017972:	bf00      	nop
 8017974:	e7fd      	b.n	8017972 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8017976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017978:	69ba      	ldr	r2, [r7, #24]
 801797a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801797c:	68bb      	ldr	r3, [r7, #8]
 801797e:	2b00      	cmp	r3, #0
 8017980:	d01f      	beq.n	80179c2 <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017982:	2300      	movs	r3, #0
 8017984:	61fb      	str	r3, [r7, #28]
 8017986:	e012      	b.n	80179ae <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8017988:	68ba      	ldr	r2, [r7, #8]
 801798a:	69fb      	ldr	r3, [r7, #28]
 801798c:	4413      	add	r3, r2
 801798e:	7819      	ldrb	r1, [r3, #0]
 8017990:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017992:	69fb      	ldr	r3, [r7, #28]
 8017994:	4413      	add	r3, r2
 8017996:	3334      	adds	r3, #52	@ 0x34
 8017998:	460a      	mov	r2, r1
 801799a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801799c:	68ba      	ldr	r2, [r7, #8]
 801799e:	69fb      	ldr	r3, [r7, #28]
 80179a0:	4413      	add	r3, r2
 80179a2:	781b      	ldrb	r3, [r3, #0]
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d006      	beq.n	80179b6 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80179a8:	69fb      	ldr	r3, [r7, #28]
 80179aa:	3301      	adds	r3, #1
 80179ac:	61fb      	str	r3, [r7, #28]
 80179ae:	69fb      	ldr	r3, [r7, #28]
 80179b0:	2b0f      	cmp	r3, #15
 80179b2:	d9e9      	bls.n	8017988 <prvInitialiseNewTask+0x6c>
 80179b4:	e000      	b.n	80179b8 <prvInitialiseNewTask+0x9c>
			{
				break;
 80179b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80179b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179ba:	2200      	movs	r2, #0
 80179bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80179c0:	e003      	b.n	80179ca <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80179c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179c4:	2200      	movs	r2, #0
 80179c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80179ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179cc:	2b37      	cmp	r3, #55	@ 0x37
 80179ce:	d901      	bls.n	80179d4 <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80179d0:	2337      	movs	r3, #55	@ 0x37
 80179d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80179d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80179d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80179da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80179de:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 80179e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179e2:	2200      	movs	r2, #0
 80179e4:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80179e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179e8:	3304      	adds	r3, #4
 80179ea:	4618      	mov	r0, r3
 80179ec:	f7fe fec4 	bl	8016778 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80179f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179f2:	3318      	adds	r3, #24
 80179f4:	4618      	mov	r0, r3
 80179f6:	f7fe febf 	bl	8016778 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80179fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80179fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80179fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a02:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8017a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a08:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017a0e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8017a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a12:	2200      	movs	r2, #0
 8017a14:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a1a:	2200      	movs	r2, #0
 8017a1c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8017a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a22:	3358      	adds	r3, #88	@ 0x58
 8017a24:	224c      	movs	r2, #76	@ 0x4c
 8017a26:	2100      	movs	r1, #0
 8017a28:	4618      	mov	r0, r3
 8017a2a:	f003 f9a9 	bl	801ad80 <memset>
 8017a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a30:	4a0c      	ldr	r2, [pc, #48]	@ (8017a64 <prvInitialiseNewTask+0x148>)
 8017a32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8017a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a36:	4a0c      	ldr	r2, [pc, #48]	@ (8017a68 <prvInitialiseNewTask+0x14c>)
 8017a38:	661a      	str	r2, [r3, #96]	@ 0x60
 8017a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8017a6c <prvInitialiseNewTask+0x150>)
 8017a3e:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017a40:	683a      	ldr	r2, [r7, #0]
 8017a42:	68f9      	ldr	r1, [r7, #12]
 8017a44:	69b8      	ldr	r0, [r7, #24]
 8017a46:	f001 fb0d 	bl	8019064 <pxPortInitialiseStack>
 8017a4a:	4602      	mov	r2, r0
 8017a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a4e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8017a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d002      	beq.n	8017a5c <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8017a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017a5a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017a5c:	bf00      	nop
 8017a5e:	3720      	adds	r7, #32
 8017a60:	46bd      	mov	sp, r7
 8017a62:	bd80      	pop	{r7, pc}
 8017a64:	240140e8 	.word	0x240140e8
 8017a68:	24014150 	.word	0x24014150
 8017a6c:	240141b8 	.word	0x240141b8

08017a70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8017a70:	b580      	push	{r7, lr}
 8017a72:	b082      	sub	sp, #8
 8017a74:	af00      	add	r7, sp, #0
 8017a76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8017a78:	f001 fc26 	bl	80192c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8017a7c:	4b2d      	ldr	r3, [pc, #180]	@ (8017b34 <prvAddNewTaskToReadyList+0xc4>)
 8017a7e:	681b      	ldr	r3, [r3, #0]
 8017a80:	3301      	adds	r3, #1
 8017a82:	4a2c      	ldr	r2, [pc, #176]	@ (8017b34 <prvAddNewTaskToReadyList+0xc4>)
 8017a84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017a86:	4b2c      	ldr	r3, [pc, #176]	@ (8017b38 <prvAddNewTaskToReadyList+0xc8>)
 8017a88:	681b      	ldr	r3, [r3, #0]
 8017a8a:	2b00      	cmp	r3, #0
 8017a8c:	d109      	bne.n	8017aa2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8017a8e:	4a2a      	ldr	r2, [pc, #168]	@ (8017b38 <prvAddNewTaskToReadyList+0xc8>)
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017a94:	4b27      	ldr	r3, [pc, #156]	@ (8017b34 <prvAddNewTaskToReadyList+0xc4>)
 8017a96:	681b      	ldr	r3, [r3, #0]
 8017a98:	2b01      	cmp	r3, #1
 8017a9a:	d110      	bne.n	8017abe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8017a9c:	f000 fcd2 	bl	8018444 <prvInitialiseTaskLists>
 8017aa0:	e00d      	b.n	8017abe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017aa2:	4b26      	ldr	r3, [pc, #152]	@ (8017b3c <prvAddNewTaskToReadyList+0xcc>)
 8017aa4:	681b      	ldr	r3, [r3, #0]
 8017aa6:	2b00      	cmp	r3, #0
 8017aa8:	d109      	bne.n	8017abe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8017aaa:	4b23      	ldr	r3, [pc, #140]	@ (8017b38 <prvAddNewTaskToReadyList+0xc8>)
 8017aac:	681b      	ldr	r3, [r3, #0]
 8017aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ab4:	429a      	cmp	r2, r3
 8017ab6:	d802      	bhi.n	8017abe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8017ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8017b38 <prvAddNewTaskToReadyList+0xc8>)
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8017abe:	4b20      	ldr	r3, [pc, #128]	@ (8017b40 <prvAddNewTaskToReadyList+0xd0>)
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	3301      	adds	r3, #1
 8017ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8017b40 <prvAddNewTaskToReadyList+0xd0>)
 8017ac6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8017ac8:	4b1d      	ldr	r3, [pc, #116]	@ (8017b40 <prvAddNewTaskToReadyList+0xd0>)
 8017aca:	681a      	ldr	r2, [r3, #0]
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8017ad0:	687b      	ldr	r3, [r7, #4]
 8017ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8017b44 <prvAddNewTaskToReadyList+0xd4>)
 8017ad6:	681b      	ldr	r3, [r3, #0]
 8017ad8:	429a      	cmp	r2, r3
 8017ada:	d903      	bls.n	8017ae4 <prvAddNewTaskToReadyList+0x74>
 8017adc:	687b      	ldr	r3, [r7, #4]
 8017ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ae0:	4a18      	ldr	r2, [pc, #96]	@ (8017b44 <prvAddNewTaskToReadyList+0xd4>)
 8017ae2:	6013      	str	r3, [r2, #0]
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017ae8:	4613      	mov	r3, r2
 8017aea:	009b      	lsls	r3, r3, #2
 8017aec:	4413      	add	r3, r2
 8017aee:	009b      	lsls	r3, r3, #2
 8017af0:	4a15      	ldr	r2, [pc, #84]	@ (8017b48 <prvAddNewTaskToReadyList+0xd8>)
 8017af2:	441a      	add	r2, r3
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	3304      	adds	r3, #4
 8017af8:	4619      	mov	r1, r3
 8017afa:	4610      	mov	r0, r2
 8017afc:	f7fe fe49 	bl	8016792 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017b00:	f001 fc14 	bl	801932c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017b04:	4b0d      	ldr	r3, [pc, #52]	@ (8017b3c <prvAddNewTaskToReadyList+0xcc>)
 8017b06:	681b      	ldr	r3, [r3, #0]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d00e      	beq.n	8017b2a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8017b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8017b38 <prvAddNewTaskToReadyList+0xc8>)
 8017b0e:	681b      	ldr	r3, [r3, #0]
 8017b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b16:	429a      	cmp	r2, r3
 8017b18:	d207      	bcs.n	8017b2a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8017b4c <prvAddNewTaskToReadyList+0xdc>)
 8017b1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017b20:	601a      	str	r2, [r3, #0]
 8017b22:	f3bf 8f4f 	dsb	sy
 8017b26:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017b2a:	bf00      	nop
 8017b2c:	3708      	adds	r7, #8
 8017b2e:	46bd      	mov	sp, r7
 8017b30:	bd80      	pop	{r7, pc}
 8017b32:	bf00      	nop
 8017b34:	24003f68 	.word	0x24003f68
 8017b38:	24003a94 	.word	0x24003a94
 8017b3c:	24003f74 	.word	0x24003f74
 8017b40:	24003f84 	.word	0x24003f84
 8017b44:	24003f70 	.word	0x24003f70
 8017b48:	24003a98 	.word	0x24003a98
 8017b4c:	e000ed04 	.word	0xe000ed04

08017b50 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8017b50:	b580      	push	{r7, lr}
 8017b52:	b08a      	sub	sp, #40	@ 0x28
 8017b54:	af00      	add	r7, sp, #0
 8017b56:	6078      	str	r0, [r7, #4]
 8017b58:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8017b5e:	687b      	ldr	r3, [r7, #4]
 8017b60:	2b00      	cmp	r3, #0
 8017b62:	d10b      	bne.n	8017b7c <vTaskDelayUntil+0x2c>
	__asm volatile
 8017b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b68:	f383 8811 	msr	BASEPRI, r3
 8017b6c:	f3bf 8f6f 	isb	sy
 8017b70:	f3bf 8f4f 	dsb	sy
 8017b74:	617b      	str	r3, [r7, #20]
}
 8017b76:	bf00      	nop
 8017b78:	bf00      	nop
 8017b7a:	e7fd      	b.n	8017b78 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8017b7c:	683b      	ldr	r3, [r7, #0]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d10b      	bne.n	8017b9a <vTaskDelayUntil+0x4a>
	__asm volatile
 8017b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b86:	f383 8811 	msr	BASEPRI, r3
 8017b8a:	f3bf 8f6f 	isb	sy
 8017b8e:	f3bf 8f4f 	dsb	sy
 8017b92:	613b      	str	r3, [r7, #16]
}
 8017b94:	bf00      	nop
 8017b96:	bf00      	nop
 8017b98:	e7fd      	b.n	8017b96 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8017b9a:	4b2a      	ldr	r3, [pc, #168]	@ (8017c44 <vTaskDelayUntil+0xf4>)
 8017b9c:	681b      	ldr	r3, [r3, #0]
 8017b9e:	2b00      	cmp	r3, #0
 8017ba0:	d00b      	beq.n	8017bba <vTaskDelayUntil+0x6a>
	__asm volatile
 8017ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ba6:	f383 8811 	msr	BASEPRI, r3
 8017baa:	f3bf 8f6f 	isb	sy
 8017bae:	f3bf 8f4f 	dsb	sy
 8017bb2:	60fb      	str	r3, [r7, #12]
}
 8017bb4:	bf00      	nop
 8017bb6:	bf00      	nop
 8017bb8:	e7fd      	b.n	8017bb6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8017bba:	f000 f8ef 	bl	8017d9c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8017bbe:	4b22      	ldr	r3, [pc, #136]	@ (8017c48 <vTaskDelayUntil+0xf8>)
 8017bc0:	681b      	ldr	r3, [r3, #0]
 8017bc2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8017bc4:	687b      	ldr	r3, [r7, #4]
 8017bc6:	681b      	ldr	r3, [r3, #0]
 8017bc8:	683a      	ldr	r2, [r7, #0]
 8017bca:	4413      	add	r3, r2
 8017bcc:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	6a3a      	ldr	r2, [r7, #32]
 8017bd4:	429a      	cmp	r2, r3
 8017bd6:	d20b      	bcs.n	8017bf0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	681b      	ldr	r3, [r3, #0]
 8017bdc:	69fa      	ldr	r2, [r7, #28]
 8017bde:	429a      	cmp	r2, r3
 8017be0:	d211      	bcs.n	8017c06 <vTaskDelayUntil+0xb6>
 8017be2:	69fa      	ldr	r2, [r7, #28]
 8017be4:	6a3b      	ldr	r3, [r7, #32]
 8017be6:	429a      	cmp	r2, r3
 8017be8:	d90d      	bls.n	8017c06 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017bea:	2301      	movs	r3, #1
 8017bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8017bee:	e00a      	b.n	8017c06 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8017bf0:	687b      	ldr	r3, [r7, #4]
 8017bf2:	681b      	ldr	r3, [r3, #0]
 8017bf4:	69fa      	ldr	r2, [r7, #28]
 8017bf6:	429a      	cmp	r2, r3
 8017bf8:	d303      	bcc.n	8017c02 <vTaskDelayUntil+0xb2>
 8017bfa:	69fa      	ldr	r2, [r7, #28]
 8017bfc:	6a3b      	ldr	r3, [r7, #32]
 8017bfe:	429a      	cmp	r2, r3
 8017c00:	d901      	bls.n	8017c06 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8017c02:	2301      	movs	r3, #1
 8017c04:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	69fa      	ldr	r2, [r7, #28]
 8017c0a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8017c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d006      	beq.n	8017c20 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8017c12:	69fa      	ldr	r2, [r7, #28]
 8017c14:	6a3b      	ldr	r3, [r7, #32]
 8017c16:	1ad3      	subs	r3, r2, r3
 8017c18:	2100      	movs	r1, #0
 8017c1a:	4618      	mov	r0, r3
 8017c1c:	f000 fe74 	bl	8018908 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8017c20:	f000 f8ca 	bl	8017db8 <xTaskResumeAll>
 8017c24:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017c26:	69bb      	ldr	r3, [r7, #24]
 8017c28:	2b00      	cmp	r3, #0
 8017c2a:	d107      	bne.n	8017c3c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8017c2c:	4b07      	ldr	r3, [pc, #28]	@ (8017c4c <vTaskDelayUntil+0xfc>)
 8017c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017c32:	601a      	str	r2, [r3, #0]
 8017c34:	f3bf 8f4f 	dsb	sy
 8017c38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017c3c:	bf00      	nop
 8017c3e:	3728      	adds	r7, #40	@ 0x28
 8017c40:	46bd      	mov	sp, r7
 8017c42:	bd80      	pop	{r7, pc}
 8017c44:	24003f90 	.word	0x24003f90
 8017c48:	24003f6c 	.word	0x24003f6c
 8017c4c:	e000ed04 	.word	0xe000ed04

08017c50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017c50:	b580      	push	{r7, lr}
 8017c52:	b084      	sub	sp, #16
 8017c54:	af00      	add	r7, sp, #0
 8017c56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017c58:	2300      	movs	r3, #0
 8017c5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d018      	beq.n	8017c94 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017c62:	4b14      	ldr	r3, [pc, #80]	@ (8017cb4 <vTaskDelay+0x64>)
 8017c64:	681b      	ldr	r3, [r3, #0]
 8017c66:	2b00      	cmp	r3, #0
 8017c68:	d00b      	beq.n	8017c82 <vTaskDelay+0x32>
	__asm volatile
 8017c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c6e:	f383 8811 	msr	BASEPRI, r3
 8017c72:	f3bf 8f6f 	isb	sy
 8017c76:	f3bf 8f4f 	dsb	sy
 8017c7a:	60bb      	str	r3, [r7, #8]
}
 8017c7c:	bf00      	nop
 8017c7e:	bf00      	nop
 8017c80:	e7fd      	b.n	8017c7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8017c82:	f000 f88b 	bl	8017d9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017c86:	2100      	movs	r1, #0
 8017c88:	6878      	ldr	r0, [r7, #4]
 8017c8a:	f000 fe3d 	bl	8018908 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017c8e:	f000 f893 	bl	8017db8 <xTaskResumeAll>
 8017c92:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017c94:	68fb      	ldr	r3, [r7, #12]
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d107      	bne.n	8017caa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8017c9a:	4b07      	ldr	r3, [pc, #28]	@ (8017cb8 <vTaskDelay+0x68>)
 8017c9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017ca0:	601a      	str	r2, [r3, #0]
 8017ca2:	f3bf 8f4f 	dsb	sy
 8017ca6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017caa:	bf00      	nop
 8017cac:	3710      	adds	r7, #16
 8017cae:	46bd      	mov	sp, r7
 8017cb0:	bd80      	pop	{r7, pc}
 8017cb2:	bf00      	nop
 8017cb4:	24003f90 	.word	0x24003f90
 8017cb8:	e000ed04 	.word	0xe000ed04

08017cbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8017cbc:	b580      	push	{r7, lr}
 8017cbe:	b08a      	sub	sp, #40	@ 0x28
 8017cc0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017cc2:	2300      	movs	r3, #0
 8017cc4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017cc6:	2300      	movs	r3, #0
 8017cc8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8017cca:	463a      	mov	r2, r7
 8017ccc:	1d39      	adds	r1, r7, #4
 8017cce:	f107 0308 	add.w	r3, r7, #8
 8017cd2:	4618      	mov	r0, r3
 8017cd4:	f7fe fcfc 	bl	80166d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017cd8:	6839      	ldr	r1, [r7, #0]
 8017cda:	687b      	ldr	r3, [r7, #4]
 8017cdc:	68ba      	ldr	r2, [r7, #8]
 8017cde:	9202      	str	r2, [sp, #8]
 8017ce0:	9301      	str	r3, [sp, #4]
 8017ce2:	2300      	movs	r3, #0
 8017ce4:	9300      	str	r3, [sp, #0]
 8017ce6:	2300      	movs	r3, #0
 8017ce8:	460a      	mov	r2, r1
 8017cea:	4924      	ldr	r1, [pc, #144]	@ (8017d7c <vTaskStartScheduler+0xc0>)
 8017cec:	4824      	ldr	r0, [pc, #144]	@ (8017d80 <vTaskStartScheduler+0xc4>)
 8017cee:	f7ff fd6f 	bl	80177d0 <xTaskCreateStatic>
 8017cf2:	4603      	mov	r3, r0
 8017cf4:	4a23      	ldr	r2, [pc, #140]	@ (8017d84 <vTaskStartScheduler+0xc8>)
 8017cf6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8017cf8:	4b22      	ldr	r3, [pc, #136]	@ (8017d84 <vTaskStartScheduler+0xc8>)
 8017cfa:	681b      	ldr	r3, [r3, #0]
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d002      	beq.n	8017d06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017d00:	2301      	movs	r3, #1
 8017d02:	617b      	str	r3, [r7, #20]
 8017d04:	e001      	b.n	8017d0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017d06:	2300      	movs	r3, #0
 8017d08:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8017d0a:	697b      	ldr	r3, [r7, #20]
 8017d0c:	2b01      	cmp	r3, #1
 8017d0e:	d102      	bne.n	8017d16 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017d10:	f000 fe4e 	bl	80189b0 <xTimerCreateTimerTask>
 8017d14:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8017d16:	697b      	ldr	r3, [r7, #20]
 8017d18:	2b01      	cmp	r3, #1
 8017d1a:	d11b      	bne.n	8017d54 <vTaskStartScheduler+0x98>
	__asm volatile
 8017d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d20:	f383 8811 	msr	BASEPRI, r3
 8017d24:	f3bf 8f6f 	isb	sy
 8017d28:	f3bf 8f4f 	dsb	sy
 8017d2c:	613b      	str	r3, [r7, #16]
}
 8017d2e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017d30:	4b15      	ldr	r3, [pc, #84]	@ (8017d88 <vTaskStartScheduler+0xcc>)
 8017d32:	681b      	ldr	r3, [r3, #0]
 8017d34:	3358      	adds	r3, #88	@ 0x58
 8017d36:	4a15      	ldr	r2, [pc, #84]	@ (8017d8c <vTaskStartScheduler+0xd0>)
 8017d38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017d3a:	4b15      	ldr	r3, [pc, #84]	@ (8017d90 <vTaskStartScheduler+0xd4>)
 8017d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8017d40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017d42:	4b14      	ldr	r3, [pc, #80]	@ (8017d94 <vTaskStartScheduler+0xd8>)
 8017d44:	2201      	movs	r2, #1
 8017d46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017d48:	4b13      	ldr	r3, [pc, #76]	@ (8017d98 <vTaskStartScheduler+0xdc>)
 8017d4a:	2200      	movs	r2, #0
 8017d4c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8017d4e:	f001 fa17 	bl	8019180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017d52:	e00f      	b.n	8017d74 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017d54:	697b      	ldr	r3, [r7, #20]
 8017d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017d5a:	d10b      	bne.n	8017d74 <vTaskStartScheduler+0xb8>
	__asm volatile
 8017d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d60:	f383 8811 	msr	BASEPRI, r3
 8017d64:	f3bf 8f6f 	isb	sy
 8017d68:	f3bf 8f4f 	dsb	sy
 8017d6c:	60fb      	str	r3, [r7, #12]
}
 8017d6e:	bf00      	nop
 8017d70:	bf00      	nop
 8017d72:	e7fd      	b.n	8017d70 <vTaskStartScheduler+0xb4>
}
 8017d74:	bf00      	nop
 8017d76:	3718      	adds	r7, #24
 8017d78:	46bd      	mov	sp, r7
 8017d7a:	bd80      	pop	{r7, pc}
 8017d7c:	0801f204 	.word	0x0801f204
 8017d80:	08018415 	.word	0x08018415
 8017d84:	24003f8c 	.word	0x24003f8c
 8017d88:	24003a94 	.word	0x24003a94
 8017d8c:	24000020 	.word	0x24000020
 8017d90:	24003f88 	.word	0x24003f88
 8017d94:	24003f74 	.word	0x24003f74
 8017d98:	24003f6c 	.word	0x24003f6c

08017d9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017d9c:	b480      	push	{r7}
 8017d9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017da0:	4b04      	ldr	r3, [pc, #16]	@ (8017db4 <vTaskSuspendAll+0x18>)
 8017da2:	681b      	ldr	r3, [r3, #0]
 8017da4:	3301      	adds	r3, #1
 8017da6:	4a03      	ldr	r2, [pc, #12]	@ (8017db4 <vTaskSuspendAll+0x18>)
 8017da8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8017daa:	bf00      	nop
 8017dac:	46bd      	mov	sp, r7
 8017dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017db2:	4770      	bx	lr
 8017db4:	24003f90 	.word	0x24003f90

08017db8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017db8:	b580      	push	{r7, lr}
 8017dba:	b084      	sub	sp, #16
 8017dbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017dbe:	2300      	movs	r3, #0
 8017dc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017dc6:	4b42      	ldr	r3, [pc, #264]	@ (8017ed0 <xTaskResumeAll+0x118>)
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d10b      	bne.n	8017de6 <xTaskResumeAll+0x2e>
	__asm volatile
 8017dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017dd2:	f383 8811 	msr	BASEPRI, r3
 8017dd6:	f3bf 8f6f 	isb	sy
 8017dda:	f3bf 8f4f 	dsb	sy
 8017dde:	603b      	str	r3, [r7, #0]
}
 8017de0:	bf00      	nop
 8017de2:	bf00      	nop
 8017de4:	e7fd      	b.n	8017de2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017de6:	f001 fa6f 	bl	80192c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8017dea:	4b39      	ldr	r3, [pc, #228]	@ (8017ed0 <xTaskResumeAll+0x118>)
 8017dec:	681b      	ldr	r3, [r3, #0]
 8017dee:	3b01      	subs	r3, #1
 8017df0:	4a37      	ldr	r2, [pc, #220]	@ (8017ed0 <xTaskResumeAll+0x118>)
 8017df2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017df4:	4b36      	ldr	r3, [pc, #216]	@ (8017ed0 <xTaskResumeAll+0x118>)
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	2b00      	cmp	r3, #0
 8017dfa:	d162      	bne.n	8017ec2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017dfc:	4b35      	ldr	r3, [pc, #212]	@ (8017ed4 <xTaskResumeAll+0x11c>)
 8017dfe:	681b      	ldr	r3, [r3, #0]
 8017e00:	2b00      	cmp	r3, #0
 8017e02:	d05e      	beq.n	8017ec2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017e04:	e02f      	b.n	8017e66 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017e06:	4b34      	ldr	r3, [pc, #208]	@ (8017ed8 <xTaskResumeAll+0x120>)
 8017e08:	68db      	ldr	r3, [r3, #12]
 8017e0a:	68db      	ldr	r3, [r3, #12]
 8017e0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	3318      	adds	r3, #24
 8017e12:	4618      	mov	r0, r3
 8017e14:	f7fe fd1a 	bl	801684c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017e18:	68fb      	ldr	r3, [r7, #12]
 8017e1a:	3304      	adds	r3, #4
 8017e1c:	4618      	mov	r0, r3
 8017e1e:	f7fe fd15 	bl	801684c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017e22:	68fb      	ldr	r3, [r7, #12]
 8017e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017e26:	4b2d      	ldr	r3, [pc, #180]	@ (8017edc <xTaskResumeAll+0x124>)
 8017e28:	681b      	ldr	r3, [r3, #0]
 8017e2a:	429a      	cmp	r2, r3
 8017e2c:	d903      	bls.n	8017e36 <xTaskResumeAll+0x7e>
 8017e2e:	68fb      	ldr	r3, [r7, #12]
 8017e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017e32:	4a2a      	ldr	r2, [pc, #168]	@ (8017edc <xTaskResumeAll+0x124>)
 8017e34:	6013      	str	r3, [r2, #0]
 8017e36:	68fb      	ldr	r3, [r7, #12]
 8017e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017e3a:	4613      	mov	r3, r2
 8017e3c:	009b      	lsls	r3, r3, #2
 8017e3e:	4413      	add	r3, r2
 8017e40:	009b      	lsls	r3, r3, #2
 8017e42:	4a27      	ldr	r2, [pc, #156]	@ (8017ee0 <xTaskResumeAll+0x128>)
 8017e44:	441a      	add	r2, r3
 8017e46:	68fb      	ldr	r3, [r7, #12]
 8017e48:	3304      	adds	r3, #4
 8017e4a:	4619      	mov	r1, r3
 8017e4c:	4610      	mov	r0, r2
 8017e4e:	f7fe fca0 	bl	8016792 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017e52:	68fb      	ldr	r3, [r7, #12]
 8017e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017e56:	4b23      	ldr	r3, [pc, #140]	@ (8017ee4 <xTaskResumeAll+0x12c>)
 8017e58:	681b      	ldr	r3, [r3, #0]
 8017e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017e5c:	429a      	cmp	r2, r3
 8017e5e:	d302      	bcc.n	8017e66 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017e60:	4b21      	ldr	r3, [pc, #132]	@ (8017ee8 <xTaskResumeAll+0x130>)
 8017e62:	2201      	movs	r2, #1
 8017e64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017e66:	4b1c      	ldr	r3, [pc, #112]	@ (8017ed8 <xTaskResumeAll+0x120>)
 8017e68:	681b      	ldr	r3, [r3, #0]
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d1cb      	bne.n	8017e06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017e6e:	68fb      	ldr	r3, [r7, #12]
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d001      	beq.n	8017e78 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017e74:	f000 fb8a 	bl	801858c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017e78:	4b1c      	ldr	r3, [pc, #112]	@ (8017eec <xTaskResumeAll+0x134>)
 8017e7a:	681b      	ldr	r3, [r3, #0]
 8017e7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	d010      	beq.n	8017ea6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017e84:	f000 f846 	bl	8017f14 <xTaskIncrementTick>
 8017e88:	4603      	mov	r3, r0
 8017e8a:	2b00      	cmp	r3, #0
 8017e8c:	d002      	beq.n	8017e94 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8017e8e:	4b16      	ldr	r3, [pc, #88]	@ (8017ee8 <xTaskResumeAll+0x130>)
 8017e90:	2201      	movs	r2, #1
 8017e92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	3b01      	subs	r3, #1
 8017e98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8017e9a:	687b      	ldr	r3, [r7, #4]
 8017e9c:	2b00      	cmp	r3, #0
 8017e9e:	d1f1      	bne.n	8017e84 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8017ea0:	4b12      	ldr	r3, [pc, #72]	@ (8017eec <xTaskResumeAll+0x134>)
 8017ea2:	2200      	movs	r2, #0
 8017ea4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017ea6:	4b10      	ldr	r3, [pc, #64]	@ (8017ee8 <xTaskResumeAll+0x130>)
 8017ea8:	681b      	ldr	r3, [r3, #0]
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d009      	beq.n	8017ec2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017eae:	2301      	movs	r3, #1
 8017eb0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8017ef0 <xTaskResumeAll+0x138>)
 8017eb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017eb8:	601a      	str	r2, [r3, #0]
 8017eba:	f3bf 8f4f 	dsb	sy
 8017ebe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017ec2:	f001 fa33 	bl	801932c <vPortExitCritical>

	return xAlreadyYielded;
 8017ec6:	68bb      	ldr	r3, [r7, #8]
}
 8017ec8:	4618      	mov	r0, r3
 8017eca:	3710      	adds	r7, #16
 8017ecc:	46bd      	mov	sp, r7
 8017ece:	bd80      	pop	{r7, pc}
 8017ed0:	24003f90 	.word	0x24003f90
 8017ed4:	24003f68 	.word	0x24003f68
 8017ed8:	24003f28 	.word	0x24003f28
 8017edc:	24003f70 	.word	0x24003f70
 8017ee0:	24003a98 	.word	0x24003a98
 8017ee4:	24003a94 	.word	0x24003a94
 8017ee8:	24003f7c 	.word	0x24003f7c
 8017eec:	24003f78 	.word	0x24003f78
 8017ef0:	e000ed04 	.word	0xe000ed04

08017ef4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017ef4:	b480      	push	{r7}
 8017ef6:	b083      	sub	sp, #12
 8017ef8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017efa:	4b05      	ldr	r3, [pc, #20]	@ (8017f10 <xTaskGetTickCount+0x1c>)
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017f00:	687b      	ldr	r3, [r7, #4]
}
 8017f02:	4618      	mov	r0, r3
 8017f04:	370c      	adds	r7, #12
 8017f06:	46bd      	mov	sp, r7
 8017f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f0c:	4770      	bx	lr
 8017f0e:	bf00      	nop
 8017f10:	24003f6c 	.word	0x24003f6c

08017f14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017f14:	b580      	push	{r7, lr}
 8017f16:	b086      	sub	sp, #24
 8017f18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017f1a:	2300      	movs	r3, #0
 8017f1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017f1e:	4b4f      	ldr	r3, [pc, #316]	@ (801805c <xTaskIncrementTick+0x148>)
 8017f20:	681b      	ldr	r3, [r3, #0]
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	f040 8090 	bne.w	8018048 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017f28:	4b4d      	ldr	r3, [pc, #308]	@ (8018060 <xTaskIncrementTick+0x14c>)
 8017f2a:	681b      	ldr	r3, [r3, #0]
 8017f2c:	3301      	adds	r3, #1
 8017f2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017f30:	4a4b      	ldr	r2, [pc, #300]	@ (8018060 <xTaskIncrementTick+0x14c>)
 8017f32:	693b      	ldr	r3, [r7, #16]
 8017f34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017f36:	693b      	ldr	r3, [r7, #16]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d121      	bne.n	8017f80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8017f3c:	4b49      	ldr	r3, [pc, #292]	@ (8018064 <xTaskIncrementTick+0x150>)
 8017f3e:	681b      	ldr	r3, [r3, #0]
 8017f40:	681b      	ldr	r3, [r3, #0]
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d00b      	beq.n	8017f5e <xTaskIncrementTick+0x4a>
	__asm volatile
 8017f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017f4a:	f383 8811 	msr	BASEPRI, r3
 8017f4e:	f3bf 8f6f 	isb	sy
 8017f52:	f3bf 8f4f 	dsb	sy
 8017f56:	603b      	str	r3, [r7, #0]
}
 8017f58:	bf00      	nop
 8017f5a:	bf00      	nop
 8017f5c:	e7fd      	b.n	8017f5a <xTaskIncrementTick+0x46>
 8017f5e:	4b41      	ldr	r3, [pc, #260]	@ (8018064 <xTaskIncrementTick+0x150>)
 8017f60:	681b      	ldr	r3, [r3, #0]
 8017f62:	60fb      	str	r3, [r7, #12]
 8017f64:	4b40      	ldr	r3, [pc, #256]	@ (8018068 <xTaskIncrementTick+0x154>)
 8017f66:	681b      	ldr	r3, [r3, #0]
 8017f68:	4a3e      	ldr	r2, [pc, #248]	@ (8018064 <xTaskIncrementTick+0x150>)
 8017f6a:	6013      	str	r3, [r2, #0]
 8017f6c:	4a3e      	ldr	r2, [pc, #248]	@ (8018068 <xTaskIncrementTick+0x154>)
 8017f6e:	68fb      	ldr	r3, [r7, #12]
 8017f70:	6013      	str	r3, [r2, #0]
 8017f72:	4b3e      	ldr	r3, [pc, #248]	@ (801806c <xTaskIncrementTick+0x158>)
 8017f74:	681b      	ldr	r3, [r3, #0]
 8017f76:	3301      	adds	r3, #1
 8017f78:	4a3c      	ldr	r2, [pc, #240]	@ (801806c <xTaskIncrementTick+0x158>)
 8017f7a:	6013      	str	r3, [r2, #0]
 8017f7c:	f000 fb06 	bl	801858c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017f80:	4b3b      	ldr	r3, [pc, #236]	@ (8018070 <xTaskIncrementTick+0x15c>)
 8017f82:	681b      	ldr	r3, [r3, #0]
 8017f84:	693a      	ldr	r2, [r7, #16]
 8017f86:	429a      	cmp	r2, r3
 8017f88:	d349      	bcc.n	801801e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017f8a:	4b36      	ldr	r3, [pc, #216]	@ (8018064 <xTaskIncrementTick+0x150>)
 8017f8c:	681b      	ldr	r3, [r3, #0]
 8017f8e:	681b      	ldr	r3, [r3, #0]
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d104      	bne.n	8017f9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017f94:	4b36      	ldr	r3, [pc, #216]	@ (8018070 <xTaskIncrementTick+0x15c>)
 8017f96:	f04f 32ff 	mov.w	r2, #4294967295
 8017f9a:	601a      	str	r2, [r3, #0]
					break;
 8017f9c:	e03f      	b.n	801801e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017f9e:	4b31      	ldr	r3, [pc, #196]	@ (8018064 <xTaskIncrementTick+0x150>)
 8017fa0:	681b      	ldr	r3, [r3, #0]
 8017fa2:	68db      	ldr	r3, [r3, #12]
 8017fa4:	68db      	ldr	r3, [r3, #12]
 8017fa6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017fa8:	68bb      	ldr	r3, [r7, #8]
 8017faa:	685b      	ldr	r3, [r3, #4]
 8017fac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017fae:	693a      	ldr	r2, [r7, #16]
 8017fb0:	687b      	ldr	r3, [r7, #4]
 8017fb2:	429a      	cmp	r2, r3
 8017fb4:	d203      	bcs.n	8017fbe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017fb6:	4a2e      	ldr	r2, [pc, #184]	@ (8018070 <xTaskIncrementTick+0x15c>)
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017fbc:	e02f      	b.n	801801e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017fbe:	68bb      	ldr	r3, [r7, #8]
 8017fc0:	3304      	adds	r3, #4
 8017fc2:	4618      	mov	r0, r3
 8017fc4:	f7fe fc42 	bl	801684c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017fc8:	68bb      	ldr	r3, [r7, #8]
 8017fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017fcc:	2b00      	cmp	r3, #0
 8017fce:	d004      	beq.n	8017fda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017fd0:	68bb      	ldr	r3, [r7, #8]
 8017fd2:	3318      	adds	r3, #24
 8017fd4:	4618      	mov	r0, r3
 8017fd6:	f7fe fc39 	bl	801684c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017fda:	68bb      	ldr	r3, [r7, #8]
 8017fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017fde:	4b25      	ldr	r3, [pc, #148]	@ (8018074 <xTaskIncrementTick+0x160>)
 8017fe0:	681b      	ldr	r3, [r3, #0]
 8017fe2:	429a      	cmp	r2, r3
 8017fe4:	d903      	bls.n	8017fee <xTaskIncrementTick+0xda>
 8017fe6:	68bb      	ldr	r3, [r7, #8]
 8017fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017fea:	4a22      	ldr	r2, [pc, #136]	@ (8018074 <xTaskIncrementTick+0x160>)
 8017fec:	6013      	str	r3, [r2, #0]
 8017fee:	68bb      	ldr	r3, [r7, #8]
 8017ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017ff2:	4613      	mov	r3, r2
 8017ff4:	009b      	lsls	r3, r3, #2
 8017ff6:	4413      	add	r3, r2
 8017ff8:	009b      	lsls	r3, r3, #2
 8017ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8018078 <xTaskIncrementTick+0x164>)
 8017ffc:	441a      	add	r2, r3
 8017ffe:	68bb      	ldr	r3, [r7, #8]
 8018000:	3304      	adds	r3, #4
 8018002:	4619      	mov	r1, r3
 8018004:	4610      	mov	r0, r2
 8018006:	f7fe fbc4 	bl	8016792 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801800a:	68bb      	ldr	r3, [r7, #8]
 801800c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801800e:	4b1b      	ldr	r3, [pc, #108]	@ (801807c <xTaskIncrementTick+0x168>)
 8018010:	681b      	ldr	r3, [r3, #0]
 8018012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018014:	429a      	cmp	r2, r3
 8018016:	d3b8      	bcc.n	8017f8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8018018:	2301      	movs	r3, #1
 801801a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801801c:	e7b5      	b.n	8017f8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801801e:	4b17      	ldr	r3, [pc, #92]	@ (801807c <xTaskIncrementTick+0x168>)
 8018020:	681b      	ldr	r3, [r3, #0]
 8018022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018024:	4914      	ldr	r1, [pc, #80]	@ (8018078 <xTaskIncrementTick+0x164>)
 8018026:	4613      	mov	r3, r2
 8018028:	009b      	lsls	r3, r3, #2
 801802a:	4413      	add	r3, r2
 801802c:	009b      	lsls	r3, r3, #2
 801802e:	440b      	add	r3, r1
 8018030:	681b      	ldr	r3, [r3, #0]
 8018032:	2b01      	cmp	r3, #1
 8018034:	d901      	bls.n	801803a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8018036:	2301      	movs	r3, #1
 8018038:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801803a:	4b11      	ldr	r3, [pc, #68]	@ (8018080 <xTaskIncrementTick+0x16c>)
 801803c:	681b      	ldr	r3, [r3, #0]
 801803e:	2b00      	cmp	r3, #0
 8018040:	d007      	beq.n	8018052 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8018042:	2301      	movs	r3, #1
 8018044:	617b      	str	r3, [r7, #20]
 8018046:	e004      	b.n	8018052 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8018048:	4b0e      	ldr	r3, [pc, #56]	@ (8018084 <xTaskIncrementTick+0x170>)
 801804a:	681b      	ldr	r3, [r3, #0]
 801804c:	3301      	adds	r3, #1
 801804e:	4a0d      	ldr	r2, [pc, #52]	@ (8018084 <xTaskIncrementTick+0x170>)
 8018050:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8018052:	697b      	ldr	r3, [r7, #20]
}
 8018054:	4618      	mov	r0, r3
 8018056:	3718      	adds	r7, #24
 8018058:	46bd      	mov	sp, r7
 801805a:	bd80      	pop	{r7, pc}
 801805c:	24003f90 	.word	0x24003f90
 8018060:	24003f6c 	.word	0x24003f6c
 8018064:	24003f20 	.word	0x24003f20
 8018068:	24003f24 	.word	0x24003f24
 801806c:	24003f80 	.word	0x24003f80
 8018070:	24003f88 	.word	0x24003f88
 8018074:	24003f70 	.word	0x24003f70
 8018078:	24003a98 	.word	0x24003a98
 801807c:	24003a94 	.word	0x24003a94
 8018080:	24003f7c 	.word	0x24003f7c
 8018084:	24003f78 	.word	0x24003f78

08018088 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8018088:	b580      	push	{r7, lr}
 801808a:	b086      	sub	sp, #24
 801808c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801808e:	4b3d      	ldr	r3, [pc, #244]	@ (8018184 <vTaskSwitchContext+0xfc>)
 8018090:	681b      	ldr	r3, [r3, #0]
 8018092:	2b00      	cmp	r3, #0
 8018094:	d003      	beq.n	801809e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8018096:	4b3c      	ldr	r3, [pc, #240]	@ (8018188 <vTaskSwitchContext+0x100>)
 8018098:	2201      	movs	r2, #1
 801809a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801809c:	e06e      	b.n	801817c <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 801809e:	4b3a      	ldr	r3, [pc, #232]	@ (8018188 <vTaskSwitchContext+0x100>)
 80180a0:	2200      	movs	r2, #0
 80180a2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80180a4:	4b39      	ldr	r3, [pc, #228]	@ (801818c <vTaskSwitchContext+0x104>)
 80180a6:	681b      	ldr	r3, [r3, #0]
 80180a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80180aa:	613b      	str	r3, [r7, #16]
 80180ac:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80180b0:	60fb      	str	r3, [r7, #12]
 80180b2:	693b      	ldr	r3, [r7, #16]
 80180b4:	681b      	ldr	r3, [r3, #0]
 80180b6:	68fa      	ldr	r2, [r7, #12]
 80180b8:	429a      	cmp	r2, r3
 80180ba:	d111      	bne.n	80180e0 <vTaskSwitchContext+0x58>
 80180bc:	693b      	ldr	r3, [r7, #16]
 80180be:	3304      	adds	r3, #4
 80180c0:	681b      	ldr	r3, [r3, #0]
 80180c2:	68fa      	ldr	r2, [r7, #12]
 80180c4:	429a      	cmp	r2, r3
 80180c6:	d10b      	bne.n	80180e0 <vTaskSwitchContext+0x58>
 80180c8:	693b      	ldr	r3, [r7, #16]
 80180ca:	3308      	adds	r3, #8
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	68fa      	ldr	r2, [r7, #12]
 80180d0:	429a      	cmp	r2, r3
 80180d2:	d105      	bne.n	80180e0 <vTaskSwitchContext+0x58>
 80180d4:	693b      	ldr	r3, [r7, #16]
 80180d6:	330c      	adds	r3, #12
 80180d8:	681b      	ldr	r3, [r3, #0]
 80180da:	68fa      	ldr	r2, [r7, #12]
 80180dc:	429a      	cmp	r2, r3
 80180de:	d008      	beq.n	80180f2 <vTaskSwitchContext+0x6a>
 80180e0:	4b2a      	ldr	r3, [pc, #168]	@ (801818c <vTaskSwitchContext+0x104>)
 80180e2:	681a      	ldr	r2, [r3, #0]
 80180e4:	4b29      	ldr	r3, [pc, #164]	@ (801818c <vTaskSwitchContext+0x104>)
 80180e6:	681b      	ldr	r3, [r3, #0]
 80180e8:	3334      	adds	r3, #52	@ 0x34
 80180ea:	4619      	mov	r1, r3
 80180ec:	4610      	mov	r0, r2
 80180ee:	f7ea f9f3 	bl	80024d8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80180f2:	4b27      	ldr	r3, [pc, #156]	@ (8018190 <vTaskSwitchContext+0x108>)
 80180f4:	681b      	ldr	r3, [r3, #0]
 80180f6:	617b      	str	r3, [r7, #20]
 80180f8:	e011      	b.n	801811e <vTaskSwitchContext+0x96>
 80180fa:	697b      	ldr	r3, [r7, #20]
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	d10b      	bne.n	8018118 <vTaskSwitchContext+0x90>
	__asm volatile
 8018100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018104:	f383 8811 	msr	BASEPRI, r3
 8018108:	f3bf 8f6f 	isb	sy
 801810c:	f3bf 8f4f 	dsb	sy
 8018110:	607b      	str	r3, [r7, #4]
}
 8018112:	bf00      	nop
 8018114:	bf00      	nop
 8018116:	e7fd      	b.n	8018114 <vTaskSwitchContext+0x8c>
 8018118:	697b      	ldr	r3, [r7, #20]
 801811a:	3b01      	subs	r3, #1
 801811c:	617b      	str	r3, [r7, #20]
 801811e:	491d      	ldr	r1, [pc, #116]	@ (8018194 <vTaskSwitchContext+0x10c>)
 8018120:	697a      	ldr	r2, [r7, #20]
 8018122:	4613      	mov	r3, r2
 8018124:	009b      	lsls	r3, r3, #2
 8018126:	4413      	add	r3, r2
 8018128:	009b      	lsls	r3, r3, #2
 801812a:	440b      	add	r3, r1
 801812c:	681b      	ldr	r3, [r3, #0]
 801812e:	2b00      	cmp	r3, #0
 8018130:	d0e3      	beq.n	80180fa <vTaskSwitchContext+0x72>
 8018132:	697a      	ldr	r2, [r7, #20]
 8018134:	4613      	mov	r3, r2
 8018136:	009b      	lsls	r3, r3, #2
 8018138:	4413      	add	r3, r2
 801813a:	009b      	lsls	r3, r3, #2
 801813c:	4a15      	ldr	r2, [pc, #84]	@ (8018194 <vTaskSwitchContext+0x10c>)
 801813e:	4413      	add	r3, r2
 8018140:	60bb      	str	r3, [r7, #8]
 8018142:	68bb      	ldr	r3, [r7, #8]
 8018144:	685b      	ldr	r3, [r3, #4]
 8018146:	685a      	ldr	r2, [r3, #4]
 8018148:	68bb      	ldr	r3, [r7, #8]
 801814a:	605a      	str	r2, [r3, #4]
 801814c:	68bb      	ldr	r3, [r7, #8]
 801814e:	685a      	ldr	r2, [r3, #4]
 8018150:	68bb      	ldr	r3, [r7, #8]
 8018152:	3308      	adds	r3, #8
 8018154:	429a      	cmp	r2, r3
 8018156:	d104      	bne.n	8018162 <vTaskSwitchContext+0xda>
 8018158:	68bb      	ldr	r3, [r7, #8]
 801815a:	685b      	ldr	r3, [r3, #4]
 801815c:	685a      	ldr	r2, [r3, #4]
 801815e:	68bb      	ldr	r3, [r7, #8]
 8018160:	605a      	str	r2, [r3, #4]
 8018162:	68bb      	ldr	r3, [r7, #8]
 8018164:	685b      	ldr	r3, [r3, #4]
 8018166:	68db      	ldr	r3, [r3, #12]
 8018168:	4a08      	ldr	r2, [pc, #32]	@ (801818c <vTaskSwitchContext+0x104>)
 801816a:	6013      	str	r3, [r2, #0]
 801816c:	4a08      	ldr	r2, [pc, #32]	@ (8018190 <vTaskSwitchContext+0x108>)
 801816e:	697b      	ldr	r3, [r7, #20]
 8018170:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8018172:	4b06      	ldr	r3, [pc, #24]	@ (801818c <vTaskSwitchContext+0x104>)
 8018174:	681b      	ldr	r3, [r3, #0]
 8018176:	3358      	adds	r3, #88	@ 0x58
 8018178:	4a07      	ldr	r2, [pc, #28]	@ (8018198 <vTaskSwitchContext+0x110>)
 801817a:	6013      	str	r3, [r2, #0]
}
 801817c:	bf00      	nop
 801817e:	3718      	adds	r7, #24
 8018180:	46bd      	mov	sp, r7
 8018182:	bd80      	pop	{r7, pc}
 8018184:	24003f90 	.word	0x24003f90
 8018188:	24003f7c 	.word	0x24003f7c
 801818c:	24003a94 	.word	0x24003a94
 8018190:	24003f70 	.word	0x24003f70
 8018194:	24003a98 	.word	0x24003a98
 8018198:	24000020 	.word	0x24000020

0801819c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801819c:	b580      	push	{r7, lr}
 801819e:	b084      	sub	sp, #16
 80181a0:	af00      	add	r7, sp, #0
 80181a2:	6078      	str	r0, [r7, #4]
 80181a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	d10b      	bne.n	80181c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80181ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181b0:	f383 8811 	msr	BASEPRI, r3
 80181b4:	f3bf 8f6f 	isb	sy
 80181b8:	f3bf 8f4f 	dsb	sy
 80181bc:	60fb      	str	r3, [r7, #12]
}
 80181be:	bf00      	nop
 80181c0:	bf00      	nop
 80181c2:	e7fd      	b.n	80181c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80181c4:	4b07      	ldr	r3, [pc, #28]	@ (80181e4 <vTaskPlaceOnEventList+0x48>)
 80181c6:	681b      	ldr	r3, [r3, #0]
 80181c8:	3318      	adds	r3, #24
 80181ca:	4619      	mov	r1, r3
 80181cc:	6878      	ldr	r0, [r7, #4]
 80181ce:	f7fe fb04 	bl	80167da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80181d2:	2101      	movs	r1, #1
 80181d4:	6838      	ldr	r0, [r7, #0]
 80181d6:	f000 fb97 	bl	8018908 <prvAddCurrentTaskToDelayedList>
}
 80181da:	bf00      	nop
 80181dc:	3710      	adds	r7, #16
 80181de:	46bd      	mov	sp, r7
 80181e0:	bd80      	pop	{r7, pc}
 80181e2:	bf00      	nop
 80181e4:	24003a94 	.word	0x24003a94

080181e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80181e8:	b580      	push	{r7, lr}
 80181ea:	b086      	sub	sp, #24
 80181ec:	af00      	add	r7, sp, #0
 80181ee:	60f8      	str	r0, [r7, #12]
 80181f0:	60b9      	str	r1, [r7, #8]
 80181f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80181f4:	68fb      	ldr	r3, [r7, #12]
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	d10b      	bne.n	8018212 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80181fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80181fe:	f383 8811 	msr	BASEPRI, r3
 8018202:	f3bf 8f6f 	isb	sy
 8018206:	f3bf 8f4f 	dsb	sy
 801820a:	617b      	str	r3, [r7, #20]
}
 801820c:	bf00      	nop
 801820e:	bf00      	nop
 8018210:	e7fd      	b.n	801820e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018212:	4b0a      	ldr	r3, [pc, #40]	@ (801823c <vTaskPlaceOnEventListRestricted+0x54>)
 8018214:	681b      	ldr	r3, [r3, #0]
 8018216:	3318      	adds	r3, #24
 8018218:	4619      	mov	r1, r3
 801821a:	68f8      	ldr	r0, [r7, #12]
 801821c:	f7fe fab9 	bl	8016792 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8018220:	687b      	ldr	r3, [r7, #4]
 8018222:	2b00      	cmp	r3, #0
 8018224:	d002      	beq.n	801822c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8018226:	f04f 33ff 	mov.w	r3, #4294967295
 801822a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801822c:	6879      	ldr	r1, [r7, #4]
 801822e:	68b8      	ldr	r0, [r7, #8]
 8018230:	f000 fb6a 	bl	8018908 <prvAddCurrentTaskToDelayedList>
	}
 8018234:	bf00      	nop
 8018236:	3718      	adds	r7, #24
 8018238:	46bd      	mov	sp, r7
 801823a:	bd80      	pop	{r7, pc}
 801823c:	24003a94 	.word	0x24003a94

08018240 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8018240:	b580      	push	{r7, lr}
 8018242:	b086      	sub	sp, #24
 8018244:	af00      	add	r7, sp, #0
 8018246:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	68db      	ldr	r3, [r3, #12]
 801824c:	68db      	ldr	r3, [r3, #12]
 801824e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8018250:	693b      	ldr	r3, [r7, #16]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d10b      	bne.n	801826e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8018256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801825a:	f383 8811 	msr	BASEPRI, r3
 801825e:	f3bf 8f6f 	isb	sy
 8018262:	f3bf 8f4f 	dsb	sy
 8018266:	60fb      	str	r3, [r7, #12]
}
 8018268:	bf00      	nop
 801826a:	bf00      	nop
 801826c:	e7fd      	b.n	801826a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801826e:	693b      	ldr	r3, [r7, #16]
 8018270:	3318      	adds	r3, #24
 8018272:	4618      	mov	r0, r3
 8018274:	f7fe faea 	bl	801684c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018278:	4b1d      	ldr	r3, [pc, #116]	@ (80182f0 <xTaskRemoveFromEventList+0xb0>)
 801827a:	681b      	ldr	r3, [r3, #0]
 801827c:	2b00      	cmp	r3, #0
 801827e:	d11d      	bne.n	80182bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8018280:	693b      	ldr	r3, [r7, #16]
 8018282:	3304      	adds	r3, #4
 8018284:	4618      	mov	r0, r3
 8018286:	f7fe fae1 	bl	801684c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801828a:	693b      	ldr	r3, [r7, #16]
 801828c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801828e:	4b19      	ldr	r3, [pc, #100]	@ (80182f4 <xTaskRemoveFromEventList+0xb4>)
 8018290:	681b      	ldr	r3, [r3, #0]
 8018292:	429a      	cmp	r2, r3
 8018294:	d903      	bls.n	801829e <xTaskRemoveFromEventList+0x5e>
 8018296:	693b      	ldr	r3, [r7, #16]
 8018298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801829a:	4a16      	ldr	r2, [pc, #88]	@ (80182f4 <xTaskRemoveFromEventList+0xb4>)
 801829c:	6013      	str	r3, [r2, #0]
 801829e:	693b      	ldr	r3, [r7, #16]
 80182a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80182a2:	4613      	mov	r3, r2
 80182a4:	009b      	lsls	r3, r3, #2
 80182a6:	4413      	add	r3, r2
 80182a8:	009b      	lsls	r3, r3, #2
 80182aa:	4a13      	ldr	r2, [pc, #76]	@ (80182f8 <xTaskRemoveFromEventList+0xb8>)
 80182ac:	441a      	add	r2, r3
 80182ae:	693b      	ldr	r3, [r7, #16]
 80182b0:	3304      	adds	r3, #4
 80182b2:	4619      	mov	r1, r3
 80182b4:	4610      	mov	r0, r2
 80182b6:	f7fe fa6c 	bl	8016792 <vListInsertEnd>
 80182ba:	e005      	b.n	80182c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80182bc:	693b      	ldr	r3, [r7, #16]
 80182be:	3318      	adds	r3, #24
 80182c0:	4619      	mov	r1, r3
 80182c2:	480e      	ldr	r0, [pc, #56]	@ (80182fc <xTaskRemoveFromEventList+0xbc>)
 80182c4:	f7fe fa65 	bl	8016792 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80182c8:	693b      	ldr	r3, [r7, #16]
 80182ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80182cc:	4b0c      	ldr	r3, [pc, #48]	@ (8018300 <xTaskRemoveFromEventList+0xc0>)
 80182ce:	681b      	ldr	r3, [r3, #0]
 80182d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80182d2:	429a      	cmp	r2, r3
 80182d4:	d905      	bls.n	80182e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80182d6:	2301      	movs	r3, #1
 80182d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80182da:	4b0a      	ldr	r3, [pc, #40]	@ (8018304 <xTaskRemoveFromEventList+0xc4>)
 80182dc:	2201      	movs	r2, #1
 80182de:	601a      	str	r2, [r3, #0]
 80182e0:	e001      	b.n	80182e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80182e2:	2300      	movs	r3, #0
 80182e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80182e6:	697b      	ldr	r3, [r7, #20]
}
 80182e8:	4618      	mov	r0, r3
 80182ea:	3718      	adds	r7, #24
 80182ec:	46bd      	mov	sp, r7
 80182ee:	bd80      	pop	{r7, pc}
 80182f0:	24003f90 	.word	0x24003f90
 80182f4:	24003f70 	.word	0x24003f70
 80182f8:	24003a98 	.word	0x24003a98
 80182fc:	24003f28 	.word	0x24003f28
 8018300:	24003a94 	.word	0x24003a94
 8018304:	24003f7c 	.word	0x24003f7c

08018308 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018308:	b480      	push	{r7}
 801830a:	b083      	sub	sp, #12
 801830c:	af00      	add	r7, sp, #0
 801830e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8018310:	4b06      	ldr	r3, [pc, #24]	@ (801832c <vTaskInternalSetTimeOutState+0x24>)
 8018312:	681a      	ldr	r2, [r3, #0]
 8018314:	687b      	ldr	r3, [r7, #4]
 8018316:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8018318:	4b05      	ldr	r3, [pc, #20]	@ (8018330 <vTaskInternalSetTimeOutState+0x28>)
 801831a:	681a      	ldr	r2, [r3, #0]
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	605a      	str	r2, [r3, #4]
}
 8018320:	bf00      	nop
 8018322:	370c      	adds	r7, #12
 8018324:	46bd      	mov	sp, r7
 8018326:	f85d 7b04 	ldr.w	r7, [sp], #4
 801832a:	4770      	bx	lr
 801832c:	24003f80 	.word	0x24003f80
 8018330:	24003f6c 	.word	0x24003f6c

08018334 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8018334:	b580      	push	{r7, lr}
 8018336:	b088      	sub	sp, #32
 8018338:	af00      	add	r7, sp, #0
 801833a:	6078      	str	r0, [r7, #4]
 801833c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	2b00      	cmp	r3, #0
 8018342:	d10b      	bne.n	801835c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8018344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018348:	f383 8811 	msr	BASEPRI, r3
 801834c:	f3bf 8f6f 	isb	sy
 8018350:	f3bf 8f4f 	dsb	sy
 8018354:	613b      	str	r3, [r7, #16]
}
 8018356:	bf00      	nop
 8018358:	bf00      	nop
 801835a:	e7fd      	b.n	8018358 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801835c:	683b      	ldr	r3, [r7, #0]
 801835e:	2b00      	cmp	r3, #0
 8018360:	d10b      	bne.n	801837a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8018362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018366:	f383 8811 	msr	BASEPRI, r3
 801836a:	f3bf 8f6f 	isb	sy
 801836e:	f3bf 8f4f 	dsb	sy
 8018372:	60fb      	str	r3, [r7, #12]
}
 8018374:	bf00      	nop
 8018376:	bf00      	nop
 8018378:	e7fd      	b.n	8018376 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801837a:	f000 ffa5 	bl	80192c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801837e:	4b1d      	ldr	r3, [pc, #116]	@ (80183f4 <xTaskCheckForTimeOut+0xc0>)
 8018380:	681b      	ldr	r3, [r3, #0]
 8018382:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	685b      	ldr	r3, [r3, #4]
 8018388:	69ba      	ldr	r2, [r7, #24]
 801838a:	1ad3      	subs	r3, r2, r3
 801838c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801838e:	683b      	ldr	r3, [r7, #0]
 8018390:	681b      	ldr	r3, [r3, #0]
 8018392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018396:	d102      	bne.n	801839e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018398:	2300      	movs	r3, #0
 801839a:	61fb      	str	r3, [r7, #28]
 801839c:	e023      	b.n	80183e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	681a      	ldr	r2, [r3, #0]
 80183a2:	4b15      	ldr	r3, [pc, #84]	@ (80183f8 <xTaskCheckForTimeOut+0xc4>)
 80183a4:	681b      	ldr	r3, [r3, #0]
 80183a6:	429a      	cmp	r2, r3
 80183a8:	d007      	beq.n	80183ba <xTaskCheckForTimeOut+0x86>
 80183aa:	687b      	ldr	r3, [r7, #4]
 80183ac:	685b      	ldr	r3, [r3, #4]
 80183ae:	69ba      	ldr	r2, [r7, #24]
 80183b0:	429a      	cmp	r2, r3
 80183b2:	d302      	bcc.n	80183ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80183b4:	2301      	movs	r3, #1
 80183b6:	61fb      	str	r3, [r7, #28]
 80183b8:	e015      	b.n	80183e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80183ba:	683b      	ldr	r3, [r7, #0]
 80183bc:	681b      	ldr	r3, [r3, #0]
 80183be:	697a      	ldr	r2, [r7, #20]
 80183c0:	429a      	cmp	r2, r3
 80183c2:	d20b      	bcs.n	80183dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80183c4:	683b      	ldr	r3, [r7, #0]
 80183c6:	681a      	ldr	r2, [r3, #0]
 80183c8:	697b      	ldr	r3, [r7, #20]
 80183ca:	1ad2      	subs	r2, r2, r3
 80183cc:	683b      	ldr	r3, [r7, #0]
 80183ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80183d0:	6878      	ldr	r0, [r7, #4]
 80183d2:	f7ff ff99 	bl	8018308 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80183d6:	2300      	movs	r3, #0
 80183d8:	61fb      	str	r3, [r7, #28]
 80183da:	e004      	b.n	80183e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80183dc:	683b      	ldr	r3, [r7, #0]
 80183de:	2200      	movs	r2, #0
 80183e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80183e2:	2301      	movs	r3, #1
 80183e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80183e6:	f000 ffa1 	bl	801932c <vPortExitCritical>

	return xReturn;
 80183ea:	69fb      	ldr	r3, [r7, #28]
}
 80183ec:	4618      	mov	r0, r3
 80183ee:	3720      	adds	r7, #32
 80183f0:	46bd      	mov	sp, r7
 80183f2:	bd80      	pop	{r7, pc}
 80183f4:	24003f6c 	.word	0x24003f6c
 80183f8:	24003f80 	.word	0x24003f80

080183fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80183fc:	b480      	push	{r7}
 80183fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8018400:	4b03      	ldr	r3, [pc, #12]	@ (8018410 <vTaskMissedYield+0x14>)
 8018402:	2201      	movs	r2, #1
 8018404:	601a      	str	r2, [r3, #0]
}
 8018406:	bf00      	nop
 8018408:	46bd      	mov	sp, r7
 801840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801840e:	4770      	bx	lr
 8018410:	24003f7c 	.word	0x24003f7c

08018414 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8018414:	b580      	push	{r7, lr}
 8018416:	b082      	sub	sp, #8
 8018418:	af00      	add	r7, sp, #0
 801841a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801841c:	f000 f852 	bl	80184c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8018420:	4b06      	ldr	r3, [pc, #24]	@ (801843c <prvIdleTask+0x28>)
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	2b01      	cmp	r3, #1
 8018426:	d9f9      	bls.n	801841c <prvIdleTask+0x8>
			{
				taskYIELD();
 8018428:	4b05      	ldr	r3, [pc, #20]	@ (8018440 <prvIdleTask+0x2c>)
 801842a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801842e:	601a      	str	r2, [r3, #0]
 8018430:	f3bf 8f4f 	dsb	sy
 8018434:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8018438:	e7f0      	b.n	801841c <prvIdleTask+0x8>
 801843a:	bf00      	nop
 801843c:	24003a98 	.word	0x24003a98
 8018440:	e000ed04 	.word	0xe000ed04

08018444 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8018444:	b580      	push	{r7, lr}
 8018446:	b082      	sub	sp, #8
 8018448:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801844a:	2300      	movs	r3, #0
 801844c:	607b      	str	r3, [r7, #4]
 801844e:	e00c      	b.n	801846a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8018450:	687a      	ldr	r2, [r7, #4]
 8018452:	4613      	mov	r3, r2
 8018454:	009b      	lsls	r3, r3, #2
 8018456:	4413      	add	r3, r2
 8018458:	009b      	lsls	r3, r3, #2
 801845a:	4a12      	ldr	r2, [pc, #72]	@ (80184a4 <prvInitialiseTaskLists+0x60>)
 801845c:	4413      	add	r3, r2
 801845e:	4618      	mov	r0, r3
 8018460:	f7fe f96a 	bl	8016738 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	3301      	adds	r3, #1
 8018468:	607b      	str	r3, [r7, #4]
 801846a:	687b      	ldr	r3, [r7, #4]
 801846c:	2b37      	cmp	r3, #55	@ 0x37
 801846e:	d9ef      	bls.n	8018450 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8018470:	480d      	ldr	r0, [pc, #52]	@ (80184a8 <prvInitialiseTaskLists+0x64>)
 8018472:	f7fe f961 	bl	8016738 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8018476:	480d      	ldr	r0, [pc, #52]	@ (80184ac <prvInitialiseTaskLists+0x68>)
 8018478:	f7fe f95e 	bl	8016738 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801847c:	480c      	ldr	r0, [pc, #48]	@ (80184b0 <prvInitialiseTaskLists+0x6c>)
 801847e:	f7fe f95b 	bl	8016738 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8018482:	480c      	ldr	r0, [pc, #48]	@ (80184b4 <prvInitialiseTaskLists+0x70>)
 8018484:	f7fe f958 	bl	8016738 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8018488:	480b      	ldr	r0, [pc, #44]	@ (80184b8 <prvInitialiseTaskLists+0x74>)
 801848a:	f7fe f955 	bl	8016738 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801848e:	4b0b      	ldr	r3, [pc, #44]	@ (80184bc <prvInitialiseTaskLists+0x78>)
 8018490:	4a05      	ldr	r2, [pc, #20]	@ (80184a8 <prvInitialiseTaskLists+0x64>)
 8018492:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8018494:	4b0a      	ldr	r3, [pc, #40]	@ (80184c0 <prvInitialiseTaskLists+0x7c>)
 8018496:	4a05      	ldr	r2, [pc, #20]	@ (80184ac <prvInitialiseTaskLists+0x68>)
 8018498:	601a      	str	r2, [r3, #0]
}
 801849a:	bf00      	nop
 801849c:	3708      	adds	r7, #8
 801849e:	46bd      	mov	sp, r7
 80184a0:	bd80      	pop	{r7, pc}
 80184a2:	bf00      	nop
 80184a4:	24003a98 	.word	0x24003a98
 80184a8:	24003ef8 	.word	0x24003ef8
 80184ac:	24003f0c 	.word	0x24003f0c
 80184b0:	24003f28 	.word	0x24003f28
 80184b4:	24003f3c 	.word	0x24003f3c
 80184b8:	24003f54 	.word	0x24003f54
 80184bc:	24003f20 	.word	0x24003f20
 80184c0:	24003f24 	.word	0x24003f24

080184c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80184c4:	b580      	push	{r7, lr}
 80184c6:	b082      	sub	sp, #8
 80184c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80184ca:	e019      	b.n	8018500 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80184cc:	f000 fefc 	bl	80192c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80184d0:	4b10      	ldr	r3, [pc, #64]	@ (8018514 <prvCheckTasksWaitingTermination+0x50>)
 80184d2:	68db      	ldr	r3, [r3, #12]
 80184d4:	68db      	ldr	r3, [r3, #12]
 80184d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	3304      	adds	r3, #4
 80184dc:	4618      	mov	r0, r3
 80184de:	f7fe f9b5 	bl	801684c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80184e2:	4b0d      	ldr	r3, [pc, #52]	@ (8018518 <prvCheckTasksWaitingTermination+0x54>)
 80184e4:	681b      	ldr	r3, [r3, #0]
 80184e6:	3b01      	subs	r3, #1
 80184e8:	4a0b      	ldr	r2, [pc, #44]	@ (8018518 <prvCheckTasksWaitingTermination+0x54>)
 80184ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80184ec:	4b0b      	ldr	r3, [pc, #44]	@ (801851c <prvCheckTasksWaitingTermination+0x58>)
 80184ee:	681b      	ldr	r3, [r3, #0]
 80184f0:	3b01      	subs	r3, #1
 80184f2:	4a0a      	ldr	r2, [pc, #40]	@ (801851c <prvCheckTasksWaitingTermination+0x58>)
 80184f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80184f6:	f000 ff19 	bl	801932c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80184fa:	6878      	ldr	r0, [r7, #4]
 80184fc:	f000 f810 	bl	8018520 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018500:	4b06      	ldr	r3, [pc, #24]	@ (801851c <prvCheckTasksWaitingTermination+0x58>)
 8018502:	681b      	ldr	r3, [r3, #0]
 8018504:	2b00      	cmp	r3, #0
 8018506:	d1e1      	bne.n	80184cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8018508:	bf00      	nop
 801850a:	bf00      	nop
 801850c:	3708      	adds	r7, #8
 801850e:	46bd      	mov	sp, r7
 8018510:	bd80      	pop	{r7, pc}
 8018512:	bf00      	nop
 8018514:	24003f3c 	.word	0x24003f3c
 8018518:	24003f68 	.word	0x24003f68
 801851c:	24003f50 	.word	0x24003f50

08018520 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8018520:	b580      	push	{r7, lr}
 8018522:	b084      	sub	sp, #16
 8018524:	af00      	add	r7, sp, #0
 8018526:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	3358      	adds	r3, #88	@ 0x58
 801852c:	4618      	mov	r0, r3
 801852e:	f002 fc4f 	bl	801add0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8018532:	687b      	ldr	r3, [r7, #4]
 8018534:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018538:	2b00      	cmp	r3, #0
 801853a:	d108      	bne.n	801854e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018540:	4618      	mov	r0, r3
 8018542:	f001 f8b1 	bl	80196a8 <vPortFree>
				vPortFree( pxTCB );
 8018546:	6878      	ldr	r0, [r7, #4]
 8018548:	f001 f8ae 	bl	80196a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801854c:	e019      	b.n	8018582 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018554:	2b01      	cmp	r3, #1
 8018556:	d103      	bne.n	8018560 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8018558:	6878      	ldr	r0, [r7, #4]
 801855a:	f001 f8a5 	bl	80196a8 <vPortFree>
	}
 801855e:	e010      	b.n	8018582 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8018560:	687b      	ldr	r3, [r7, #4]
 8018562:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 8018566:	2b02      	cmp	r3, #2
 8018568:	d00b      	beq.n	8018582 <prvDeleteTCB+0x62>
	__asm volatile
 801856a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801856e:	f383 8811 	msr	BASEPRI, r3
 8018572:	f3bf 8f6f 	isb	sy
 8018576:	f3bf 8f4f 	dsb	sy
 801857a:	60fb      	str	r3, [r7, #12]
}
 801857c:	bf00      	nop
 801857e:	bf00      	nop
 8018580:	e7fd      	b.n	801857e <prvDeleteTCB+0x5e>
	}
 8018582:	bf00      	nop
 8018584:	3710      	adds	r7, #16
 8018586:	46bd      	mov	sp, r7
 8018588:	bd80      	pop	{r7, pc}
	...

0801858c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801858c:	b480      	push	{r7}
 801858e:	b083      	sub	sp, #12
 8018590:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018592:	4b0c      	ldr	r3, [pc, #48]	@ (80185c4 <prvResetNextTaskUnblockTime+0x38>)
 8018594:	681b      	ldr	r3, [r3, #0]
 8018596:	681b      	ldr	r3, [r3, #0]
 8018598:	2b00      	cmp	r3, #0
 801859a:	d104      	bne.n	80185a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801859c:	4b0a      	ldr	r3, [pc, #40]	@ (80185c8 <prvResetNextTaskUnblockTime+0x3c>)
 801859e:	f04f 32ff 	mov.w	r2, #4294967295
 80185a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80185a4:	e008      	b.n	80185b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80185a6:	4b07      	ldr	r3, [pc, #28]	@ (80185c4 <prvResetNextTaskUnblockTime+0x38>)
 80185a8:	681b      	ldr	r3, [r3, #0]
 80185aa:	68db      	ldr	r3, [r3, #12]
 80185ac:	68db      	ldr	r3, [r3, #12]
 80185ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	685b      	ldr	r3, [r3, #4]
 80185b4:	4a04      	ldr	r2, [pc, #16]	@ (80185c8 <prvResetNextTaskUnblockTime+0x3c>)
 80185b6:	6013      	str	r3, [r2, #0]
}
 80185b8:	bf00      	nop
 80185ba:	370c      	adds	r7, #12
 80185bc:	46bd      	mov	sp, r7
 80185be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185c2:	4770      	bx	lr
 80185c4:	24003f20 	.word	0x24003f20
 80185c8:	24003f88 	.word	0x24003f88

080185cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80185cc:	b480      	push	{r7}
 80185ce:	b083      	sub	sp, #12
 80185d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80185d2:	4b05      	ldr	r3, [pc, #20]	@ (80185e8 <xTaskGetCurrentTaskHandle+0x1c>)
 80185d4:	681b      	ldr	r3, [r3, #0]
 80185d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80185d8:	687b      	ldr	r3, [r7, #4]
	}
 80185da:	4618      	mov	r0, r3
 80185dc:	370c      	adds	r7, #12
 80185de:	46bd      	mov	sp, r7
 80185e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185e4:	4770      	bx	lr
 80185e6:	bf00      	nop
 80185e8:	24003a94 	.word	0x24003a94

080185ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80185ec:	b480      	push	{r7}
 80185ee:	b083      	sub	sp, #12
 80185f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80185f2:	4b0b      	ldr	r3, [pc, #44]	@ (8018620 <xTaskGetSchedulerState+0x34>)
 80185f4:	681b      	ldr	r3, [r3, #0]
 80185f6:	2b00      	cmp	r3, #0
 80185f8:	d102      	bne.n	8018600 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80185fa:	2301      	movs	r3, #1
 80185fc:	607b      	str	r3, [r7, #4]
 80185fe:	e008      	b.n	8018612 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018600:	4b08      	ldr	r3, [pc, #32]	@ (8018624 <xTaskGetSchedulerState+0x38>)
 8018602:	681b      	ldr	r3, [r3, #0]
 8018604:	2b00      	cmp	r3, #0
 8018606:	d102      	bne.n	801860e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8018608:	2302      	movs	r3, #2
 801860a:	607b      	str	r3, [r7, #4]
 801860c:	e001      	b.n	8018612 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801860e:	2300      	movs	r3, #0
 8018610:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8018612:	687b      	ldr	r3, [r7, #4]
	}
 8018614:	4618      	mov	r0, r3
 8018616:	370c      	adds	r7, #12
 8018618:	46bd      	mov	sp, r7
 801861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801861e:	4770      	bx	lr
 8018620:	24003f74 	.word	0x24003f74
 8018624:	24003f90 	.word	0x24003f90

08018628 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8018628:	b580      	push	{r7, lr}
 801862a:	b084      	sub	sp, #16
 801862c:	af00      	add	r7, sp, #0
 801862e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8018634:	2300      	movs	r3, #0
 8018636:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	2b00      	cmp	r3, #0
 801863c:	d051      	beq.n	80186e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801863e:	68bb      	ldr	r3, [r7, #8]
 8018640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018642:	4b2a      	ldr	r3, [pc, #168]	@ (80186ec <xTaskPriorityInherit+0xc4>)
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018648:	429a      	cmp	r2, r3
 801864a:	d241      	bcs.n	80186d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801864c:	68bb      	ldr	r3, [r7, #8]
 801864e:	699b      	ldr	r3, [r3, #24]
 8018650:	2b00      	cmp	r3, #0
 8018652:	db06      	blt.n	8018662 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018654:	4b25      	ldr	r3, [pc, #148]	@ (80186ec <xTaskPriorityInherit+0xc4>)
 8018656:	681b      	ldr	r3, [r3, #0]
 8018658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801865a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801865e:	68bb      	ldr	r3, [r7, #8]
 8018660:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8018662:	68bb      	ldr	r3, [r7, #8]
 8018664:	6959      	ldr	r1, [r3, #20]
 8018666:	68bb      	ldr	r3, [r7, #8]
 8018668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801866a:	4613      	mov	r3, r2
 801866c:	009b      	lsls	r3, r3, #2
 801866e:	4413      	add	r3, r2
 8018670:	009b      	lsls	r3, r3, #2
 8018672:	4a1f      	ldr	r2, [pc, #124]	@ (80186f0 <xTaskPriorityInherit+0xc8>)
 8018674:	4413      	add	r3, r2
 8018676:	4299      	cmp	r1, r3
 8018678:	d122      	bne.n	80186c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801867a:	68bb      	ldr	r3, [r7, #8]
 801867c:	3304      	adds	r3, #4
 801867e:	4618      	mov	r0, r3
 8018680:	f7fe f8e4 	bl	801684c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018684:	4b19      	ldr	r3, [pc, #100]	@ (80186ec <xTaskPriorityInherit+0xc4>)
 8018686:	681b      	ldr	r3, [r3, #0]
 8018688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801868a:	68bb      	ldr	r3, [r7, #8]
 801868c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801868e:	68bb      	ldr	r3, [r7, #8]
 8018690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018692:	4b18      	ldr	r3, [pc, #96]	@ (80186f4 <xTaskPriorityInherit+0xcc>)
 8018694:	681b      	ldr	r3, [r3, #0]
 8018696:	429a      	cmp	r2, r3
 8018698:	d903      	bls.n	80186a2 <xTaskPriorityInherit+0x7a>
 801869a:	68bb      	ldr	r3, [r7, #8]
 801869c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801869e:	4a15      	ldr	r2, [pc, #84]	@ (80186f4 <xTaskPriorityInherit+0xcc>)
 80186a0:	6013      	str	r3, [r2, #0]
 80186a2:	68bb      	ldr	r3, [r7, #8]
 80186a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186a6:	4613      	mov	r3, r2
 80186a8:	009b      	lsls	r3, r3, #2
 80186aa:	4413      	add	r3, r2
 80186ac:	009b      	lsls	r3, r3, #2
 80186ae:	4a10      	ldr	r2, [pc, #64]	@ (80186f0 <xTaskPriorityInherit+0xc8>)
 80186b0:	441a      	add	r2, r3
 80186b2:	68bb      	ldr	r3, [r7, #8]
 80186b4:	3304      	adds	r3, #4
 80186b6:	4619      	mov	r1, r3
 80186b8:	4610      	mov	r0, r2
 80186ba:	f7fe f86a 	bl	8016792 <vListInsertEnd>
 80186be:	e004      	b.n	80186ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80186c0:	4b0a      	ldr	r3, [pc, #40]	@ (80186ec <xTaskPriorityInherit+0xc4>)
 80186c2:	681b      	ldr	r3, [r3, #0]
 80186c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80186c6:	68bb      	ldr	r3, [r7, #8]
 80186c8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80186ca:	2301      	movs	r3, #1
 80186cc:	60fb      	str	r3, [r7, #12]
 80186ce:	e008      	b.n	80186e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80186d0:	68bb      	ldr	r3, [r7, #8]
 80186d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80186d4:	4b05      	ldr	r3, [pc, #20]	@ (80186ec <xTaskPriorityInherit+0xc4>)
 80186d6:	681b      	ldr	r3, [r3, #0]
 80186d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80186da:	429a      	cmp	r2, r3
 80186dc:	d201      	bcs.n	80186e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80186de:	2301      	movs	r3, #1
 80186e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80186e2:	68fb      	ldr	r3, [r7, #12]
	}
 80186e4:	4618      	mov	r0, r3
 80186e6:	3710      	adds	r7, #16
 80186e8:	46bd      	mov	sp, r7
 80186ea:	bd80      	pop	{r7, pc}
 80186ec:	24003a94 	.word	0x24003a94
 80186f0:	24003a98 	.word	0x24003a98
 80186f4:	24003f70 	.word	0x24003f70

080186f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80186f8:	b580      	push	{r7, lr}
 80186fa:	b086      	sub	sp, #24
 80186fc:	af00      	add	r7, sp, #0
 80186fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8018704:	2300      	movs	r3, #0
 8018706:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018708:	687b      	ldr	r3, [r7, #4]
 801870a:	2b00      	cmp	r3, #0
 801870c:	d058      	beq.n	80187c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801870e:	4b2f      	ldr	r3, [pc, #188]	@ (80187cc <xTaskPriorityDisinherit+0xd4>)
 8018710:	681b      	ldr	r3, [r3, #0]
 8018712:	693a      	ldr	r2, [r7, #16]
 8018714:	429a      	cmp	r2, r3
 8018716:	d00b      	beq.n	8018730 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8018718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801871c:	f383 8811 	msr	BASEPRI, r3
 8018720:	f3bf 8f6f 	isb	sy
 8018724:	f3bf 8f4f 	dsb	sy
 8018728:	60fb      	str	r3, [r7, #12]
}
 801872a:	bf00      	nop
 801872c:	bf00      	nop
 801872e:	e7fd      	b.n	801872c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8018730:	693b      	ldr	r3, [r7, #16]
 8018732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018734:	2b00      	cmp	r3, #0
 8018736:	d10b      	bne.n	8018750 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8018738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801873c:	f383 8811 	msr	BASEPRI, r3
 8018740:	f3bf 8f6f 	isb	sy
 8018744:	f3bf 8f4f 	dsb	sy
 8018748:	60bb      	str	r3, [r7, #8]
}
 801874a:	bf00      	nop
 801874c:	bf00      	nop
 801874e:	e7fd      	b.n	801874c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8018750:	693b      	ldr	r3, [r7, #16]
 8018752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018754:	1e5a      	subs	r2, r3, #1
 8018756:	693b      	ldr	r3, [r7, #16]
 8018758:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801875a:	693b      	ldr	r3, [r7, #16]
 801875c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801875e:	693b      	ldr	r3, [r7, #16]
 8018760:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018762:	429a      	cmp	r2, r3
 8018764:	d02c      	beq.n	80187c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8018766:	693b      	ldr	r3, [r7, #16]
 8018768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801876a:	2b00      	cmp	r3, #0
 801876c:	d128      	bne.n	80187c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801876e:	693b      	ldr	r3, [r7, #16]
 8018770:	3304      	adds	r3, #4
 8018772:	4618      	mov	r0, r3
 8018774:	f7fe f86a 	bl	801684c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8018778:	693b      	ldr	r3, [r7, #16]
 801877a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801877c:	693b      	ldr	r3, [r7, #16]
 801877e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018780:	693b      	ldr	r3, [r7, #16]
 8018782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018784:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8018788:	693b      	ldr	r3, [r7, #16]
 801878a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801878c:	693b      	ldr	r3, [r7, #16]
 801878e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8018790:	4b0f      	ldr	r3, [pc, #60]	@ (80187d0 <xTaskPriorityDisinherit+0xd8>)
 8018792:	681b      	ldr	r3, [r3, #0]
 8018794:	429a      	cmp	r2, r3
 8018796:	d903      	bls.n	80187a0 <xTaskPriorityDisinherit+0xa8>
 8018798:	693b      	ldr	r3, [r7, #16]
 801879a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801879c:	4a0c      	ldr	r2, [pc, #48]	@ (80187d0 <xTaskPriorityDisinherit+0xd8>)
 801879e:	6013      	str	r3, [r2, #0]
 80187a0:	693b      	ldr	r3, [r7, #16]
 80187a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80187a4:	4613      	mov	r3, r2
 80187a6:	009b      	lsls	r3, r3, #2
 80187a8:	4413      	add	r3, r2
 80187aa:	009b      	lsls	r3, r3, #2
 80187ac:	4a09      	ldr	r2, [pc, #36]	@ (80187d4 <xTaskPriorityDisinherit+0xdc>)
 80187ae:	441a      	add	r2, r3
 80187b0:	693b      	ldr	r3, [r7, #16]
 80187b2:	3304      	adds	r3, #4
 80187b4:	4619      	mov	r1, r3
 80187b6:	4610      	mov	r0, r2
 80187b8:	f7fd ffeb 	bl	8016792 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80187bc:	2301      	movs	r3, #1
 80187be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80187c0:	697b      	ldr	r3, [r7, #20]
	}
 80187c2:	4618      	mov	r0, r3
 80187c4:	3718      	adds	r7, #24
 80187c6:	46bd      	mov	sp, r7
 80187c8:	bd80      	pop	{r7, pc}
 80187ca:	bf00      	nop
 80187cc:	24003a94 	.word	0x24003a94
 80187d0:	24003f70 	.word	0x24003f70
 80187d4:	24003a98 	.word	0x24003a98

080187d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80187d8:	b580      	push	{r7, lr}
 80187da:	b088      	sub	sp, #32
 80187dc:	af00      	add	r7, sp, #0
 80187de:	6078      	str	r0, [r7, #4]
 80187e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80187e6:	2301      	movs	r3, #1
 80187e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d06c      	beq.n	80188ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80187f0:	69bb      	ldr	r3, [r7, #24]
 80187f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	d10b      	bne.n	8018810 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80187f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80187fc:	f383 8811 	msr	BASEPRI, r3
 8018800:	f3bf 8f6f 	isb	sy
 8018804:	f3bf 8f4f 	dsb	sy
 8018808:	60fb      	str	r3, [r7, #12]
}
 801880a:	bf00      	nop
 801880c:	bf00      	nop
 801880e:	e7fd      	b.n	801880c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8018810:	69bb      	ldr	r3, [r7, #24]
 8018812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018814:	683a      	ldr	r2, [r7, #0]
 8018816:	429a      	cmp	r2, r3
 8018818:	d902      	bls.n	8018820 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801881a:	683b      	ldr	r3, [r7, #0]
 801881c:	61fb      	str	r3, [r7, #28]
 801881e:	e002      	b.n	8018826 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8018820:	69bb      	ldr	r3, [r7, #24]
 8018822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018824:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8018826:	69bb      	ldr	r3, [r7, #24]
 8018828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801882a:	69fa      	ldr	r2, [r7, #28]
 801882c:	429a      	cmp	r2, r3
 801882e:	d04c      	beq.n	80188ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8018830:	69bb      	ldr	r3, [r7, #24]
 8018832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018834:	697a      	ldr	r2, [r7, #20]
 8018836:	429a      	cmp	r2, r3
 8018838:	d147      	bne.n	80188ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801883a:	4b26      	ldr	r3, [pc, #152]	@ (80188d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801883c:	681b      	ldr	r3, [r3, #0]
 801883e:	69ba      	ldr	r2, [r7, #24]
 8018840:	429a      	cmp	r2, r3
 8018842:	d10b      	bne.n	801885c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8018844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018848:	f383 8811 	msr	BASEPRI, r3
 801884c:	f3bf 8f6f 	isb	sy
 8018850:	f3bf 8f4f 	dsb	sy
 8018854:	60bb      	str	r3, [r7, #8]
}
 8018856:	bf00      	nop
 8018858:	bf00      	nop
 801885a:	e7fd      	b.n	8018858 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801885c:	69bb      	ldr	r3, [r7, #24]
 801885e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018860:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8018862:	69bb      	ldr	r3, [r7, #24]
 8018864:	69fa      	ldr	r2, [r7, #28]
 8018866:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018868:	69bb      	ldr	r3, [r7, #24]
 801886a:	699b      	ldr	r3, [r3, #24]
 801886c:	2b00      	cmp	r3, #0
 801886e:	db04      	blt.n	801887a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018870:	69fb      	ldr	r3, [r7, #28]
 8018872:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8018876:	69bb      	ldr	r3, [r7, #24]
 8018878:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801887a:	69bb      	ldr	r3, [r7, #24]
 801887c:	6959      	ldr	r1, [r3, #20]
 801887e:	693a      	ldr	r2, [r7, #16]
 8018880:	4613      	mov	r3, r2
 8018882:	009b      	lsls	r3, r3, #2
 8018884:	4413      	add	r3, r2
 8018886:	009b      	lsls	r3, r3, #2
 8018888:	4a13      	ldr	r2, [pc, #76]	@ (80188d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801888a:	4413      	add	r3, r2
 801888c:	4299      	cmp	r1, r3
 801888e:	d11c      	bne.n	80188ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018890:	69bb      	ldr	r3, [r7, #24]
 8018892:	3304      	adds	r3, #4
 8018894:	4618      	mov	r0, r3
 8018896:	f7fd ffd9 	bl	801684c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801889a:	69bb      	ldr	r3, [r7, #24]
 801889c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801889e:	4b0f      	ldr	r3, [pc, #60]	@ (80188dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80188a0:	681b      	ldr	r3, [r3, #0]
 80188a2:	429a      	cmp	r2, r3
 80188a4:	d903      	bls.n	80188ae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80188a6:	69bb      	ldr	r3, [r7, #24]
 80188a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80188aa:	4a0c      	ldr	r2, [pc, #48]	@ (80188dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80188ac:	6013      	str	r3, [r2, #0]
 80188ae:	69bb      	ldr	r3, [r7, #24]
 80188b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80188b2:	4613      	mov	r3, r2
 80188b4:	009b      	lsls	r3, r3, #2
 80188b6:	4413      	add	r3, r2
 80188b8:	009b      	lsls	r3, r3, #2
 80188ba:	4a07      	ldr	r2, [pc, #28]	@ (80188d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80188bc:	441a      	add	r2, r3
 80188be:	69bb      	ldr	r3, [r7, #24]
 80188c0:	3304      	adds	r3, #4
 80188c2:	4619      	mov	r1, r3
 80188c4:	4610      	mov	r0, r2
 80188c6:	f7fd ff64 	bl	8016792 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80188ca:	bf00      	nop
 80188cc:	3720      	adds	r7, #32
 80188ce:	46bd      	mov	sp, r7
 80188d0:	bd80      	pop	{r7, pc}
 80188d2:	bf00      	nop
 80188d4:	24003a94 	.word	0x24003a94
 80188d8:	24003a98 	.word	0x24003a98
 80188dc:	24003f70 	.word	0x24003f70

080188e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80188e0:	b480      	push	{r7}
 80188e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80188e4:	4b07      	ldr	r3, [pc, #28]	@ (8018904 <pvTaskIncrementMutexHeldCount+0x24>)
 80188e6:	681b      	ldr	r3, [r3, #0]
 80188e8:	2b00      	cmp	r3, #0
 80188ea:	d004      	beq.n	80188f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80188ec:	4b05      	ldr	r3, [pc, #20]	@ (8018904 <pvTaskIncrementMutexHeldCount+0x24>)
 80188ee:	681b      	ldr	r3, [r3, #0]
 80188f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80188f2:	3201      	adds	r2, #1
 80188f4:	655a      	str	r2, [r3, #84]	@ 0x54
		}

		return pxCurrentTCB;
 80188f6:	4b03      	ldr	r3, [pc, #12]	@ (8018904 <pvTaskIncrementMutexHeldCount+0x24>)
 80188f8:	681b      	ldr	r3, [r3, #0]
	}
 80188fa:	4618      	mov	r0, r3
 80188fc:	46bd      	mov	sp, r7
 80188fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018902:	4770      	bx	lr
 8018904:	24003a94 	.word	0x24003a94

08018908 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018908:	b580      	push	{r7, lr}
 801890a:	b084      	sub	sp, #16
 801890c:	af00      	add	r7, sp, #0
 801890e:	6078      	str	r0, [r7, #4]
 8018910:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8018912:	4b21      	ldr	r3, [pc, #132]	@ (8018998 <prvAddCurrentTaskToDelayedList+0x90>)
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018918:	4b20      	ldr	r3, [pc, #128]	@ (801899c <prvAddCurrentTaskToDelayedList+0x94>)
 801891a:	681b      	ldr	r3, [r3, #0]
 801891c:	3304      	adds	r3, #4
 801891e:	4618      	mov	r0, r3
 8018920:	f7fd ff94 	bl	801684c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8018924:	687b      	ldr	r3, [r7, #4]
 8018926:	f1b3 3fff 	cmp.w	r3, #4294967295
 801892a:	d10a      	bne.n	8018942 <prvAddCurrentTaskToDelayedList+0x3a>
 801892c:	683b      	ldr	r3, [r7, #0]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d007      	beq.n	8018942 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018932:	4b1a      	ldr	r3, [pc, #104]	@ (801899c <prvAddCurrentTaskToDelayedList+0x94>)
 8018934:	681b      	ldr	r3, [r3, #0]
 8018936:	3304      	adds	r3, #4
 8018938:	4619      	mov	r1, r3
 801893a:	4819      	ldr	r0, [pc, #100]	@ (80189a0 <prvAddCurrentTaskToDelayedList+0x98>)
 801893c:	f7fd ff29 	bl	8016792 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8018940:	e026      	b.n	8018990 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8018942:	68fa      	ldr	r2, [r7, #12]
 8018944:	687b      	ldr	r3, [r7, #4]
 8018946:	4413      	add	r3, r2
 8018948:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801894a:	4b14      	ldr	r3, [pc, #80]	@ (801899c <prvAddCurrentTaskToDelayedList+0x94>)
 801894c:	681b      	ldr	r3, [r3, #0]
 801894e:	68ba      	ldr	r2, [r7, #8]
 8018950:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8018952:	68ba      	ldr	r2, [r7, #8]
 8018954:	68fb      	ldr	r3, [r7, #12]
 8018956:	429a      	cmp	r2, r3
 8018958:	d209      	bcs.n	801896e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801895a:	4b12      	ldr	r3, [pc, #72]	@ (80189a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 801895c:	681a      	ldr	r2, [r3, #0]
 801895e:	4b0f      	ldr	r3, [pc, #60]	@ (801899c <prvAddCurrentTaskToDelayedList+0x94>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	3304      	adds	r3, #4
 8018964:	4619      	mov	r1, r3
 8018966:	4610      	mov	r0, r2
 8018968:	f7fd ff37 	bl	80167da <vListInsert>
}
 801896c:	e010      	b.n	8018990 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801896e:	4b0e      	ldr	r3, [pc, #56]	@ (80189a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8018970:	681a      	ldr	r2, [r3, #0]
 8018972:	4b0a      	ldr	r3, [pc, #40]	@ (801899c <prvAddCurrentTaskToDelayedList+0x94>)
 8018974:	681b      	ldr	r3, [r3, #0]
 8018976:	3304      	adds	r3, #4
 8018978:	4619      	mov	r1, r3
 801897a:	4610      	mov	r0, r2
 801897c:	f7fd ff2d 	bl	80167da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8018980:	4b0a      	ldr	r3, [pc, #40]	@ (80189ac <prvAddCurrentTaskToDelayedList+0xa4>)
 8018982:	681b      	ldr	r3, [r3, #0]
 8018984:	68ba      	ldr	r2, [r7, #8]
 8018986:	429a      	cmp	r2, r3
 8018988:	d202      	bcs.n	8018990 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801898a:	4a08      	ldr	r2, [pc, #32]	@ (80189ac <prvAddCurrentTaskToDelayedList+0xa4>)
 801898c:	68bb      	ldr	r3, [r7, #8]
 801898e:	6013      	str	r3, [r2, #0]
}
 8018990:	bf00      	nop
 8018992:	3710      	adds	r7, #16
 8018994:	46bd      	mov	sp, r7
 8018996:	bd80      	pop	{r7, pc}
 8018998:	24003f6c 	.word	0x24003f6c
 801899c:	24003a94 	.word	0x24003a94
 80189a0:	24003f54 	.word	0x24003f54
 80189a4:	24003f24 	.word	0x24003f24
 80189a8:	24003f20 	.word	0x24003f20
 80189ac:	24003f88 	.word	0x24003f88

080189b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80189b0:	b580      	push	{r7, lr}
 80189b2:	b08a      	sub	sp, #40	@ 0x28
 80189b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80189b6:	2300      	movs	r3, #0
 80189b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80189ba:	f000 fb13 	bl	8018fe4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80189be:	4b1d      	ldr	r3, [pc, #116]	@ (8018a34 <xTimerCreateTimerTask+0x84>)
 80189c0:	681b      	ldr	r3, [r3, #0]
 80189c2:	2b00      	cmp	r3, #0
 80189c4:	d021      	beq.n	8018a0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80189c6:	2300      	movs	r3, #0
 80189c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80189ca:	2300      	movs	r3, #0
 80189cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80189ce:	1d3a      	adds	r2, r7, #4
 80189d0:	f107 0108 	add.w	r1, r7, #8
 80189d4:	f107 030c 	add.w	r3, r7, #12
 80189d8:	4618      	mov	r0, r3
 80189da:	f7fd fe93 	bl	8016704 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80189de:	6879      	ldr	r1, [r7, #4]
 80189e0:	68bb      	ldr	r3, [r7, #8]
 80189e2:	68fa      	ldr	r2, [r7, #12]
 80189e4:	9202      	str	r2, [sp, #8]
 80189e6:	9301      	str	r3, [sp, #4]
 80189e8:	2302      	movs	r3, #2
 80189ea:	9300      	str	r3, [sp, #0]
 80189ec:	2300      	movs	r3, #0
 80189ee:	460a      	mov	r2, r1
 80189f0:	4911      	ldr	r1, [pc, #68]	@ (8018a38 <xTimerCreateTimerTask+0x88>)
 80189f2:	4812      	ldr	r0, [pc, #72]	@ (8018a3c <xTimerCreateTimerTask+0x8c>)
 80189f4:	f7fe feec 	bl	80177d0 <xTaskCreateStatic>
 80189f8:	4603      	mov	r3, r0
 80189fa:	4a11      	ldr	r2, [pc, #68]	@ (8018a40 <xTimerCreateTimerTask+0x90>)
 80189fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80189fe:	4b10      	ldr	r3, [pc, #64]	@ (8018a40 <xTimerCreateTimerTask+0x90>)
 8018a00:	681b      	ldr	r3, [r3, #0]
 8018a02:	2b00      	cmp	r3, #0
 8018a04:	d001      	beq.n	8018a0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8018a06:	2301      	movs	r3, #1
 8018a08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8018a0a:	697b      	ldr	r3, [r7, #20]
 8018a0c:	2b00      	cmp	r3, #0
 8018a0e:	d10b      	bne.n	8018a28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8018a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a14:	f383 8811 	msr	BASEPRI, r3
 8018a18:	f3bf 8f6f 	isb	sy
 8018a1c:	f3bf 8f4f 	dsb	sy
 8018a20:	613b      	str	r3, [r7, #16]
}
 8018a22:	bf00      	nop
 8018a24:	bf00      	nop
 8018a26:	e7fd      	b.n	8018a24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8018a28:	697b      	ldr	r3, [r7, #20]
}
 8018a2a:	4618      	mov	r0, r3
 8018a2c:	3718      	adds	r7, #24
 8018a2e:	46bd      	mov	sp, r7
 8018a30:	bd80      	pop	{r7, pc}
 8018a32:	bf00      	nop
 8018a34:	24003fc4 	.word	0x24003fc4
 8018a38:	0801f20c 	.word	0x0801f20c
 8018a3c:	08018b7d 	.word	0x08018b7d
 8018a40:	24003fc8 	.word	0x24003fc8

08018a44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8018a44:	b580      	push	{r7, lr}
 8018a46:	b08a      	sub	sp, #40	@ 0x28
 8018a48:	af00      	add	r7, sp, #0
 8018a4a:	60f8      	str	r0, [r7, #12]
 8018a4c:	60b9      	str	r1, [r7, #8]
 8018a4e:	607a      	str	r2, [r7, #4]
 8018a50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8018a52:	2300      	movs	r3, #0
 8018a54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8018a56:	68fb      	ldr	r3, [r7, #12]
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	d10b      	bne.n	8018a74 <xTimerGenericCommand+0x30>
	__asm volatile
 8018a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a60:	f383 8811 	msr	BASEPRI, r3
 8018a64:	f3bf 8f6f 	isb	sy
 8018a68:	f3bf 8f4f 	dsb	sy
 8018a6c:	623b      	str	r3, [r7, #32]
}
 8018a6e:	bf00      	nop
 8018a70:	bf00      	nop
 8018a72:	e7fd      	b.n	8018a70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8018a74:	4b19      	ldr	r3, [pc, #100]	@ (8018adc <xTimerGenericCommand+0x98>)
 8018a76:	681b      	ldr	r3, [r3, #0]
 8018a78:	2b00      	cmp	r3, #0
 8018a7a:	d02a      	beq.n	8018ad2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8018a7c:	68bb      	ldr	r3, [r7, #8]
 8018a7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8018a84:	68fb      	ldr	r3, [r7, #12]
 8018a86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8018a88:	68bb      	ldr	r3, [r7, #8]
 8018a8a:	2b05      	cmp	r3, #5
 8018a8c:	dc18      	bgt.n	8018ac0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8018a8e:	f7ff fdad 	bl	80185ec <xTaskGetSchedulerState>
 8018a92:	4603      	mov	r3, r0
 8018a94:	2b02      	cmp	r3, #2
 8018a96:	d109      	bne.n	8018aac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8018a98:	4b10      	ldr	r3, [pc, #64]	@ (8018adc <xTimerGenericCommand+0x98>)
 8018a9a:	6818      	ldr	r0, [r3, #0]
 8018a9c:	f107 0110 	add.w	r1, r7, #16
 8018aa0:	2300      	movs	r3, #0
 8018aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018aa4:	f7fe f8fa 	bl	8016c9c <xQueueGenericSend>
 8018aa8:	6278      	str	r0, [r7, #36]	@ 0x24
 8018aaa:	e012      	b.n	8018ad2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8018aac:	4b0b      	ldr	r3, [pc, #44]	@ (8018adc <xTimerGenericCommand+0x98>)
 8018aae:	6818      	ldr	r0, [r3, #0]
 8018ab0:	f107 0110 	add.w	r1, r7, #16
 8018ab4:	2300      	movs	r3, #0
 8018ab6:	2200      	movs	r2, #0
 8018ab8:	f7fe f8f0 	bl	8016c9c <xQueueGenericSend>
 8018abc:	6278      	str	r0, [r7, #36]	@ 0x24
 8018abe:	e008      	b.n	8018ad2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8018ac0:	4b06      	ldr	r3, [pc, #24]	@ (8018adc <xTimerGenericCommand+0x98>)
 8018ac2:	6818      	ldr	r0, [r3, #0]
 8018ac4:	f107 0110 	add.w	r1, r7, #16
 8018ac8:	2300      	movs	r3, #0
 8018aca:	683a      	ldr	r2, [r7, #0]
 8018acc:	f7fe f9e8 	bl	8016ea0 <xQueueGenericSendFromISR>
 8018ad0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8018ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018ad4:	4618      	mov	r0, r3
 8018ad6:	3728      	adds	r7, #40	@ 0x28
 8018ad8:	46bd      	mov	sp, r7
 8018ada:	bd80      	pop	{r7, pc}
 8018adc:	24003fc4 	.word	0x24003fc4

08018ae0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8018ae0:	b580      	push	{r7, lr}
 8018ae2:	b088      	sub	sp, #32
 8018ae4:	af02      	add	r7, sp, #8
 8018ae6:	6078      	str	r0, [r7, #4]
 8018ae8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018aea:	4b23      	ldr	r3, [pc, #140]	@ (8018b78 <prvProcessExpiredTimer+0x98>)
 8018aec:	681b      	ldr	r3, [r3, #0]
 8018aee:	68db      	ldr	r3, [r3, #12]
 8018af0:	68db      	ldr	r3, [r3, #12]
 8018af2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018af4:	697b      	ldr	r3, [r7, #20]
 8018af6:	3304      	adds	r3, #4
 8018af8:	4618      	mov	r0, r3
 8018afa:	f7fd fea7 	bl	801684c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018afe:	697b      	ldr	r3, [r7, #20]
 8018b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018b04:	f003 0304 	and.w	r3, r3, #4
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d023      	beq.n	8018b54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8018b0c:	697b      	ldr	r3, [r7, #20]
 8018b0e:	699a      	ldr	r2, [r3, #24]
 8018b10:	687b      	ldr	r3, [r7, #4]
 8018b12:	18d1      	adds	r1, r2, r3
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	683a      	ldr	r2, [r7, #0]
 8018b18:	6978      	ldr	r0, [r7, #20]
 8018b1a:	f000 f8d5 	bl	8018cc8 <prvInsertTimerInActiveList>
 8018b1e:	4603      	mov	r3, r0
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	d020      	beq.n	8018b66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018b24:	2300      	movs	r3, #0
 8018b26:	9300      	str	r3, [sp, #0]
 8018b28:	2300      	movs	r3, #0
 8018b2a:	687a      	ldr	r2, [r7, #4]
 8018b2c:	2100      	movs	r1, #0
 8018b2e:	6978      	ldr	r0, [r7, #20]
 8018b30:	f7ff ff88 	bl	8018a44 <xTimerGenericCommand>
 8018b34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8018b36:	693b      	ldr	r3, [r7, #16]
 8018b38:	2b00      	cmp	r3, #0
 8018b3a:	d114      	bne.n	8018b66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8018b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018b40:	f383 8811 	msr	BASEPRI, r3
 8018b44:	f3bf 8f6f 	isb	sy
 8018b48:	f3bf 8f4f 	dsb	sy
 8018b4c:	60fb      	str	r3, [r7, #12]
}
 8018b4e:	bf00      	nop
 8018b50:	bf00      	nop
 8018b52:	e7fd      	b.n	8018b50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018b54:	697b      	ldr	r3, [r7, #20]
 8018b56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018b5a:	f023 0301 	bic.w	r3, r3, #1
 8018b5e:	b2da      	uxtb	r2, r3
 8018b60:	697b      	ldr	r3, [r7, #20]
 8018b62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018b66:	697b      	ldr	r3, [r7, #20]
 8018b68:	6a1b      	ldr	r3, [r3, #32]
 8018b6a:	6978      	ldr	r0, [r7, #20]
 8018b6c:	4798      	blx	r3
}
 8018b6e:	bf00      	nop
 8018b70:	3718      	adds	r7, #24
 8018b72:	46bd      	mov	sp, r7
 8018b74:	bd80      	pop	{r7, pc}
 8018b76:	bf00      	nop
 8018b78:	24003fbc 	.word	0x24003fbc

08018b7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8018b7c:	b580      	push	{r7, lr}
 8018b7e:	b084      	sub	sp, #16
 8018b80:	af00      	add	r7, sp, #0
 8018b82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018b84:	f107 0308 	add.w	r3, r7, #8
 8018b88:	4618      	mov	r0, r3
 8018b8a:	f000 f859 	bl	8018c40 <prvGetNextExpireTime>
 8018b8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8018b90:	68bb      	ldr	r3, [r7, #8]
 8018b92:	4619      	mov	r1, r3
 8018b94:	68f8      	ldr	r0, [r7, #12]
 8018b96:	f000 f805 	bl	8018ba4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8018b9a:	f000 f8d7 	bl	8018d4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018b9e:	bf00      	nop
 8018ba0:	e7f0      	b.n	8018b84 <prvTimerTask+0x8>
	...

08018ba4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8018ba4:	b580      	push	{r7, lr}
 8018ba6:	b084      	sub	sp, #16
 8018ba8:	af00      	add	r7, sp, #0
 8018baa:	6078      	str	r0, [r7, #4]
 8018bac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018bae:	f7ff f8f5 	bl	8017d9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018bb2:	f107 0308 	add.w	r3, r7, #8
 8018bb6:	4618      	mov	r0, r3
 8018bb8:	f000 f866 	bl	8018c88 <prvSampleTimeNow>
 8018bbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018bbe:	68bb      	ldr	r3, [r7, #8]
 8018bc0:	2b00      	cmp	r3, #0
 8018bc2:	d130      	bne.n	8018c26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8018bc4:	683b      	ldr	r3, [r7, #0]
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	d10a      	bne.n	8018be0 <prvProcessTimerOrBlockTask+0x3c>
 8018bca:	687a      	ldr	r2, [r7, #4]
 8018bcc:	68fb      	ldr	r3, [r7, #12]
 8018bce:	429a      	cmp	r2, r3
 8018bd0:	d806      	bhi.n	8018be0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8018bd2:	f7ff f8f1 	bl	8017db8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8018bd6:	68f9      	ldr	r1, [r7, #12]
 8018bd8:	6878      	ldr	r0, [r7, #4]
 8018bda:	f7ff ff81 	bl	8018ae0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018bde:	e024      	b.n	8018c2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018be0:	683b      	ldr	r3, [r7, #0]
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	d008      	beq.n	8018bf8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8018be6:	4b13      	ldr	r3, [pc, #76]	@ (8018c34 <prvProcessTimerOrBlockTask+0x90>)
 8018be8:	681b      	ldr	r3, [r3, #0]
 8018bea:	681b      	ldr	r3, [r3, #0]
 8018bec:	2b00      	cmp	r3, #0
 8018bee:	d101      	bne.n	8018bf4 <prvProcessTimerOrBlockTask+0x50>
 8018bf0:	2301      	movs	r3, #1
 8018bf2:	e000      	b.n	8018bf6 <prvProcessTimerOrBlockTask+0x52>
 8018bf4:	2300      	movs	r3, #0
 8018bf6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8018bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8018c38 <prvProcessTimerOrBlockTask+0x94>)
 8018bfa:	6818      	ldr	r0, [r3, #0]
 8018bfc:	687a      	ldr	r2, [r7, #4]
 8018bfe:	68fb      	ldr	r3, [r7, #12]
 8018c00:	1ad3      	subs	r3, r2, r3
 8018c02:	683a      	ldr	r2, [r7, #0]
 8018c04:	4619      	mov	r1, r3
 8018c06:	f7fe fdaf 	bl	8017768 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8018c0a:	f7ff f8d5 	bl	8017db8 <xTaskResumeAll>
 8018c0e:	4603      	mov	r3, r0
 8018c10:	2b00      	cmp	r3, #0
 8018c12:	d10a      	bne.n	8018c2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8018c14:	4b09      	ldr	r3, [pc, #36]	@ (8018c3c <prvProcessTimerOrBlockTask+0x98>)
 8018c16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018c1a:	601a      	str	r2, [r3, #0]
 8018c1c:	f3bf 8f4f 	dsb	sy
 8018c20:	f3bf 8f6f 	isb	sy
}
 8018c24:	e001      	b.n	8018c2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8018c26:	f7ff f8c7 	bl	8017db8 <xTaskResumeAll>
}
 8018c2a:	bf00      	nop
 8018c2c:	3710      	adds	r7, #16
 8018c2e:	46bd      	mov	sp, r7
 8018c30:	bd80      	pop	{r7, pc}
 8018c32:	bf00      	nop
 8018c34:	24003fc0 	.word	0x24003fc0
 8018c38:	24003fc4 	.word	0x24003fc4
 8018c3c:	e000ed04 	.word	0xe000ed04

08018c40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018c40:	b480      	push	{r7}
 8018c42:	b085      	sub	sp, #20
 8018c44:	af00      	add	r7, sp, #0
 8018c46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8018c48:	4b0e      	ldr	r3, [pc, #56]	@ (8018c84 <prvGetNextExpireTime+0x44>)
 8018c4a:	681b      	ldr	r3, [r3, #0]
 8018c4c:	681b      	ldr	r3, [r3, #0]
 8018c4e:	2b00      	cmp	r3, #0
 8018c50:	d101      	bne.n	8018c56 <prvGetNextExpireTime+0x16>
 8018c52:	2201      	movs	r2, #1
 8018c54:	e000      	b.n	8018c58 <prvGetNextExpireTime+0x18>
 8018c56:	2200      	movs	r2, #0
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8018c5c:	687b      	ldr	r3, [r7, #4]
 8018c5e:	681b      	ldr	r3, [r3, #0]
 8018c60:	2b00      	cmp	r3, #0
 8018c62:	d105      	bne.n	8018c70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018c64:	4b07      	ldr	r3, [pc, #28]	@ (8018c84 <prvGetNextExpireTime+0x44>)
 8018c66:	681b      	ldr	r3, [r3, #0]
 8018c68:	68db      	ldr	r3, [r3, #12]
 8018c6a:	681b      	ldr	r3, [r3, #0]
 8018c6c:	60fb      	str	r3, [r7, #12]
 8018c6e:	e001      	b.n	8018c74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018c70:	2300      	movs	r3, #0
 8018c72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8018c74:	68fb      	ldr	r3, [r7, #12]
}
 8018c76:	4618      	mov	r0, r3
 8018c78:	3714      	adds	r7, #20
 8018c7a:	46bd      	mov	sp, r7
 8018c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c80:	4770      	bx	lr
 8018c82:	bf00      	nop
 8018c84:	24003fbc 	.word	0x24003fbc

08018c88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8018c88:	b580      	push	{r7, lr}
 8018c8a:	b084      	sub	sp, #16
 8018c8c:	af00      	add	r7, sp, #0
 8018c8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018c90:	f7ff f930 	bl	8017ef4 <xTaskGetTickCount>
 8018c94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8018c96:	4b0b      	ldr	r3, [pc, #44]	@ (8018cc4 <prvSampleTimeNow+0x3c>)
 8018c98:	681b      	ldr	r3, [r3, #0]
 8018c9a:	68fa      	ldr	r2, [r7, #12]
 8018c9c:	429a      	cmp	r2, r3
 8018c9e:	d205      	bcs.n	8018cac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018ca0:	f000 f93a 	bl	8018f18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018ca4:	687b      	ldr	r3, [r7, #4]
 8018ca6:	2201      	movs	r2, #1
 8018ca8:	601a      	str	r2, [r3, #0]
 8018caa:	e002      	b.n	8018cb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018cac:	687b      	ldr	r3, [r7, #4]
 8018cae:	2200      	movs	r2, #0
 8018cb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018cb2:	4a04      	ldr	r2, [pc, #16]	@ (8018cc4 <prvSampleTimeNow+0x3c>)
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8018cb8:	68fb      	ldr	r3, [r7, #12]
}
 8018cba:	4618      	mov	r0, r3
 8018cbc:	3710      	adds	r7, #16
 8018cbe:	46bd      	mov	sp, r7
 8018cc0:	bd80      	pop	{r7, pc}
 8018cc2:	bf00      	nop
 8018cc4:	24003fcc 	.word	0x24003fcc

08018cc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8018cc8:	b580      	push	{r7, lr}
 8018cca:	b086      	sub	sp, #24
 8018ccc:	af00      	add	r7, sp, #0
 8018cce:	60f8      	str	r0, [r7, #12]
 8018cd0:	60b9      	str	r1, [r7, #8]
 8018cd2:	607a      	str	r2, [r7, #4]
 8018cd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8018cd6:	2300      	movs	r3, #0
 8018cd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8018cda:	68fb      	ldr	r3, [r7, #12]
 8018cdc:	68ba      	ldr	r2, [r7, #8]
 8018cde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018ce0:	68fb      	ldr	r3, [r7, #12]
 8018ce2:	68fa      	ldr	r2, [r7, #12]
 8018ce4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8018ce6:	68ba      	ldr	r2, [r7, #8]
 8018ce8:	687b      	ldr	r3, [r7, #4]
 8018cea:	429a      	cmp	r2, r3
 8018cec:	d812      	bhi.n	8018d14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018cee:	687a      	ldr	r2, [r7, #4]
 8018cf0:	683b      	ldr	r3, [r7, #0]
 8018cf2:	1ad2      	subs	r2, r2, r3
 8018cf4:	68fb      	ldr	r3, [r7, #12]
 8018cf6:	699b      	ldr	r3, [r3, #24]
 8018cf8:	429a      	cmp	r2, r3
 8018cfa:	d302      	bcc.n	8018d02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018cfc:	2301      	movs	r3, #1
 8018cfe:	617b      	str	r3, [r7, #20]
 8018d00:	e01b      	b.n	8018d3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018d02:	4b10      	ldr	r3, [pc, #64]	@ (8018d44 <prvInsertTimerInActiveList+0x7c>)
 8018d04:	681a      	ldr	r2, [r3, #0]
 8018d06:	68fb      	ldr	r3, [r7, #12]
 8018d08:	3304      	adds	r3, #4
 8018d0a:	4619      	mov	r1, r3
 8018d0c:	4610      	mov	r0, r2
 8018d0e:	f7fd fd64 	bl	80167da <vListInsert>
 8018d12:	e012      	b.n	8018d3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018d14:	687a      	ldr	r2, [r7, #4]
 8018d16:	683b      	ldr	r3, [r7, #0]
 8018d18:	429a      	cmp	r2, r3
 8018d1a:	d206      	bcs.n	8018d2a <prvInsertTimerInActiveList+0x62>
 8018d1c:	68ba      	ldr	r2, [r7, #8]
 8018d1e:	683b      	ldr	r3, [r7, #0]
 8018d20:	429a      	cmp	r2, r3
 8018d22:	d302      	bcc.n	8018d2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8018d24:	2301      	movs	r3, #1
 8018d26:	617b      	str	r3, [r7, #20]
 8018d28:	e007      	b.n	8018d3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018d2a:	4b07      	ldr	r3, [pc, #28]	@ (8018d48 <prvInsertTimerInActiveList+0x80>)
 8018d2c:	681a      	ldr	r2, [r3, #0]
 8018d2e:	68fb      	ldr	r3, [r7, #12]
 8018d30:	3304      	adds	r3, #4
 8018d32:	4619      	mov	r1, r3
 8018d34:	4610      	mov	r0, r2
 8018d36:	f7fd fd50 	bl	80167da <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018d3a:	697b      	ldr	r3, [r7, #20]
}
 8018d3c:	4618      	mov	r0, r3
 8018d3e:	3718      	adds	r7, #24
 8018d40:	46bd      	mov	sp, r7
 8018d42:	bd80      	pop	{r7, pc}
 8018d44:	24003fc0 	.word	0x24003fc0
 8018d48:	24003fbc 	.word	0x24003fbc

08018d4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b08e      	sub	sp, #56	@ 0x38
 8018d50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018d52:	e0ce      	b.n	8018ef2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8018d54:	687b      	ldr	r3, [r7, #4]
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	da19      	bge.n	8018d8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018d5a:	1d3b      	adds	r3, r7, #4
 8018d5c:	3304      	adds	r3, #4
 8018d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d62:	2b00      	cmp	r3, #0
 8018d64:	d10b      	bne.n	8018d7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8018d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018d6a:	f383 8811 	msr	BASEPRI, r3
 8018d6e:	f3bf 8f6f 	isb	sy
 8018d72:	f3bf 8f4f 	dsb	sy
 8018d76:	61fb      	str	r3, [r7, #28]
}
 8018d78:	bf00      	nop
 8018d7a:	bf00      	nop
 8018d7c:	e7fd      	b.n	8018d7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d80:	681b      	ldr	r3, [r3, #0]
 8018d82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018d84:	6850      	ldr	r0, [r2, #4]
 8018d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018d88:	6892      	ldr	r2, [r2, #8]
 8018d8a:	4611      	mov	r1, r2
 8018d8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	f2c0 80ae 	blt.w	8018ef2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018d96:	68fb      	ldr	r3, [r7, #12]
 8018d98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018d9c:	695b      	ldr	r3, [r3, #20]
 8018d9e:	2b00      	cmp	r3, #0
 8018da0:	d004      	beq.n	8018dac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018da4:	3304      	adds	r3, #4
 8018da6:	4618      	mov	r0, r3
 8018da8:	f7fd fd50 	bl	801684c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018dac:	463b      	mov	r3, r7
 8018dae:	4618      	mov	r0, r3
 8018db0:	f7ff ff6a 	bl	8018c88 <prvSampleTimeNow>
 8018db4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8018db6:	687b      	ldr	r3, [r7, #4]
 8018db8:	2b09      	cmp	r3, #9
 8018dba:	f200 8097 	bhi.w	8018eec <prvProcessReceivedCommands+0x1a0>
 8018dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8018dc4 <prvProcessReceivedCommands+0x78>)
 8018dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018dc4:	08018ded 	.word	0x08018ded
 8018dc8:	08018ded 	.word	0x08018ded
 8018dcc:	08018ded 	.word	0x08018ded
 8018dd0:	08018e63 	.word	0x08018e63
 8018dd4:	08018e77 	.word	0x08018e77
 8018dd8:	08018ec3 	.word	0x08018ec3
 8018ddc:	08018ded 	.word	0x08018ded
 8018de0:	08018ded 	.word	0x08018ded
 8018de4:	08018e63 	.word	0x08018e63
 8018de8:	08018e77 	.word	0x08018e77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018df2:	f043 0301 	orr.w	r3, r3, #1
 8018df6:	b2da      	uxtb	r2, r3
 8018df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018dfe:	68ba      	ldr	r2, [r7, #8]
 8018e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e02:	699b      	ldr	r3, [r3, #24]
 8018e04:	18d1      	adds	r1, r2, r3
 8018e06:	68bb      	ldr	r3, [r7, #8]
 8018e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018e0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e0c:	f7ff ff5c 	bl	8018cc8 <prvInsertTimerInActiveList>
 8018e10:	4603      	mov	r3, r0
 8018e12:	2b00      	cmp	r3, #0
 8018e14:	d06c      	beq.n	8018ef0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e18:	6a1b      	ldr	r3, [r3, #32]
 8018e1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e24:	f003 0304 	and.w	r3, r3, #4
 8018e28:	2b00      	cmp	r3, #0
 8018e2a:	d061      	beq.n	8018ef0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018e2c:	68ba      	ldr	r2, [r7, #8]
 8018e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e30:	699b      	ldr	r3, [r3, #24]
 8018e32:	441a      	add	r2, r3
 8018e34:	2300      	movs	r3, #0
 8018e36:	9300      	str	r3, [sp, #0]
 8018e38:	2300      	movs	r3, #0
 8018e3a:	2100      	movs	r1, #0
 8018e3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018e3e:	f7ff fe01 	bl	8018a44 <xTimerGenericCommand>
 8018e42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018e44:	6a3b      	ldr	r3, [r7, #32]
 8018e46:	2b00      	cmp	r3, #0
 8018e48:	d152      	bne.n	8018ef0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8018e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018e4e:	f383 8811 	msr	BASEPRI, r3
 8018e52:	f3bf 8f6f 	isb	sy
 8018e56:	f3bf 8f4f 	dsb	sy
 8018e5a:	61bb      	str	r3, [r7, #24]
}
 8018e5c:	bf00      	nop
 8018e5e:	bf00      	nop
 8018e60:	e7fd      	b.n	8018e5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e68:	f023 0301 	bic.w	r3, r3, #1
 8018e6c:	b2da      	uxtb	r2, r3
 8018e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018e74:	e03d      	b.n	8018ef2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018e7c:	f043 0301 	orr.w	r3, r3, #1
 8018e80:	b2da      	uxtb	r2, r3
 8018e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8018e88:	68ba      	ldr	r2, [r7, #8]
 8018e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018e90:	699b      	ldr	r3, [r3, #24]
 8018e92:	2b00      	cmp	r3, #0
 8018e94:	d10b      	bne.n	8018eae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8018e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018e9a:	f383 8811 	msr	BASEPRI, r3
 8018e9e:	f3bf 8f6f 	isb	sy
 8018ea2:	f3bf 8f4f 	dsb	sy
 8018ea6:	617b      	str	r3, [r7, #20]
}
 8018ea8:	bf00      	nop
 8018eaa:	bf00      	nop
 8018eac:	e7fd      	b.n	8018eaa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018eb0:	699a      	ldr	r2, [r3, #24]
 8018eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018eb4:	18d1      	adds	r1, r2, r3
 8018eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018eba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018ebc:	f7ff ff04 	bl	8018cc8 <prvInsertTimerInActiveList>
					break;
 8018ec0:	e017      	b.n	8018ef2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018ec8:	f003 0302 	and.w	r3, r3, #2
 8018ecc:	2b00      	cmp	r3, #0
 8018ece:	d103      	bne.n	8018ed8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8018ed0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018ed2:	f000 fbe9 	bl	80196a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018ed6:	e00c      	b.n	8018ef2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018eda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018ede:	f023 0301 	bic.w	r3, r3, #1
 8018ee2:	b2da      	uxtb	r2, r3
 8018ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ee6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018eea:	e002      	b.n	8018ef2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8018eec:	bf00      	nop
 8018eee:	e000      	b.n	8018ef2 <prvProcessReceivedCommands+0x1a6>
					break;
 8018ef0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018ef2:	4b08      	ldr	r3, [pc, #32]	@ (8018f14 <prvProcessReceivedCommands+0x1c8>)
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	1d39      	adds	r1, r7, #4
 8018ef8:	2200      	movs	r2, #0
 8018efa:	4618      	mov	r0, r3
 8018efc:	f7fe f86e 	bl	8016fdc <xQueueReceive>
 8018f00:	4603      	mov	r3, r0
 8018f02:	2b00      	cmp	r3, #0
 8018f04:	f47f af26 	bne.w	8018d54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8018f08:	bf00      	nop
 8018f0a:	bf00      	nop
 8018f0c:	3730      	adds	r7, #48	@ 0x30
 8018f0e:	46bd      	mov	sp, r7
 8018f10:	bd80      	pop	{r7, pc}
 8018f12:	bf00      	nop
 8018f14:	24003fc4 	.word	0x24003fc4

08018f18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018f18:	b580      	push	{r7, lr}
 8018f1a:	b088      	sub	sp, #32
 8018f1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018f1e:	e049      	b.n	8018fb4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018f20:	4b2e      	ldr	r3, [pc, #184]	@ (8018fdc <prvSwitchTimerLists+0xc4>)
 8018f22:	681b      	ldr	r3, [r3, #0]
 8018f24:	68db      	ldr	r3, [r3, #12]
 8018f26:	681b      	ldr	r3, [r3, #0]
 8018f28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8018fdc <prvSwitchTimerLists+0xc4>)
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	68db      	ldr	r3, [r3, #12]
 8018f30:	68db      	ldr	r3, [r3, #12]
 8018f32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018f34:	68fb      	ldr	r3, [r7, #12]
 8018f36:	3304      	adds	r3, #4
 8018f38:	4618      	mov	r0, r3
 8018f3a:	f7fd fc87 	bl	801684c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018f3e:	68fb      	ldr	r3, [r7, #12]
 8018f40:	6a1b      	ldr	r3, [r3, #32]
 8018f42:	68f8      	ldr	r0, [r7, #12]
 8018f44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018f46:	68fb      	ldr	r3, [r7, #12]
 8018f48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018f4c:	f003 0304 	and.w	r3, r3, #4
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d02f      	beq.n	8018fb4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018f54:	68fb      	ldr	r3, [r7, #12]
 8018f56:	699b      	ldr	r3, [r3, #24]
 8018f58:	693a      	ldr	r2, [r7, #16]
 8018f5a:	4413      	add	r3, r2
 8018f5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018f5e:	68ba      	ldr	r2, [r7, #8]
 8018f60:	693b      	ldr	r3, [r7, #16]
 8018f62:	429a      	cmp	r2, r3
 8018f64:	d90e      	bls.n	8018f84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018f66:	68fb      	ldr	r3, [r7, #12]
 8018f68:	68ba      	ldr	r2, [r7, #8]
 8018f6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018f6c:	68fb      	ldr	r3, [r7, #12]
 8018f6e:	68fa      	ldr	r2, [r7, #12]
 8018f70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018f72:	4b1a      	ldr	r3, [pc, #104]	@ (8018fdc <prvSwitchTimerLists+0xc4>)
 8018f74:	681a      	ldr	r2, [r3, #0]
 8018f76:	68fb      	ldr	r3, [r7, #12]
 8018f78:	3304      	adds	r3, #4
 8018f7a:	4619      	mov	r1, r3
 8018f7c:	4610      	mov	r0, r2
 8018f7e:	f7fd fc2c 	bl	80167da <vListInsert>
 8018f82:	e017      	b.n	8018fb4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018f84:	2300      	movs	r3, #0
 8018f86:	9300      	str	r3, [sp, #0]
 8018f88:	2300      	movs	r3, #0
 8018f8a:	693a      	ldr	r2, [r7, #16]
 8018f8c:	2100      	movs	r1, #0
 8018f8e:	68f8      	ldr	r0, [r7, #12]
 8018f90:	f7ff fd58 	bl	8018a44 <xTimerGenericCommand>
 8018f94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	2b00      	cmp	r3, #0
 8018f9a:	d10b      	bne.n	8018fb4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8018f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018fa0:	f383 8811 	msr	BASEPRI, r3
 8018fa4:	f3bf 8f6f 	isb	sy
 8018fa8:	f3bf 8f4f 	dsb	sy
 8018fac:	603b      	str	r3, [r7, #0]
}
 8018fae:	bf00      	nop
 8018fb0:	bf00      	nop
 8018fb2:	e7fd      	b.n	8018fb0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018fb4:	4b09      	ldr	r3, [pc, #36]	@ (8018fdc <prvSwitchTimerLists+0xc4>)
 8018fb6:	681b      	ldr	r3, [r3, #0]
 8018fb8:	681b      	ldr	r3, [r3, #0]
 8018fba:	2b00      	cmp	r3, #0
 8018fbc:	d1b0      	bne.n	8018f20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018fbe:	4b07      	ldr	r3, [pc, #28]	@ (8018fdc <prvSwitchTimerLists+0xc4>)
 8018fc0:	681b      	ldr	r3, [r3, #0]
 8018fc2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018fc4:	4b06      	ldr	r3, [pc, #24]	@ (8018fe0 <prvSwitchTimerLists+0xc8>)
 8018fc6:	681b      	ldr	r3, [r3, #0]
 8018fc8:	4a04      	ldr	r2, [pc, #16]	@ (8018fdc <prvSwitchTimerLists+0xc4>)
 8018fca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018fcc:	4a04      	ldr	r2, [pc, #16]	@ (8018fe0 <prvSwitchTimerLists+0xc8>)
 8018fce:	697b      	ldr	r3, [r7, #20]
 8018fd0:	6013      	str	r3, [r2, #0]
}
 8018fd2:	bf00      	nop
 8018fd4:	3718      	adds	r7, #24
 8018fd6:	46bd      	mov	sp, r7
 8018fd8:	bd80      	pop	{r7, pc}
 8018fda:	bf00      	nop
 8018fdc:	24003fbc 	.word	0x24003fbc
 8018fe0:	24003fc0 	.word	0x24003fc0

08018fe4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8018fe4:	b580      	push	{r7, lr}
 8018fe6:	b082      	sub	sp, #8
 8018fe8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018fea:	f000 f96d 	bl	80192c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018fee:	4b15      	ldr	r3, [pc, #84]	@ (8019044 <prvCheckForValidListAndQueue+0x60>)
 8018ff0:	681b      	ldr	r3, [r3, #0]
 8018ff2:	2b00      	cmp	r3, #0
 8018ff4:	d120      	bne.n	8019038 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018ff6:	4814      	ldr	r0, [pc, #80]	@ (8019048 <prvCheckForValidListAndQueue+0x64>)
 8018ff8:	f7fd fb9e 	bl	8016738 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018ffc:	4813      	ldr	r0, [pc, #76]	@ (801904c <prvCheckForValidListAndQueue+0x68>)
 8018ffe:	f7fd fb9b 	bl	8016738 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8019002:	4b13      	ldr	r3, [pc, #76]	@ (8019050 <prvCheckForValidListAndQueue+0x6c>)
 8019004:	4a10      	ldr	r2, [pc, #64]	@ (8019048 <prvCheckForValidListAndQueue+0x64>)
 8019006:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8019008:	4b12      	ldr	r3, [pc, #72]	@ (8019054 <prvCheckForValidListAndQueue+0x70>)
 801900a:	4a10      	ldr	r2, [pc, #64]	@ (801904c <prvCheckForValidListAndQueue+0x68>)
 801900c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801900e:	2300      	movs	r3, #0
 8019010:	9300      	str	r3, [sp, #0]
 8019012:	4b11      	ldr	r3, [pc, #68]	@ (8019058 <prvCheckForValidListAndQueue+0x74>)
 8019014:	4a11      	ldr	r2, [pc, #68]	@ (801905c <prvCheckForValidListAndQueue+0x78>)
 8019016:	2110      	movs	r1, #16
 8019018:	200a      	movs	r0, #10
 801901a:	f7fd fcab 	bl	8016974 <xQueueGenericCreateStatic>
 801901e:	4603      	mov	r3, r0
 8019020:	4a08      	ldr	r2, [pc, #32]	@ (8019044 <prvCheckForValidListAndQueue+0x60>)
 8019022:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8019024:	4b07      	ldr	r3, [pc, #28]	@ (8019044 <prvCheckForValidListAndQueue+0x60>)
 8019026:	681b      	ldr	r3, [r3, #0]
 8019028:	2b00      	cmp	r3, #0
 801902a:	d005      	beq.n	8019038 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801902c:	4b05      	ldr	r3, [pc, #20]	@ (8019044 <prvCheckForValidListAndQueue+0x60>)
 801902e:	681b      	ldr	r3, [r3, #0]
 8019030:	490b      	ldr	r1, [pc, #44]	@ (8019060 <prvCheckForValidListAndQueue+0x7c>)
 8019032:	4618      	mov	r0, r3
 8019034:	f7fe fb6e 	bl	8017714 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8019038:	f000 f978 	bl	801932c <vPortExitCritical>
}
 801903c:	bf00      	nop
 801903e:	46bd      	mov	sp, r7
 8019040:	bd80      	pop	{r7, pc}
 8019042:	bf00      	nop
 8019044:	24003fc4 	.word	0x24003fc4
 8019048:	24003f94 	.word	0x24003f94
 801904c:	24003fa8 	.word	0x24003fa8
 8019050:	24003fbc 	.word	0x24003fbc
 8019054:	24003fc0 	.word	0x24003fc0
 8019058:	24004070 	.word	0x24004070
 801905c:	24003fd0 	.word	0x24003fd0
 8019060:	0801f214 	.word	0x0801f214

08019064 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8019064:	b480      	push	{r7}
 8019066:	b085      	sub	sp, #20
 8019068:	af00      	add	r7, sp, #0
 801906a:	60f8      	str	r0, [r7, #12]
 801906c:	60b9      	str	r1, [r7, #8]
 801906e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8019070:	68fb      	ldr	r3, [r7, #12]
 8019072:	3b04      	subs	r3, #4
 8019074:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8019076:	68fb      	ldr	r3, [r7, #12]
 8019078:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801907c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801907e:	68fb      	ldr	r3, [r7, #12]
 8019080:	3b04      	subs	r3, #4
 8019082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8019084:	68bb      	ldr	r3, [r7, #8]
 8019086:	f023 0201 	bic.w	r2, r3, #1
 801908a:	68fb      	ldr	r3, [r7, #12]
 801908c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801908e:	68fb      	ldr	r3, [r7, #12]
 8019090:	3b04      	subs	r3, #4
 8019092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8019094:	4a0c      	ldr	r2, [pc, #48]	@ (80190c8 <pxPortInitialiseStack+0x64>)
 8019096:	68fb      	ldr	r3, [r7, #12]
 8019098:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801909a:	68fb      	ldr	r3, [r7, #12]
 801909c:	3b14      	subs	r3, #20
 801909e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80190a0:	687a      	ldr	r2, [r7, #4]
 80190a2:	68fb      	ldr	r3, [r7, #12]
 80190a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80190a6:	68fb      	ldr	r3, [r7, #12]
 80190a8:	3b04      	subs	r3, #4
 80190aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80190ac:	68fb      	ldr	r3, [r7, #12]
 80190ae:	f06f 0202 	mvn.w	r2, #2
 80190b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80190b4:	68fb      	ldr	r3, [r7, #12]
 80190b6:	3b20      	subs	r3, #32
 80190b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80190ba:	68fb      	ldr	r3, [r7, #12]
}
 80190bc:	4618      	mov	r0, r3
 80190be:	3714      	adds	r7, #20
 80190c0:	46bd      	mov	sp, r7
 80190c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190c6:	4770      	bx	lr
 80190c8:	080190cd 	.word	0x080190cd

080190cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80190cc:	b480      	push	{r7}
 80190ce:	b085      	sub	sp, #20
 80190d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80190d2:	2300      	movs	r3, #0
 80190d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80190d6:	4b13      	ldr	r3, [pc, #76]	@ (8019124 <prvTaskExitError+0x58>)
 80190d8:	681b      	ldr	r3, [r3, #0]
 80190da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80190de:	d00b      	beq.n	80190f8 <prvTaskExitError+0x2c>
	__asm volatile
 80190e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190e4:	f383 8811 	msr	BASEPRI, r3
 80190e8:	f3bf 8f6f 	isb	sy
 80190ec:	f3bf 8f4f 	dsb	sy
 80190f0:	60fb      	str	r3, [r7, #12]
}
 80190f2:	bf00      	nop
 80190f4:	bf00      	nop
 80190f6:	e7fd      	b.n	80190f4 <prvTaskExitError+0x28>
	__asm volatile
 80190f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80190fc:	f383 8811 	msr	BASEPRI, r3
 8019100:	f3bf 8f6f 	isb	sy
 8019104:	f3bf 8f4f 	dsb	sy
 8019108:	60bb      	str	r3, [r7, #8]
}
 801910a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801910c:	bf00      	nop
 801910e:	687b      	ldr	r3, [r7, #4]
 8019110:	2b00      	cmp	r3, #0
 8019112:	d0fc      	beq.n	801910e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8019114:	bf00      	nop
 8019116:	bf00      	nop
 8019118:	3714      	adds	r7, #20
 801911a:	46bd      	mov	sp, r7
 801911c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019120:	4770      	bx	lr
 8019122:	bf00      	nop
 8019124:	24000010 	.word	0x24000010
	...

08019130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8019130:	4b07      	ldr	r3, [pc, #28]	@ (8019150 <pxCurrentTCBConst2>)
 8019132:	6819      	ldr	r1, [r3, #0]
 8019134:	6808      	ldr	r0, [r1, #0]
 8019136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801913a:	f380 8809 	msr	PSP, r0
 801913e:	f3bf 8f6f 	isb	sy
 8019142:	f04f 0000 	mov.w	r0, #0
 8019146:	f380 8811 	msr	BASEPRI, r0
 801914a:	4770      	bx	lr
 801914c:	f3af 8000 	nop.w

08019150 <pxCurrentTCBConst2>:
 8019150:	24003a94 	.word	0x24003a94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8019154:	bf00      	nop
 8019156:	bf00      	nop

08019158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8019158:	4808      	ldr	r0, [pc, #32]	@ (801917c <prvPortStartFirstTask+0x24>)
 801915a:	6800      	ldr	r0, [r0, #0]
 801915c:	6800      	ldr	r0, [r0, #0]
 801915e:	f380 8808 	msr	MSP, r0
 8019162:	f04f 0000 	mov.w	r0, #0
 8019166:	f380 8814 	msr	CONTROL, r0
 801916a:	b662      	cpsie	i
 801916c:	b661      	cpsie	f
 801916e:	f3bf 8f4f 	dsb	sy
 8019172:	f3bf 8f6f 	isb	sy
 8019176:	df00      	svc	0
 8019178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801917a:	bf00      	nop
 801917c:	e000ed08 	.word	0xe000ed08

08019180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8019180:	b580      	push	{r7, lr}
 8019182:	b086      	sub	sp, #24
 8019184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8019186:	4b47      	ldr	r3, [pc, #284]	@ (80192a4 <xPortStartScheduler+0x124>)
 8019188:	681b      	ldr	r3, [r3, #0]
 801918a:	4a47      	ldr	r2, [pc, #284]	@ (80192a8 <xPortStartScheduler+0x128>)
 801918c:	4293      	cmp	r3, r2
 801918e:	d10b      	bne.n	80191a8 <xPortStartScheduler+0x28>
	__asm volatile
 8019190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019194:	f383 8811 	msr	BASEPRI, r3
 8019198:	f3bf 8f6f 	isb	sy
 801919c:	f3bf 8f4f 	dsb	sy
 80191a0:	60fb      	str	r3, [r7, #12]
}
 80191a2:	bf00      	nop
 80191a4:	bf00      	nop
 80191a6:	e7fd      	b.n	80191a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80191a8:	4b3e      	ldr	r3, [pc, #248]	@ (80192a4 <xPortStartScheduler+0x124>)
 80191aa:	681b      	ldr	r3, [r3, #0]
 80191ac:	4a3f      	ldr	r2, [pc, #252]	@ (80192ac <xPortStartScheduler+0x12c>)
 80191ae:	4293      	cmp	r3, r2
 80191b0:	d10b      	bne.n	80191ca <xPortStartScheduler+0x4a>
	__asm volatile
 80191b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80191b6:	f383 8811 	msr	BASEPRI, r3
 80191ba:	f3bf 8f6f 	isb	sy
 80191be:	f3bf 8f4f 	dsb	sy
 80191c2:	613b      	str	r3, [r7, #16]
}
 80191c4:	bf00      	nop
 80191c6:	bf00      	nop
 80191c8:	e7fd      	b.n	80191c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80191ca:	4b39      	ldr	r3, [pc, #228]	@ (80192b0 <xPortStartScheduler+0x130>)
 80191cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80191ce:	697b      	ldr	r3, [r7, #20]
 80191d0:	781b      	ldrb	r3, [r3, #0]
 80191d2:	b2db      	uxtb	r3, r3
 80191d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80191d6:	697b      	ldr	r3, [r7, #20]
 80191d8:	22ff      	movs	r2, #255	@ 0xff
 80191da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80191dc:	697b      	ldr	r3, [r7, #20]
 80191de:	781b      	ldrb	r3, [r3, #0]
 80191e0:	b2db      	uxtb	r3, r3
 80191e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80191e4:	78fb      	ldrb	r3, [r7, #3]
 80191e6:	b2db      	uxtb	r3, r3
 80191e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80191ec:	b2da      	uxtb	r2, r3
 80191ee:	4b31      	ldr	r3, [pc, #196]	@ (80192b4 <xPortStartScheduler+0x134>)
 80191f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80191f2:	4b31      	ldr	r3, [pc, #196]	@ (80192b8 <xPortStartScheduler+0x138>)
 80191f4:	2207      	movs	r2, #7
 80191f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80191f8:	e009      	b.n	801920e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80191fa:	4b2f      	ldr	r3, [pc, #188]	@ (80192b8 <xPortStartScheduler+0x138>)
 80191fc:	681b      	ldr	r3, [r3, #0]
 80191fe:	3b01      	subs	r3, #1
 8019200:	4a2d      	ldr	r2, [pc, #180]	@ (80192b8 <xPortStartScheduler+0x138>)
 8019202:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019204:	78fb      	ldrb	r3, [r7, #3]
 8019206:	b2db      	uxtb	r3, r3
 8019208:	005b      	lsls	r3, r3, #1
 801920a:	b2db      	uxtb	r3, r3
 801920c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801920e:	78fb      	ldrb	r3, [r7, #3]
 8019210:	b2db      	uxtb	r3, r3
 8019212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019216:	2b80      	cmp	r3, #128	@ 0x80
 8019218:	d0ef      	beq.n	80191fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801921a:	4b27      	ldr	r3, [pc, #156]	@ (80192b8 <xPortStartScheduler+0x138>)
 801921c:	681b      	ldr	r3, [r3, #0]
 801921e:	f1c3 0307 	rsb	r3, r3, #7
 8019222:	2b04      	cmp	r3, #4
 8019224:	d00b      	beq.n	801923e <xPortStartScheduler+0xbe>
	__asm volatile
 8019226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801922a:	f383 8811 	msr	BASEPRI, r3
 801922e:	f3bf 8f6f 	isb	sy
 8019232:	f3bf 8f4f 	dsb	sy
 8019236:	60bb      	str	r3, [r7, #8]
}
 8019238:	bf00      	nop
 801923a:	bf00      	nop
 801923c:	e7fd      	b.n	801923a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801923e:	4b1e      	ldr	r3, [pc, #120]	@ (80192b8 <xPortStartScheduler+0x138>)
 8019240:	681b      	ldr	r3, [r3, #0]
 8019242:	021b      	lsls	r3, r3, #8
 8019244:	4a1c      	ldr	r2, [pc, #112]	@ (80192b8 <xPortStartScheduler+0x138>)
 8019246:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8019248:	4b1b      	ldr	r3, [pc, #108]	@ (80192b8 <xPortStartScheduler+0x138>)
 801924a:	681b      	ldr	r3, [r3, #0]
 801924c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8019250:	4a19      	ldr	r2, [pc, #100]	@ (80192b8 <xPortStartScheduler+0x138>)
 8019252:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	b2da      	uxtb	r2, r3
 8019258:	697b      	ldr	r3, [r7, #20]
 801925a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801925c:	4b17      	ldr	r3, [pc, #92]	@ (80192bc <xPortStartScheduler+0x13c>)
 801925e:	681b      	ldr	r3, [r3, #0]
 8019260:	4a16      	ldr	r2, [pc, #88]	@ (80192bc <xPortStartScheduler+0x13c>)
 8019262:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8019266:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8019268:	4b14      	ldr	r3, [pc, #80]	@ (80192bc <xPortStartScheduler+0x13c>)
 801926a:	681b      	ldr	r3, [r3, #0]
 801926c:	4a13      	ldr	r2, [pc, #76]	@ (80192bc <xPortStartScheduler+0x13c>)
 801926e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8019272:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8019274:	f000 f8da 	bl	801942c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8019278:	4b11      	ldr	r3, [pc, #68]	@ (80192c0 <xPortStartScheduler+0x140>)
 801927a:	2200      	movs	r2, #0
 801927c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801927e:	f000 f8f9 	bl	8019474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8019282:	4b10      	ldr	r3, [pc, #64]	@ (80192c4 <xPortStartScheduler+0x144>)
 8019284:	681b      	ldr	r3, [r3, #0]
 8019286:	4a0f      	ldr	r2, [pc, #60]	@ (80192c4 <xPortStartScheduler+0x144>)
 8019288:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801928c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801928e:	f7ff ff63 	bl	8019158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8019292:	f7fe fef9 	bl	8018088 <vTaskSwitchContext>
	prvTaskExitError();
 8019296:	f7ff ff19 	bl	80190cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801929a:	2300      	movs	r3, #0
}
 801929c:	4618      	mov	r0, r3
 801929e:	3718      	adds	r7, #24
 80192a0:	46bd      	mov	sp, r7
 80192a2:	bd80      	pop	{r7, pc}
 80192a4:	e000ed00 	.word	0xe000ed00
 80192a8:	410fc271 	.word	0x410fc271
 80192ac:	410fc270 	.word	0x410fc270
 80192b0:	e000e400 	.word	0xe000e400
 80192b4:	240040c0 	.word	0x240040c0
 80192b8:	240040c4 	.word	0x240040c4
 80192bc:	e000ed20 	.word	0xe000ed20
 80192c0:	24000010 	.word	0x24000010
 80192c4:	e000ef34 	.word	0xe000ef34

080192c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80192c8:	b480      	push	{r7}
 80192ca:	b083      	sub	sp, #12
 80192cc:	af00      	add	r7, sp, #0
	__asm volatile
 80192ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80192d2:	f383 8811 	msr	BASEPRI, r3
 80192d6:	f3bf 8f6f 	isb	sy
 80192da:	f3bf 8f4f 	dsb	sy
 80192de:	607b      	str	r3, [r7, #4]
}
 80192e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80192e2:	4b10      	ldr	r3, [pc, #64]	@ (8019324 <vPortEnterCritical+0x5c>)
 80192e4:	681b      	ldr	r3, [r3, #0]
 80192e6:	3301      	adds	r3, #1
 80192e8:	4a0e      	ldr	r2, [pc, #56]	@ (8019324 <vPortEnterCritical+0x5c>)
 80192ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80192ec:	4b0d      	ldr	r3, [pc, #52]	@ (8019324 <vPortEnterCritical+0x5c>)
 80192ee:	681b      	ldr	r3, [r3, #0]
 80192f0:	2b01      	cmp	r3, #1
 80192f2:	d110      	bne.n	8019316 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80192f4:	4b0c      	ldr	r3, [pc, #48]	@ (8019328 <vPortEnterCritical+0x60>)
 80192f6:	681b      	ldr	r3, [r3, #0]
 80192f8:	b2db      	uxtb	r3, r3
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d00b      	beq.n	8019316 <vPortEnterCritical+0x4e>
	__asm volatile
 80192fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019302:	f383 8811 	msr	BASEPRI, r3
 8019306:	f3bf 8f6f 	isb	sy
 801930a:	f3bf 8f4f 	dsb	sy
 801930e:	603b      	str	r3, [r7, #0]
}
 8019310:	bf00      	nop
 8019312:	bf00      	nop
 8019314:	e7fd      	b.n	8019312 <vPortEnterCritical+0x4a>
	}
}
 8019316:	bf00      	nop
 8019318:	370c      	adds	r7, #12
 801931a:	46bd      	mov	sp, r7
 801931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019320:	4770      	bx	lr
 8019322:	bf00      	nop
 8019324:	24000010 	.word	0x24000010
 8019328:	e000ed04 	.word	0xe000ed04

0801932c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801932c:	b480      	push	{r7}
 801932e:	b083      	sub	sp, #12
 8019330:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8019332:	4b12      	ldr	r3, [pc, #72]	@ (801937c <vPortExitCritical+0x50>)
 8019334:	681b      	ldr	r3, [r3, #0]
 8019336:	2b00      	cmp	r3, #0
 8019338:	d10b      	bne.n	8019352 <vPortExitCritical+0x26>
	__asm volatile
 801933a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801933e:	f383 8811 	msr	BASEPRI, r3
 8019342:	f3bf 8f6f 	isb	sy
 8019346:	f3bf 8f4f 	dsb	sy
 801934a:	607b      	str	r3, [r7, #4]
}
 801934c:	bf00      	nop
 801934e:	bf00      	nop
 8019350:	e7fd      	b.n	801934e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8019352:	4b0a      	ldr	r3, [pc, #40]	@ (801937c <vPortExitCritical+0x50>)
 8019354:	681b      	ldr	r3, [r3, #0]
 8019356:	3b01      	subs	r3, #1
 8019358:	4a08      	ldr	r2, [pc, #32]	@ (801937c <vPortExitCritical+0x50>)
 801935a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801935c:	4b07      	ldr	r3, [pc, #28]	@ (801937c <vPortExitCritical+0x50>)
 801935e:	681b      	ldr	r3, [r3, #0]
 8019360:	2b00      	cmp	r3, #0
 8019362:	d105      	bne.n	8019370 <vPortExitCritical+0x44>
 8019364:	2300      	movs	r3, #0
 8019366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019368:	683b      	ldr	r3, [r7, #0]
 801936a:	f383 8811 	msr	BASEPRI, r3
}
 801936e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8019370:	bf00      	nop
 8019372:	370c      	adds	r7, #12
 8019374:	46bd      	mov	sp, r7
 8019376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801937a:	4770      	bx	lr
 801937c:	24000010 	.word	0x24000010

08019380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8019380:	f3ef 8009 	mrs	r0, PSP
 8019384:	f3bf 8f6f 	isb	sy
 8019388:	4b15      	ldr	r3, [pc, #84]	@ (80193e0 <pxCurrentTCBConst>)
 801938a:	681a      	ldr	r2, [r3, #0]
 801938c:	f01e 0f10 	tst.w	lr, #16
 8019390:	bf08      	it	eq
 8019392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8019396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801939a:	6010      	str	r0, [r2, #0]
 801939c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80193a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80193a4:	f380 8811 	msr	BASEPRI, r0
 80193a8:	f3bf 8f4f 	dsb	sy
 80193ac:	f3bf 8f6f 	isb	sy
 80193b0:	f7fe fe6a 	bl	8018088 <vTaskSwitchContext>
 80193b4:	f04f 0000 	mov.w	r0, #0
 80193b8:	f380 8811 	msr	BASEPRI, r0
 80193bc:	bc09      	pop	{r0, r3}
 80193be:	6819      	ldr	r1, [r3, #0]
 80193c0:	6808      	ldr	r0, [r1, #0]
 80193c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80193c6:	f01e 0f10 	tst.w	lr, #16
 80193ca:	bf08      	it	eq
 80193cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80193d0:	f380 8809 	msr	PSP, r0
 80193d4:	f3bf 8f6f 	isb	sy
 80193d8:	4770      	bx	lr
 80193da:	bf00      	nop
 80193dc:	f3af 8000 	nop.w

080193e0 <pxCurrentTCBConst>:
 80193e0:	24003a94 	.word	0x24003a94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80193e4:	bf00      	nop
 80193e6:	bf00      	nop

080193e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80193e8:	b580      	push	{r7, lr}
 80193ea:	b082      	sub	sp, #8
 80193ec:	af00      	add	r7, sp, #0
	__asm volatile
 80193ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80193f2:	f383 8811 	msr	BASEPRI, r3
 80193f6:	f3bf 8f6f 	isb	sy
 80193fa:	f3bf 8f4f 	dsb	sy
 80193fe:	607b      	str	r3, [r7, #4]
}
 8019400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019402:	f7fe fd87 	bl	8017f14 <xTaskIncrementTick>
 8019406:	4603      	mov	r3, r0
 8019408:	2b00      	cmp	r3, #0
 801940a:	d003      	beq.n	8019414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801940c:	4b06      	ldr	r3, [pc, #24]	@ (8019428 <xPortSysTickHandler+0x40>)
 801940e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8019412:	601a      	str	r2, [r3, #0]
 8019414:	2300      	movs	r3, #0
 8019416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019418:	683b      	ldr	r3, [r7, #0]
 801941a:	f383 8811 	msr	BASEPRI, r3
}
 801941e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8019420:	bf00      	nop
 8019422:	3708      	adds	r7, #8
 8019424:	46bd      	mov	sp, r7
 8019426:	bd80      	pop	{r7, pc}
 8019428:	e000ed04 	.word	0xe000ed04

0801942c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801942c:	b480      	push	{r7}
 801942e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8019430:	4b0b      	ldr	r3, [pc, #44]	@ (8019460 <vPortSetupTimerInterrupt+0x34>)
 8019432:	2200      	movs	r2, #0
 8019434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8019436:	4b0b      	ldr	r3, [pc, #44]	@ (8019464 <vPortSetupTimerInterrupt+0x38>)
 8019438:	2200      	movs	r2, #0
 801943a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801943c:	4b0a      	ldr	r3, [pc, #40]	@ (8019468 <vPortSetupTimerInterrupt+0x3c>)
 801943e:	681b      	ldr	r3, [r3, #0]
 8019440:	4a0a      	ldr	r2, [pc, #40]	@ (801946c <vPortSetupTimerInterrupt+0x40>)
 8019442:	fba2 2303 	umull	r2, r3, r2, r3
 8019446:	099b      	lsrs	r3, r3, #6
 8019448:	4a09      	ldr	r2, [pc, #36]	@ (8019470 <vPortSetupTimerInterrupt+0x44>)
 801944a:	3b01      	subs	r3, #1
 801944c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801944e:	4b04      	ldr	r3, [pc, #16]	@ (8019460 <vPortSetupTimerInterrupt+0x34>)
 8019450:	2207      	movs	r2, #7
 8019452:	601a      	str	r2, [r3, #0]
}
 8019454:	bf00      	nop
 8019456:	46bd      	mov	sp, r7
 8019458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801945c:	4770      	bx	lr
 801945e:	bf00      	nop
 8019460:	e000e010 	.word	0xe000e010
 8019464:	e000e018 	.word	0xe000e018
 8019468:	24000000 	.word	0x24000000
 801946c:	10624dd3 	.word	0x10624dd3
 8019470:	e000e014 	.word	0xe000e014

08019474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8019474:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8019484 <vPortEnableVFP+0x10>
 8019478:	6801      	ldr	r1, [r0, #0]
 801947a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801947e:	6001      	str	r1, [r0, #0]
 8019480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8019482:	bf00      	nop
 8019484:	e000ed88 	.word	0xe000ed88

08019488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8019488:	b480      	push	{r7}
 801948a:	b085      	sub	sp, #20
 801948c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801948e:	f3ef 8305 	mrs	r3, IPSR
 8019492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	2b0f      	cmp	r3, #15
 8019498:	d915      	bls.n	80194c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801949a:	4a18      	ldr	r2, [pc, #96]	@ (80194fc <vPortValidateInterruptPriority+0x74>)
 801949c:	68fb      	ldr	r3, [r7, #12]
 801949e:	4413      	add	r3, r2
 80194a0:	781b      	ldrb	r3, [r3, #0]
 80194a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80194a4:	4b16      	ldr	r3, [pc, #88]	@ (8019500 <vPortValidateInterruptPriority+0x78>)
 80194a6:	781b      	ldrb	r3, [r3, #0]
 80194a8:	7afa      	ldrb	r2, [r7, #11]
 80194aa:	429a      	cmp	r2, r3
 80194ac:	d20b      	bcs.n	80194c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80194ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80194b2:	f383 8811 	msr	BASEPRI, r3
 80194b6:	f3bf 8f6f 	isb	sy
 80194ba:	f3bf 8f4f 	dsb	sy
 80194be:	607b      	str	r3, [r7, #4]
}
 80194c0:	bf00      	nop
 80194c2:	bf00      	nop
 80194c4:	e7fd      	b.n	80194c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80194c6:	4b0f      	ldr	r3, [pc, #60]	@ (8019504 <vPortValidateInterruptPriority+0x7c>)
 80194c8:	681b      	ldr	r3, [r3, #0]
 80194ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80194ce:	4b0e      	ldr	r3, [pc, #56]	@ (8019508 <vPortValidateInterruptPriority+0x80>)
 80194d0:	681b      	ldr	r3, [r3, #0]
 80194d2:	429a      	cmp	r2, r3
 80194d4:	d90b      	bls.n	80194ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80194d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80194da:	f383 8811 	msr	BASEPRI, r3
 80194de:	f3bf 8f6f 	isb	sy
 80194e2:	f3bf 8f4f 	dsb	sy
 80194e6:	603b      	str	r3, [r7, #0]
}
 80194e8:	bf00      	nop
 80194ea:	bf00      	nop
 80194ec:	e7fd      	b.n	80194ea <vPortValidateInterruptPriority+0x62>
	}
 80194ee:	bf00      	nop
 80194f0:	3714      	adds	r7, #20
 80194f2:	46bd      	mov	sp, r7
 80194f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194f8:	4770      	bx	lr
 80194fa:	bf00      	nop
 80194fc:	e000e3f0 	.word	0xe000e3f0
 8019500:	240040c0 	.word	0x240040c0
 8019504:	e000ed0c 	.word	0xe000ed0c
 8019508:	240040c4 	.word	0x240040c4

0801950c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801950c:	b580      	push	{r7, lr}
 801950e:	b08a      	sub	sp, #40	@ 0x28
 8019510:	af00      	add	r7, sp, #0
 8019512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019514:	2300      	movs	r3, #0
 8019516:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019518:	f7fe fc40 	bl	8017d9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801951c:	4b5c      	ldr	r3, [pc, #368]	@ (8019690 <pvPortMalloc+0x184>)
 801951e:	681b      	ldr	r3, [r3, #0]
 8019520:	2b00      	cmp	r3, #0
 8019522:	d101      	bne.n	8019528 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8019524:	f000 f924 	bl	8019770 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8019528:	4b5a      	ldr	r3, [pc, #360]	@ (8019694 <pvPortMalloc+0x188>)
 801952a:	681a      	ldr	r2, [r3, #0]
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	4013      	ands	r3, r2
 8019530:	2b00      	cmp	r3, #0
 8019532:	f040 8095 	bne.w	8019660 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	2b00      	cmp	r3, #0
 801953a:	d01e      	beq.n	801957a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801953c:	2208      	movs	r2, #8
 801953e:	687b      	ldr	r3, [r7, #4]
 8019540:	4413      	add	r3, r2
 8019542:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8019544:	687b      	ldr	r3, [r7, #4]
 8019546:	f003 0307 	and.w	r3, r3, #7
 801954a:	2b00      	cmp	r3, #0
 801954c:	d015      	beq.n	801957a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801954e:	687b      	ldr	r3, [r7, #4]
 8019550:	f023 0307 	bic.w	r3, r3, #7
 8019554:	3308      	adds	r3, #8
 8019556:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	f003 0307 	and.w	r3, r3, #7
 801955e:	2b00      	cmp	r3, #0
 8019560:	d00b      	beq.n	801957a <pvPortMalloc+0x6e>
	__asm volatile
 8019562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019566:	f383 8811 	msr	BASEPRI, r3
 801956a:	f3bf 8f6f 	isb	sy
 801956e:	f3bf 8f4f 	dsb	sy
 8019572:	617b      	str	r3, [r7, #20]
}
 8019574:	bf00      	nop
 8019576:	bf00      	nop
 8019578:	e7fd      	b.n	8019576 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801957a:	687b      	ldr	r3, [r7, #4]
 801957c:	2b00      	cmp	r3, #0
 801957e:	d06f      	beq.n	8019660 <pvPortMalloc+0x154>
 8019580:	4b45      	ldr	r3, [pc, #276]	@ (8019698 <pvPortMalloc+0x18c>)
 8019582:	681b      	ldr	r3, [r3, #0]
 8019584:	687a      	ldr	r2, [r7, #4]
 8019586:	429a      	cmp	r2, r3
 8019588:	d86a      	bhi.n	8019660 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801958a:	4b44      	ldr	r3, [pc, #272]	@ (801969c <pvPortMalloc+0x190>)
 801958c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801958e:	4b43      	ldr	r3, [pc, #268]	@ (801969c <pvPortMalloc+0x190>)
 8019590:	681b      	ldr	r3, [r3, #0]
 8019592:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8019594:	e004      	b.n	80195a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8019596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019598:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801959c:	681b      	ldr	r3, [r3, #0]
 801959e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80195a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195a2:	685b      	ldr	r3, [r3, #4]
 80195a4:	687a      	ldr	r2, [r7, #4]
 80195a6:	429a      	cmp	r2, r3
 80195a8:	d903      	bls.n	80195b2 <pvPortMalloc+0xa6>
 80195aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195ac:	681b      	ldr	r3, [r3, #0]
 80195ae:	2b00      	cmp	r3, #0
 80195b0:	d1f1      	bne.n	8019596 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80195b2:	4b37      	ldr	r3, [pc, #220]	@ (8019690 <pvPortMalloc+0x184>)
 80195b4:	681b      	ldr	r3, [r3, #0]
 80195b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80195b8:	429a      	cmp	r2, r3
 80195ba:	d051      	beq.n	8019660 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80195bc:	6a3b      	ldr	r3, [r7, #32]
 80195be:	681b      	ldr	r3, [r3, #0]
 80195c0:	2208      	movs	r2, #8
 80195c2:	4413      	add	r3, r2
 80195c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80195c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195c8:	681a      	ldr	r2, [r3, #0]
 80195ca:	6a3b      	ldr	r3, [r7, #32]
 80195cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80195ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195d0:	685a      	ldr	r2, [r3, #4]
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	1ad2      	subs	r2, r2, r3
 80195d6:	2308      	movs	r3, #8
 80195d8:	005b      	lsls	r3, r3, #1
 80195da:	429a      	cmp	r2, r3
 80195dc:	d920      	bls.n	8019620 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80195de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	4413      	add	r3, r2
 80195e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80195e6:	69bb      	ldr	r3, [r7, #24]
 80195e8:	f003 0307 	and.w	r3, r3, #7
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d00b      	beq.n	8019608 <pvPortMalloc+0xfc>
	__asm volatile
 80195f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80195f4:	f383 8811 	msr	BASEPRI, r3
 80195f8:	f3bf 8f6f 	isb	sy
 80195fc:	f3bf 8f4f 	dsb	sy
 8019600:	613b      	str	r3, [r7, #16]
}
 8019602:	bf00      	nop
 8019604:	bf00      	nop
 8019606:	e7fd      	b.n	8019604 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801960a:	685a      	ldr	r2, [r3, #4]
 801960c:	687b      	ldr	r3, [r7, #4]
 801960e:	1ad2      	subs	r2, r2, r3
 8019610:	69bb      	ldr	r3, [r7, #24]
 8019612:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8019614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019616:	687a      	ldr	r2, [r7, #4]
 8019618:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801961a:	69b8      	ldr	r0, [r7, #24]
 801961c:	f000 f90a 	bl	8019834 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019620:	4b1d      	ldr	r3, [pc, #116]	@ (8019698 <pvPortMalloc+0x18c>)
 8019622:	681a      	ldr	r2, [r3, #0]
 8019624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019626:	685b      	ldr	r3, [r3, #4]
 8019628:	1ad3      	subs	r3, r2, r3
 801962a:	4a1b      	ldr	r2, [pc, #108]	@ (8019698 <pvPortMalloc+0x18c>)
 801962c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801962e:	4b1a      	ldr	r3, [pc, #104]	@ (8019698 <pvPortMalloc+0x18c>)
 8019630:	681a      	ldr	r2, [r3, #0]
 8019632:	4b1b      	ldr	r3, [pc, #108]	@ (80196a0 <pvPortMalloc+0x194>)
 8019634:	681b      	ldr	r3, [r3, #0]
 8019636:	429a      	cmp	r2, r3
 8019638:	d203      	bcs.n	8019642 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801963a:	4b17      	ldr	r3, [pc, #92]	@ (8019698 <pvPortMalloc+0x18c>)
 801963c:	681b      	ldr	r3, [r3, #0]
 801963e:	4a18      	ldr	r2, [pc, #96]	@ (80196a0 <pvPortMalloc+0x194>)
 8019640:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8019642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019644:	685a      	ldr	r2, [r3, #4]
 8019646:	4b13      	ldr	r3, [pc, #76]	@ (8019694 <pvPortMalloc+0x188>)
 8019648:	681b      	ldr	r3, [r3, #0]
 801964a:	431a      	orrs	r2, r3
 801964c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801964e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8019650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019652:	2200      	movs	r2, #0
 8019654:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8019656:	4b13      	ldr	r3, [pc, #76]	@ (80196a4 <pvPortMalloc+0x198>)
 8019658:	681b      	ldr	r3, [r3, #0]
 801965a:	3301      	adds	r3, #1
 801965c:	4a11      	ldr	r2, [pc, #68]	@ (80196a4 <pvPortMalloc+0x198>)
 801965e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8019660:	f7fe fbaa 	bl	8017db8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8019664:	69fb      	ldr	r3, [r7, #28]
 8019666:	f003 0307 	and.w	r3, r3, #7
 801966a:	2b00      	cmp	r3, #0
 801966c:	d00b      	beq.n	8019686 <pvPortMalloc+0x17a>
	__asm volatile
 801966e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8019672:	f383 8811 	msr	BASEPRI, r3
 8019676:	f3bf 8f6f 	isb	sy
 801967a:	f3bf 8f4f 	dsb	sy
 801967e:	60fb      	str	r3, [r7, #12]
}
 8019680:	bf00      	nop
 8019682:	bf00      	nop
 8019684:	e7fd      	b.n	8019682 <pvPortMalloc+0x176>
	return pvReturn;
 8019686:	69fb      	ldr	r3, [r7, #28]
}
 8019688:	4618      	mov	r0, r3
 801968a:	3728      	adds	r7, #40	@ 0x28
 801968c:	46bd      	mov	sp, r7
 801968e:	bd80      	pop	{r7, pc}
 8019690:	240140d0 	.word	0x240140d0
 8019694:	240140e4 	.word	0x240140e4
 8019698:	240140d4 	.word	0x240140d4
 801969c:	240140c8 	.word	0x240140c8
 80196a0:	240140d8 	.word	0x240140d8
 80196a4:	240140dc 	.word	0x240140dc

080196a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80196a8:	b580      	push	{r7, lr}
 80196aa:	b086      	sub	sp, #24
 80196ac:	af00      	add	r7, sp, #0
 80196ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80196b0:	687b      	ldr	r3, [r7, #4]
 80196b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80196b4:	687b      	ldr	r3, [r7, #4]
 80196b6:	2b00      	cmp	r3, #0
 80196b8:	d04f      	beq.n	801975a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80196ba:	2308      	movs	r3, #8
 80196bc:	425b      	negs	r3, r3
 80196be:	697a      	ldr	r2, [r7, #20]
 80196c0:	4413      	add	r3, r2
 80196c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80196c4:	697b      	ldr	r3, [r7, #20]
 80196c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80196c8:	693b      	ldr	r3, [r7, #16]
 80196ca:	685a      	ldr	r2, [r3, #4]
 80196cc:	4b25      	ldr	r3, [pc, #148]	@ (8019764 <vPortFree+0xbc>)
 80196ce:	681b      	ldr	r3, [r3, #0]
 80196d0:	4013      	ands	r3, r2
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d10b      	bne.n	80196ee <vPortFree+0x46>
	__asm volatile
 80196d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80196da:	f383 8811 	msr	BASEPRI, r3
 80196de:	f3bf 8f6f 	isb	sy
 80196e2:	f3bf 8f4f 	dsb	sy
 80196e6:	60fb      	str	r3, [r7, #12]
}
 80196e8:	bf00      	nop
 80196ea:	bf00      	nop
 80196ec:	e7fd      	b.n	80196ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80196ee:	693b      	ldr	r3, [r7, #16]
 80196f0:	681b      	ldr	r3, [r3, #0]
 80196f2:	2b00      	cmp	r3, #0
 80196f4:	d00b      	beq.n	801970e <vPortFree+0x66>
	__asm volatile
 80196f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80196fa:	f383 8811 	msr	BASEPRI, r3
 80196fe:	f3bf 8f6f 	isb	sy
 8019702:	f3bf 8f4f 	dsb	sy
 8019706:	60bb      	str	r3, [r7, #8]
}
 8019708:	bf00      	nop
 801970a:	bf00      	nop
 801970c:	e7fd      	b.n	801970a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801970e:	693b      	ldr	r3, [r7, #16]
 8019710:	685a      	ldr	r2, [r3, #4]
 8019712:	4b14      	ldr	r3, [pc, #80]	@ (8019764 <vPortFree+0xbc>)
 8019714:	681b      	ldr	r3, [r3, #0]
 8019716:	4013      	ands	r3, r2
 8019718:	2b00      	cmp	r3, #0
 801971a:	d01e      	beq.n	801975a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801971c:	693b      	ldr	r3, [r7, #16]
 801971e:	681b      	ldr	r3, [r3, #0]
 8019720:	2b00      	cmp	r3, #0
 8019722:	d11a      	bne.n	801975a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8019724:	693b      	ldr	r3, [r7, #16]
 8019726:	685a      	ldr	r2, [r3, #4]
 8019728:	4b0e      	ldr	r3, [pc, #56]	@ (8019764 <vPortFree+0xbc>)
 801972a:	681b      	ldr	r3, [r3, #0]
 801972c:	43db      	mvns	r3, r3
 801972e:	401a      	ands	r2, r3
 8019730:	693b      	ldr	r3, [r7, #16]
 8019732:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8019734:	f7fe fb32 	bl	8017d9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8019738:	693b      	ldr	r3, [r7, #16]
 801973a:	685a      	ldr	r2, [r3, #4]
 801973c:	4b0a      	ldr	r3, [pc, #40]	@ (8019768 <vPortFree+0xc0>)
 801973e:	681b      	ldr	r3, [r3, #0]
 8019740:	4413      	add	r3, r2
 8019742:	4a09      	ldr	r2, [pc, #36]	@ (8019768 <vPortFree+0xc0>)
 8019744:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8019746:	6938      	ldr	r0, [r7, #16]
 8019748:	f000 f874 	bl	8019834 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801974c:	4b07      	ldr	r3, [pc, #28]	@ (801976c <vPortFree+0xc4>)
 801974e:	681b      	ldr	r3, [r3, #0]
 8019750:	3301      	adds	r3, #1
 8019752:	4a06      	ldr	r2, [pc, #24]	@ (801976c <vPortFree+0xc4>)
 8019754:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8019756:	f7fe fb2f 	bl	8017db8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801975a:	bf00      	nop
 801975c:	3718      	adds	r7, #24
 801975e:	46bd      	mov	sp, r7
 8019760:	bd80      	pop	{r7, pc}
 8019762:	bf00      	nop
 8019764:	240140e4 	.word	0x240140e4
 8019768:	240140d4 	.word	0x240140d4
 801976c:	240140e0 	.word	0x240140e0

08019770 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8019770:	b480      	push	{r7}
 8019772:	b085      	sub	sp, #20
 8019774:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8019776:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801977a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801977c:	4b27      	ldr	r3, [pc, #156]	@ (801981c <prvHeapInit+0xac>)
 801977e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8019780:	68fb      	ldr	r3, [r7, #12]
 8019782:	f003 0307 	and.w	r3, r3, #7
 8019786:	2b00      	cmp	r3, #0
 8019788:	d00c      	beq.n	80197a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801978a:	68fb      	ldr	r3, [r7, #12]
 801978c:	3307      	adds	r3, #7
 801978e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019790:	68fb      	ldr	r3, [r7, #12]
 8019792:	f023 0307 	bic.w	r3, r3, #7
 8019796:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8019798:	68ba      	ldr	r2, [r7, #8]
 801979a:	68fb      	ldr	r3, [r7, #12]
 801979c:	1ad3      	subs	r3, r2, r3
 801979e:	4a1f      	ldr	r2, [pc, #124]	@ (801981c <prvHeapInit+0xac>)
 80197a0:	4413      	add	r3, r2
 80197a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80197a4:	68fb      	ldr	r3, [r7, #12]
 80197a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80197a8:	4a1d      	ldr	r2, [pc, #116]	@ (8019820 <prvHeapInit+0xb0>)
 80197aa:	687b      	ldr	r3, [r7, #4]
 80197ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80197ae:	4b1c      	ldr	r3, [pc, #112]	@ (8019820 <prvHeapInit+0xb0>)
 80197b0:	2200      	movs	r2, #0
 80197b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80197b4:	687b      	ldr	r3, [r7, #4]
 80197b6:	68ba      	ldr	r2, [r7, #8]
 80197b8:	4413      	add	r3, r2
 80197ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80197bc:	2208      	movs	r2, #8
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	1a9b      	subs	r3, r3, r2
 80197c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80197c4:	68fb      	ldr	r3, [r7, #12]
 80197c6:	f023 0307 	bic.w	r3, r3, #7
 80197ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80197cc:	68fb      	ldr	r3, [r7, #12]
 80197ce:	4a15      	ldr	r2, [pc, #84]	@ (8019824 <prvHeapInit+0xb4>)
 80197d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80197d2:	4b14      	ldr	r3, [pc, #80]	@ (8019824 <prvHeapInit+0xb4>)
 80197d4:	681b      	ldr	r3, [r3, #0]
 80197d6:	2200      	movs	r2, #0
 80197d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80197da:	4b12      	ldr	r3, [pc, #72]	@ (8019824 <prvHeapInit+0xb4>)
 80197dc:	681b      	ldr	r3, [r3, #0]
 80197de:	2200      	movs	r2, #0
 80197e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80197e2:	687b      	ldr	r3, [r7, #4]
 80197e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80197e6:	683b      	ldr	r3, [r7, #0]
 80197e8:	68fa      	ldr	r2, [r7, #12]
 80197ea:	1ad2      	subs	r2, r2, r3
 80197ec:	683b      	ldr	r3, [r7, #0]
 80197ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80197f0:	4b0c      	ldr	r3, [pc, #48]	@ (8019824 <prvHeapInit+0xb4>)
 80197f2:	681a      	ldr	r2, [r3, #0]
 80197f4:	683b      	ldr	r3, [r7, #0]
 80197f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80197f8:	683b      	ldr	r3, [r7, #0]
 80197fa:	685b      	ldr	r3, [r3, #4]
 80197fc:	4a0a      	ldr	r2, [pc, #40]	@ (8019828 <prvHeapInit+0xb8>)
 80197fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019800:	683b      	ldr	r3, [r7, #0]
 8019802:	685b      	ldr	r3, [r3, #4]
 8019804:	4a09      	ldr	r2, [pc, #36]	@ (801982c <prvHeapInit+0xbc>)
 8019806:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8019808:	4b09      	ldr	r3, [pc, #36]	@ (8019830 <prvHeapInit+0xc0>)
 801980a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801980e:	601a      	str	r2, [r3, #0]
}
 8019810:	bf00      	nop
 8019812:	3714      	adds	r7, #20
 8019814:	46bd      	mov	sp, r7
 8019816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801981a:	4770      	bx	lr
 801981c:	240040c8 	.word	0x240040c8
 8019820:	240140c8 	.word	0x240140c8
 8019824:	240140d0 	.word	0x240140d0
 8019828:	240140d8 	.word	0x240140d8
 801982c:	240140d4 	.word	0x240140d4
 8019830:	240140e4 	.word	0x240140e4

08019834 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8019834:	b480      	push	{r7}
 8019836:	b085      	sub	sp, #20
 8019838:	af00      	add	r7, sp, #0
 801983a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801983c:	4b28      	ldr	r3, [pc, #160]	@ (80198e0 <prvInsertBlockIntoFreeList+0xac>)
 801983e:	60fb      	str	r3, [r7, #12]
 8019840:	e002      	b.n	8019848 <prvInsertBlockIntoFreeList+0x14>
 8019842:	68fb      	ldr	r3, [r7, #12]
 8019844:	681b      	ldr	r3, [r3, #0]
 8019846:	60fb      	str	r3, [r7, #12]
 8019848:	68fb      	ldr	r3, [r7, #12]
 801984a:	681b      	ldr	r3, [r3, #0]
 801984c:	687a      	ldr	r2, [r7, #4]
 801984e:	429a      	cmp	r2, r3
 8019850:	d8f7      	bhi.n	8019842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8019852:	68fb      	ldr	r3, [r7, #12]
 8019854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8019856:	68fb      	ldr	r3, [r7, #12]
 8019858:	685b      	ldr	r3, [r3, #4]
 801985a:	68ba      	ldr	r2, [r7, #8]
 801985c:	4413      	add	r3, r2
 801985e:	687a      	ldr	r2, [r7, #4]
 8019860:	429a      	cmp	r2, r3
 8019862:	d108      	bne.n	8019876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8019864:	68fb      	ldr	r3, [r7, #12]
 8019866:	685a      	ldr	r2, [r3, #4]
 8019868:	687b      	ldr	r3, [r7, #4]
 801986a:	685b      	ldr	r3, [r3, #4]
 801986c:	441a      	add	r2, r3
 801986e:	68fb      	ldr	r3, [r7, #12]
 8019870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8019872:	68fb      	ldr	r3, [r7, #12]
 8019874:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801987a:	687b      	ldr	r3, [r7, #4]
 801987c:	685b      	ldr	r3, [r3, #4]
 801987e:	68ba      	ldr	r2, [r7, #8]
 8019880:	441a      	add	r2, r3
 8019882:	68fb      	ldr	r3, [r7, #12]
 8019884:	681b      	ldr	r3, [r3, #0]
 8019886:	429a      	cmp	r2, r3
 8019888:	d118      	bne.n	80198bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801988a:	68fb      	ldr	r3, [r7, #12]
 801988c:	681a      	ldr	r2, [r3, #0]
 801988e:	4b15      	ldr	r3, [pc, #84]	@ (80198e4 <prvInsertBlockIntoFreeList+0xb0>)
 8019890:	681b      	ldr	r3, [r3, #0]
 8019892:	429a      	cmp	r2, r3
 8019894:	d00d      	beq.n	80198b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	685a      	ldr	r2, [r3, #4]
 801989a:	68fb      	ldr	r3, [r7, #12]
 801989c:	681b      	ldr	r3, [r3, #0]
 801989e:	685b      	ldr	r3, [r3, #4]
 80198a0:	441a      	add	r2, r3
 80198a2:	687b      	ldr	r3, [r7, #4]
 80198a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80198a6:	68fb      	ldr	r3, [r7, #12]
 80198a8:	681b      	ldr	r3, [r3, #0]
 80198aa:	681a      	ldr	r2, [r3, #0]
 80198ac:	687b      	ldr	r3, [r7, #4]
 80198ae:	601a      	str	r2, [r3, #0]
 80198b0:	e008      	b.n	80198c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80198b2:	4b0c      	ldr	r3, [pc, #48]	@ (80198e4 <prvInsertBlockIntoFreeList+0xb0>)
 80198b4:	681a      	ldr	r2, [r3, #0]
 80198b6:	687b      	ldr	r3, [r7, #4]
 80198b8:	601a      	str	r2, [r3, #0]
 80198ba:	e003      	b.n	80198c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80198bc:	68fb      	ldr	r3, [r7, #12]
 80198be:	681a      	ldr	r2, [r3, #0]
 80198c0:	687b      	ldr	r3, [r7, #4]
 80198c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80198c4:	68fa      	ldr	r2, [r7, #12]
 80198c6:	687b      	ldr	r3, [r7, #4]
 80198c8:	429a      	cmp	r2, r3
 80198ca:	d002      	beq.n	80198d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80198cc:	68fb      	ldr	r3, [r7, #12]
 80198ce:	687a      	ldr	r2, [r7, #4]
 80198d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80198d2:	bf00      	nop
 80198d4:	3714      	adds	r7, #20
 80198d6:	46bd      	mov	sp, r7
 80198d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198dc:	4770      	bx	lr
 80198de:	bf00      	nop
 80198e0:	240140c8 	.word	0x240140c8
 80198e4:	240140d0 	.word	0x240140d0

080198e8 <atoi>:
 80198e8:	220a      	movs	r2, #10
 80198ea:	2100      	movs	r1, #0
 80198ec:	f000 b87c 	b.w	80199e8 <strtol>

080198f0 <_strtol_l.isra.0>:
 80198f0:	2b24      	cmp	r3, #36	@ 0x24
 80198f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80198f6:	4686      	mov	lr, r0
 80198f8:	4690      	mov	r8, r2
 80198fa:	d801      	bhi.n	8019900 <_strtol_l.isra.0+0x10>
 80198fc:	2b01      	cmp	r3, #1
 80198fe:	d106      	bne.n	801990e <_strtol_l.isra.0+0x1e>
 8019900:	f001 fafa 	bl	801aef8 <__errno>
 8019904:	2316      	movs	r3, #22
 8019906:	6003      	str	r3, [r0, #0]
 8019908:	2000      	movs	r0, #0
 801990a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801990e:	4834      	ldr	r0, [pc, #208]	@ (80199e0 <_strtol_l.isra.0+0xf0>)
 8019910:	460d      	mov	r5, r1
 8019912:	462a      	mov	r2, r5
 8019914:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019918:	5d06      	ldrb	r6, [r0, r4]
 801991a:	f016 0608 	ands.w	r6, r6, #8
 801991e:	d1f8      	bne.n	8019912 <_strtol_l.isra.0+0x22>
 8019920:	2c2d      	cmp	r4, #45	@ 0x2d
 8019922:	d110      	bne.n	8019946 <_strtol_l.isra.0+0x56>
 8019924:	782c      	ldrb	r4, [r5, #0]
 8019926:	2601      	movs	r6, #1
 8019928:	1c95      	adds	r5, r2, #2
 801992a:	f033 0210 	bics.w	r2, r3, #16
 801992e:	d115      	bne.n	801995c <_strtol_l.isra.0+0x6c>
 8019930:	2c30      	cmp	r4, #48	@ 0x30
 8019932:	d10d      	bne.n	8019950 <_strtol_l.isra.0+0x60>
 8019934:	782a      	ldrb	r2, [r5, #0]
 8019936:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801993a:	2a58      	cmp	r2, #88	@ 0x58
 801993c:	d108      	bne.n	8019950 <_strtol_l.isra.0+0x60>
 801993e:	786c      	ldrb	r4, [r5, #1]
 8019940:	3502      	adds	r5, #2
 8019942:	2310      	movs	r3, #16
 8019944:	e00a      	b.n	801995c <_strtol_l.isra.0+0x6c>
 8019946:	2c2b      	cmp	r4, #43	@ 0x2b
 8019948:	bf04      	itt	eq
 801994a:	782c      	ldrbeq	r4, [r5, #0]
 801994c:	1c95      	addeq	r5, r2, #2
 801994e:	e7ec      	b.n	801992a <_strtol_l.isra.0+0x3a>
 8019950:	2b00      	cmp	r3, #0
 8019952:	d1f6      	bne.n	8019942 <_strtol_l.isra.0+0x52>
 8019954:	2c30      	cmp	r4, #48	@ 0x30
 8019956:	bf14      	ite	ne
 8019958:	230a      	movne	r3, #10
 801995a:	2308      	moveq	r3, #8
 801995c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019960:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019964:	2200      	movs	r2, #0
 8019966:	fbbc f9f3 	udiv	r9, ip, r3
 801996a:	4610      	mov	r0, r2
 801996c:	fb03 ca19 	mls	sl, r3, r9, ip
 8019970:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019974:	2f09      	cmp	r7, #9
 8019976:	d80f      	bhi.n	8019998 <_strtol_l.isra.0+0xa8>
 8019978:	463c      	mov	r4, r7
 801997a:	42a3      	cmp	r3, r4
 801997c:	dd1b      	ble.n	80199b6 <_strtol_l.isra.0+0xc6>
 801997e:	1c57      	adds	r7, r2, #1
 8019980:	d007      	beq.n	8019992 <_strtol_l.isra.0+0xa2>
 8019982:	4581      	cmp	r9, r0
 8019984:	d314      	bcc.n	80199b0 <_strtol_l.isra.0+0xc0>
 8019986:	d101      	bne.n	801998c <_strtol_l.isra.0+0x9c>
 8019988:	45a2      	cmp	sl, r4
 801998a:	db11      	blt.n	80199b0 <_strtol_l.isra.0+0xc0>
 801998c:	fb00 4003 	mla	r0, r0, r3, r4
 8019990:	2201      	movs	r2, #1
 8019992:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019996:	e7eb      	b.n	8019970 <_strtol_l.isra.0+0x80>
 8019998:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801999c:	2f19      	cmp	r7, #25
 801999e:	d801      	bhi.n	80199a4 <_strtol_l.isra.0+0xb4>
 80199a0:	3c37      	subs	r4, #55	@ 0x37
 80199a2:	e7ea      	b.n	801997a <_strtol_l.isra.0+0x8a>
 80199a4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80199a8:	2f19      	cmp	r7, #25
 80199aa:	d804      	bhi.n	80199b6 <_strtol_l.isra.0+0xc6>
 80199ac:	3c57      	subs	r4, #87	@ 0x57
 80199ae:	e7e4      	b.n	801997a <_strtol_l.isra.0+0x8a>
 80199b0:	f04f 32ff 	mov.w	r2, #4294967295
 80199b4:	e7ed      	b.n	8019992 <_strtol_l.isra.0+0xa2>
 80199b6:	1c53      	adds	r3, r2, #1
 80199b8:	d108      	bne.n	80199cc <_strtol_l.isra.0+0xdc>
 80199ba:	2322      	movs	r3, #34	@ 0x22
 80199bc:	f8ce 3000 	str.w	r3, [lr]
 80199c0:	4660      	mov	r0, ip
 80199c2:	f1b8 0f00 	cmp.w	r8, #0
 80199c6:	d0a0      	beq.n	801990a <_strtol_l.isra.0+0x1a>
 80199c8:	1e69      	subs	r1, r5, #1
 80199ca:	e006      	b.n	80199da <_strtol_l.isra.0+0xea>
 80199cc:	b106      	cbz	r6, 80199d0 <_strtol_l.isra.0+0xe0>
 80199ce:	4240      	negs	r0, r0
 80199d0:	f1b8 0f00 	cmp.w	r8, #0
 80199d4:	d099      	beq.n	801990a <_strtol_l.isra.0+0x1a>
 80199d6:	2a00      	cmp	r2, #0
 80199d8:	d1f6      	bne.n	80199c8 <_strtol_l.isra.0+0xd8>
 80199da:	f8c8 1000 	str.w	r1, [r8]
 80199de:	e794      	b.n	801990a <_strtol_l.isra.0+0x1a>
 80199e0:	0801f4d1 	.word	0x0801f4d1

080199e4 <_strtol_r>:
 80199e4:	f7ff bf84 	b.w	80198f0 <_strtol_l.isra.0>

080199e8 <strtol>:
 80199e8:	4613      	mov	r3, r2
 80199ea:	460a      	mov	r2, r1
 80199ec:	4601      	mov	r1, r0
 80199ee:	4802      	ldr	r0, [pc, #8]	@ (80199f8 <strtol+0x10>)
 80199f0:	6800      	ldr	r0, [r0, #0]
 80199f2:	f7ff bf7d 	b.w	80198f0 <_strtol_l.isra.0>
 80199f6:	bf00      	nop
 80199f8:	24000020 	.word	0x24000020

080199fc <__cvt>:
 80199fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80199fe:	ed2d 8b02 	vpush	{d8}
 8019a02:	eeb0 8b40 	vmov.f64	d8, d0
 8019a06:	b085      	sub	sp, #20
 8019a08:	4617      	mov	r7, r2
 8019a0a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8019a0c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019a0e:	ee18 2a90 	vmov	r2, s17
 8019a12:	f025 0520 	bic.w	r5, r5, #32
 8019a16:	2a00      	cmp	r2, #0
 8019a18:	bfb6      	itet	lt
 8019a1a:	222d      	movlt	r2, #45	@ 0x2d
 8019a1c:	2200      	movge	r2, #0
 8019a1e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019a22:	2d46      	cmp	r5, #70	@ 0x46
 8019a24:	460c      	mov	r4, r1
 8019a26:	701a      	strb	r2, [r3, #0]
 8019a28:	d004      	beq.n	8019a34 <__cvt+0x38>
 8019a2a:	2d45      	cmp	r5, #69	@ 0x45
 8019a2c:	d100      	bne.n	8019a30 <__cvt+0x34>
 8019a2e:	3401      	adds	r4, #1
 8019a30:	2102      	movs	r1, #2
 8019a32:	e000      	b.n	8019a36 <__cvt+0x3a>
 8019a34:	2103      	movs	r1, #3
 8019a36:	ab03      	add	r3, sp, #12
 8019a38:	9301      	str	r3, [sp, #4]
 8019a3a:	ab02      	add	r3, sp, #8
 8019a3c:	9300      	str	r3, [sp, #0]
 8019a3e:	4622      	mov	r2, r4
 8019a40:	4633      	mov	r3, r6
 8019a42:	eeb0 0b48 	vmov.f64	d0, d8
 8019a46:	f001 fb23 	bl	801b090 <_dtoa_r>
 8019a4a:	2d47      	cmp	r5, #71	@ 0x47
 8019a4c:	d114      	bne.n	8019a78 <__cvt+0x7c>
 8019a4e:	07fb      	lsls	r3, r7, #31
 8019a50:	d50a      	bpl.n	8019a68 <__cvt+0x6c>
 8019a52:	1902      	adds	r2, r0, r4
 8019a54:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a5c:	bf08      	it	eq
 8019a5e:	9203      	streq	r2, [sp, #12]
 8019a60:	2130      	movs	r1, #48	@ 0x30
 8019a62:	9b03      	ldr	r3, [sp, #12]
 8019a64:	4293      	cmp	r3, r2
 8019a66:	d319      	bcc.n	8019a9c <__cvt+0xa0>
 8019a68:	9b03      	ldr	r3, [sp, #12]
 8019a6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019a6c:	1a1b      	subs	r3, r3, r0
 8019a6e:	6013      	str	r3, [r2, #0]
 8019a70:	b005      	add	sp, #20
 8019a72:	ecbd 8b02 	vpop	{d8}
 8019a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019a78:	2d46      	cmp	r5, #70	@ 0x46
 8019a7a:	eb00 0204 	add.w	r2, r0, r4
 8019a7e:	d1e9      	bne.n	8019a54 <__cvt+0x58>
 8019a80:	7803      	ldrb	r3, [r0, #0]
 8019a82:	2b30      	cmp	r3, #48	@ 0x30
 8019a84:	d107      	bne.n	8019a96 <__cvt+0x9a>
 8019a86:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a8e:	bf1c      	itt	ne
 8019a90:	f1c4 0401 	rsbne	r4, r4, #1
 8019a94:	6034      	strne	r4, [r6, #0]
 8019a96:	6833      	ldr	r3, [r6, #0]
 8019a98:	441a      	add	r2, r3
 8019a9a:	e7db      	b.n	8019a54 <__cvt+0x58>
 8019a9c:	1c5c      	adds	r4, r3, #1
 8019a9e:	9403      	str	r4, [sp, #12]
 8019aa0:	7019      	strb	r1, [r3, #0]
 8019aa2:	e7de      	b.n	8019a62 <__cvt+0x66>

08019aa4 <__exponent>:
 8019aa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019aa6:	2900      	cmp	r1, #0
 8019aa8:	bfba      	itte	lt
 8019aaa:	4249      	neglt	r1, r1
 8019aac:	232d      	movlt	r3, #45	@ 0x2d
 8019aae:	232b      	movge	r3, #43	@ 0x2b
 8019ab0:	2909      	cmp	r1, #9
 8019ab2:	7002      	strb	r2, [r0, #0]
 8019ab4:	7043      	strb	r3, [r0, #1]
 8019ab6:	dd29      	ble.n	8019b0c <__exponent+0x68>
 8019ab8:	f10d 0307 	add.w	r3, sp, #7
 8019abc:	461d      	mov	r5, r3
 8019abe:	270a      	movs	r7, #10
 8019ac0:	461a      	mov	r2, r3
 8019ac2:	fbb1 f6f7 	udiv	r6, r1, r7
 8019ac6:	fb07 1416 	mls	r4, r7, r6, r1
 8019aca:	3430      	adds	r4, #48	@ 0x30
 8019acc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019ad0:	460c      	mov	r4, r1
 8019ad2:	2c63      	cmp	r4, #99	@ 0x63
 8019ad4:	f103 33ff 	add.w	r3, r3, #4294967295
 8019ad8:	4631      	mov	r1, r6
 8019ada:	dcf1      	bgt.n	8019ac0 <__exponent+0x1c>
 8019adc:	3130      	adds	r1, #48	@ 0x30
 8019ade:	1e94      	subs	r4, r2, #2
 8019ae0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019ae4:	1c41      	adds	r1, r0, #1
 8019ae6:	4623      	mov	r3, r4
 8019ae8:	42ab      	cmp	r3, r5
 8019aea:	d30a      	bcc.n	8019b02 <__exponent+0x5e>
 8019aec:	f10d 0309 	add.w	r3, sp, #9
 8019af0:	1a9b      	subs	r3, r3, r2
 8019af2:	42ac      	cmp	r4, r5
 8019af4:	bf88      	it	hi
 8019af6:	2300      	movhi	r3, #0
 8019af8:	3302      	adds	r3, #2
 8019afa:	4403      	add	r3, r0
 8019afc:	1a18      	subs	r0, r3, r0
 8019afe:	b003      	add	sp, #12
 8019b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019b02:	f813 6b01 	ldrb.w	r6, [r3], #1
 8019b06:	f801 6f01 	strb.w	r6, [r1, #1]!
 8019b0a:	e7ed      	b.n	8019ae8 <__exponent+0x44>
 8019b0c:	2330      	movs	r3, #48	@ 0x30
 8019b0e:	3130      	adds	r1, #48	@ 0x30
 8019b10:	7083      	strb	r3, [r0, #2]
 8019b12:	70c1      	strb	r1, [r0, #3]
 8019b14:	1d03      	adds	r3, r0, #4
 8019b16:	e7f1      	b.n	8019afc <__exponent+0x58>

08019b18 <_printf_float>:
 8019b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b1c:	b08d      	sub	sp, #52	@ 0x34
 8019b1e:	460c      	mov	r4, r1
 8019b20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019b24:	4616      	mov	r6, r2
 8019b26:	461f      	mov	r7, r3
 8019b28:	4605      	mov	r5, r0
 8019b2a:	f001 f93d 	bl	801ada8 <_localeconv_r>
 8019b2e:	f8d0 b000 	ldr.w	fp, [r0]
 8019b32:	4658      	mov	r0, fp
 8019b34:	f7e6 fc4c 	bl	80003d0 <strlen>
 8019b38:	2300      	movs	r3, #0
 8019b3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8019b3c:	f8d8 3000 	ldr.w	r3, [r8]
 8019b40:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019b44:	6822      	ldr	r2, [r4, #0]
 8019b46:	9005      	str	r0, [sp, #20]
 8019b48:	3307      	adds	r3, #7
 8019b4a:	f023 0307 	bic.w	r3, r3, #7
 8019b4e:	f103 0108 	add.w	r1, r3, #8
 8019b52:	f8c8 1000 	str.w	r1, [r8]
 8019b56:	ed93 0b00 	vldr	d0, [r3]
 8019b5a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8019db8 <_printf_float+0x2a0>
 8019b5e:	eeb0 7bc0 	vabs.f64	d7, d0
 8019b62:	eeb4 7b46 	vcmp.f64	d7, d6
 8019b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b6a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8019b6e:	dd24      	ble.n	8019bba <_printf_float+0xa2>
 8019b70:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b78:	d502      	bpl.n	8019b80 <_printf_float+0x68>
 8019b7a:	232d      	movs	r3, #45	@ 0x2d
 8019b7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019b80:	498f      	ldr	r1, [pc, #572]	@ (8019dc0 <_printf_float+0x2a8>)
 8019b82:	4b90      	ldr	r3, [pc, #576]	@ (8019dc4 <_printf_float+0x2ac>)
 8019b84:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019b88:	bf8c      	ite	hi
 8019b8a:	4688      	movhi	r8, r1
 8019b8c:	4698      	movls	r8, r3
 8019b8e:	f022 0204 	bic.w	r2, r2, #4
 8019b92:	2303      	movs	r3, #3
 8019b94:	6123      	str	r3, [r4, #16]
 8019b96:	6022      	str	r2, [r4, #0]
 8019b98:	f04f 0a00 	mov.w	sl, #0
 8019b9c:	9700      	str	r7, [sp, #0]
 8019b9e:	4633      	mov	r3, r6
 8019ba0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019ba2:	4621      	mov	r1, r4
 8019ba4:	4628      	mov	r0, r5
 8019ba6:	f000 f9d1 	bl	8019f4c <_printf_common>
 8019baa:	3001      	adds	r0, #1
 8019bac:	f040 8089 	bne.w	8019cc2 <_printf_float+0x1aa>
 8019bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8019bb4:	b00d      	add	sp, #52	@ 0x34
 8019bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019bba:	eeb4 0b40 	vcmp.f64	d0, d0
 8019bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019bc2:	d709      	bvc.n	8019bd8 <_printf_float+0xc0>
 8019bc4:	ee10 3a90 	vmov	r3, s1
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	bfbc      	itt	lt
 8019bcc:	232d      	movlt	r3, #45	@ 0x2d
 8019bce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019bd2:	497d      	ldr	r1, [pc, #500]	@ (8019dc8 <_printf_float+0x2b0>)
 8019bd4:	4b7d      	ldr	r3, [pc, #500]	@ (8019dcc <_printf_float+0x2b4>)
 8019bd6:	e7d5      	b.n	8019b84 <_printf_float+0x6c>
 8019bd8:	6863      	ldr	r3, [r4, #4]
 8019bda:	1c59      	adds	r1, r3, #1
 8019bdc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019be0:	d139      	bne.n	8019c56 <_printf_float+0x13e>
 8019be2:	2306      	movs	r3, #6
 8019be4:	6063      	str	r3, [r4, #4]
 8019be6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8019bea:	2300      	movs	r3, #0
 8019bec:	6022      	str	r2, [r4, #0]
 8019bee:	9303      	str	r3, [sp, #12]
 8019bf0:	ab0a      	add	r3, sp, #40	@ 0x28
 8019bf2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8019bf6:	ab09      	add	r3, sp, #36	@ 0x24
 8019bf8:	9300      	str	r3, [sp, #0]
 8019bfa:	6861      	ldr	r1, [r4, #4]
 8019bfc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8019c00:	4628      	mov	r0, r5
 8019c02:	f7ff fefb 	bl	80199fc <__cvt>
 8019c06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019c0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019c0c:	4680      	mov	r8, r0
 8019c0e:	d129      	bne.n	8019c64 <_printf_float+0x14c>
 8019c10:	1cc8      	adds	r0, r1, #3
 8019c12:	db02      	blt.n	8019c1a <_printf_float+0x102>
 8019c14:	6863      	ldr	r3, [r4, #4]
 8019c16:	4299      	cmp	r1, r3
 8019c18:	dd41      	ble.n	8019c9e <_printf_float+0x186>
 8019c1a:	f1a9 0902 	sub.w	r9, r9, #2
 8019c1e:	fa5f f989 	uxtb.w	r9, r9
 8019c22:	3901      	subs	r1, #1
 8019c24:	464a      	mov	r2, r9
 8019c26:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8019c2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8019c2c:	f7ff ff3a 	bl	8019aa4 <__exponent>
 8019c30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019c32:	1813      	adds	r3, r2, r0
 8019c34:	2a01      	cmp	r2, #1
 8019c36:	4682      	mov	sl, r0
 8019c38:	6123      	str	r3, [r4, #16]
 8019c3a:	dc02      	bgt.n	8019c42 <_printf_float+0x12a>
 8019c3c:	6822      	ldr	r2, [r4, #0]
 8019c3e:	07d2      	lsls	r2, r2, #31
 8019c40:	d501      	bpl.n	8019c46 <_printf_float+0x12e>
 8019c42:	3301      	adds	r3, #1
 8019c44:	6123      	str	r3, [r4, #16]
 8019c46:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8019c4a:	2b00      	cmp	r3, #0
 8019c4c:	d0a6      	beq.n	8019b9c <_printf_float+0x84>
 8019c4e:	232d      	movs	r3, #45	@ 0x2d
 8019c50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019c54:	e7a2      	b.n	8019b9c <_printf_float+0x84>
 8019c56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8019c5a:	d1c4      	bne.n	8019be6 <_printf_float+0xce>
 8019c5c:	2b00      	cmp	r3, #0
 8019c5e:	d1c2      	bne.n	8019be6 <_printf_float+0xce>
 8019c60:	2301      	movs	r3, #1
 8019c62:	e7bf      	b.n	8019be4 <_printf_float+0xcc>
 8019c64:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019c68:	d9db      	bls.n	8019c22 <_printf_float+0x10a>
 8019c6a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8019c6e:	d118      	bne.n	8019ca2 <_printf_float+0x18a>
 8019c70:	2900      	cmp	r1, #0
 8019c72:	6863      	ldr	r3, [r4, #4]
 8019c74:	dd0b      	ble.n	8019c8e <_printf_float+0x176>
 8019c76:	6121      	str	r1, [r4, #16]
 8019c78:	b913      	cbnz	r3, 8019c80 <_printf_float+0x168>
 8019c7a:	6822      	ldr	r2, [r4, #0]
 8019c7c:	07d0      	lsls	r0, r2, #31
 8019c7e:	d502      	bpl.n	8019c86 <_printf_float+0x16e>
 8019c80:	3301      	adds	r3, #1
 8019c82:	440b      	add	r3, r1
 8019c84:	6123      	str	r3, [r4, #16]
 8019c86:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019c88:	f04f 0a00 	mov.w	sl, #0
 8019c8c:	e7db      	b.n	8019c46 <_printf_float+0x12e>
 8019c8e:	b913      	cbnz	r3, 8019c96 <_printf_float+0x17e>
 8019c90:	6822      	ldr	r2, [r4, #0]
 8019c92:	07d2      	lsls	r2, r2, #31
 8019c94:	d501      	bpl.n	8019c9a <_printf_float+0x182>
 8019c96:	3302      	adds	r3, #2
 8019c98:	e7f4      	b.n	8019c84 <_printf_float+0x16c>
 8019c9a:	2301      	movs	r3, #1
 8019c9c:	e7f2      	b.n	8019c84 <_printf_float+0x16c>
 8019c9e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8019ca2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019ca4:	4299      	cmp	r1, r3
 8019ca6:	db05      	blt.n	8019cb4 <_printf_float+0x19c>
 8019ca8:	6823      	ldr	r3, [r4, #0]
 8019caa:	6121      	str	r1, [r4, #16]
 8019cac:	07d8      	lsls	r0, r3, #31
 8019cae:	d5ea      	bpl.n	8019c86 <_printf_float+0x16e>
 8019cb0:	1c4b      	adds	r3, r1, #1
 8019cb2:	e7e7      	b.n	8019c84 <_printf_float+0x16c>
 8019cb4:	2900      	cmp	r1, #0
 8019cb6:	bfd4      	ite	le
 8019cb8:	f1c1 0202 	rsble	r2, r1, #2
 8019cbc:	2201      	movgt	r2, #1
 8019cbe:	4413      	add	r3, r2
 8019cc0:	e7e0      	b.n	8019c84 <_printf_float+0x16c>
 8019cc2:	6823      	ldr	r3, [r4, #0]
 8019cc4:	055a      	lsls	r2, r3, #21
 8019cc6:	d407      	bmi.n	8019cd8 <_printf_float+0x1c0>
 8019cc8:	6923      	ldr	r3, [r4, #16]
 8019cca:	4642      	mov	r2, r8
 8019ccc:	4631      	mov	r1, r6
 8019cce:	4628      	mov	r0, r5
 8019cd0:	47b8      	blx	r7
 8019cd2:	3001      	adds	r0, #1
 8019cd4:	d12a      	bne.n	8019d2c <_printf_float+0x214>
 8019cd6:	e76b      	b.n	8019bb0 <_printf_float+0x98>
 8019cd8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019cdc:	f240 80e0 	bls.w	8019ea0 <_printf_float+0x388>
 8019ce0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019ce4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cec:	d133      	bne.n	8019d56 <_printf_float+0x23e>
 8019cee:	4a38      	ldr	r2, [pc, #224]	@ (8019dd0 <_printf_float+0x2b8>)
 8019cf0:	2301      	movs	r3, #1
 8019cf2:	4631      	mov	r1, r6
 8019cf4:	4628      	mov	r0, r5
 8019cf6:	47b8      	blx	r7
 8019cf8:	3001      	adds	r0, #1
 8019cfa:	f43f af59 	beq.w	8019bb0 <_printf_float+0x98>
 8019cfe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019d02:	4543      	cmp	r3, r8
 8019d04:	db02      	blt.n	8019d0c <_printf_float+0x1f4>
 8019d06:	6823      	ldr	r3, [r4, #0]
 8019d08:	07d8      	lsls	r0, r3, #31
 8019d0a:	d50f      	bpl.n	8019d2c <_printf_float+0x214>
 8019d0c:	9b05      	ldr	r3, [sp, #20]
 8019d0e:	465a      	mov	r2, fp
 8019d10:	4631      	mov	r1, r6
 8019d12:	4628      	mov	r0, r5
 8019d14:	47b8      	blx	r7
 8019d16:	3001      	adds	r0, #1
 8019d18:	f43f af4a 	beq.w	8019bb0 <_printf_float+0x98>
 8019d1c:	f04f 0900 	mov.w	r9, #0
 8019d20:	f108 38ff 	add.w	r8, r8, #4294967295
 8019d24:	f104 0a1a 	add.w	sl, r4, #26
 8019d28:	45c8      	cmp	r8, r9
 8019d2a:	dc09      	bgt.n	8019d40 <_printf_float+0x228>
 8019d2c:	6823      	ldr	r3, [r4, #0]
 8019d2e:	079b      	lsls	r3, r3, #30
 8019d30:	f100 8107 	bmi.w	8019f42 <_printf_float+0x42a>
 8019d34:	68e0      	ldr	r0, [r4, #12]
 8019d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019d38:	4298      	cmp	r0, r3
 8019d3a:	bfb8      	it	lt
 8019d3c:	4618      	movlt	r0, r3
 8019d3e:	e739      	b.n	8019bb4 <_printf_float+0x9c>
 8019d40:	2301      	movs	r3, #1
 8019d42:	4652      	mov	r2, sl
 8019d44:	4631      	mov	r1, r6
 8019d46:	4628      	mov	r0, r5
 8019d48:	47b8      	blx	r7
 8019d4a:	3001      	adds	r0, #1
 8019d4c:	f43f af30 	beq.w	8019bb0 <_printf_float+0x98>
 8019d50:	f109 0901 	add.w	r9, r9, #1
 8019d54:	e7e8      	b.n	8019d28 <_printf_float+0x210>
 8019d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	dc3b      	bgt.n	8019dd4 <_printf_float+0x2bc>
 8019d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8019dd0 <_printf_float+0x2b8>)
 8019d5e:	2301      	movs	r3, #1
 8019d60:	4631      	mov	r1, r6
 8019d62:	4628      	mov	r0, r5
 8019d64:	47b8      	blx	r7
 8019d66:	3001      	adds	r0, #1
 8019d68:	f43f af22 	beq.w	8019bb0 <_printf_float+0x98>
 8019d6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019d70:	ea59 0303 	orrs.w	r3, r9, r3
 8019d74:	d102      	bne.n	8019d7c <_printf_float+0x264>
 8019d76:	6823      	ldr	r3, [r4, #0]
 8019d78:	07d9      	lsls	r1, r3, #31
 8019d7a:	d5d7      	bpl.n	8019d2c <_printf_float+0x214>
 8019d7c:	9b05      	ldr	r3, [sp, #20]
 8019d7e:	465a      	mov	r2, fp
 8019d80:	4631      	mov	r1, r6
 8019d82:	4628      	mov	r0, r5
 8019d84:	47b8      	blx	r7
 8019d86:	3001      	adds	r0, #1
 8019d88:	f43f af12 	beq.w	8019bb0 <_printf_float+0x98>
 8019d8c:	f04f 0a00 	mov.w	sl, #0
 8019d90:	f104 0b1a 	add.w	fp, r4, #26
 8019d94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d96:	425b      	negs	r3, r3
 8019d98:	4553      	cmp	r3, sl
 8019d9a:	dc01      	bgt.n	8019da0 <_printf_float+0x288>
 8019d9c:	464b      	mov	r3, r9
 8019d9e:	e794      	b.n	8019cca <_printf_float+0x1b2>
 8019da0:	2301      	movs	r3, #1
 8019da2:	465a      	mov	r2, fp
 8019da4:	4631      	mov	r1, r6
 8019da6:	4628      	mov	r0, r5
 8019da8:	47b8      	blx	r7
 8019daa:	3001      	adds	r0, #1
 8019dac:	f43f af00 	beq.w	8019bb0 <_printf_float+0x98>
 8019db0:	f10a 0a01 	add.w	sl, sl, #1
 8019db4:	e7ee      	b.n	8019d94 <_printf_float+0x27c>
 8019db6:	bf00      	nop
 8019db8:	ffffffff 	.word	0xffffffff
 8019dbc:	7fefffff 	.word	0x7fefffff
 8019dc0:	0801f5d5 	.word	0x0801f5d5
 8019dc4:	0801f5d1 	.word	0x0801f5d1
 8019dc8:	0801f5dd 	.word	0x0801f5dd
 8019dcc:	0801f5d9 	.word	0x0801f5d9
 8019dd0:	0801f717 	.word	0x0801f717
 8019dd4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019dd6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8019dda:	4553      	cmp	r3, sl
 8019ddc:	bfa8      	it	ge
 8019dde:	4653      	movge	r3, sl
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	4699      	mov	r9, r3
 8019de4:	dc37      	bgt.n	8019e56 <_printf_float+0x33e>
 8019de6:	2300      	movs	r3, #0
 8019de8:	9307      	str	r3, [sp, #28]
 8019dea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019dee:	f104 021a 	add.w	r2, r4, #26
 8019df2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019df4:	9907      	ldr	r1, [sp, #28]
 8019df6:	9306      	str	r3, [sp, #24]
 8019df8:	eba3 0309 	sub.w	r3, r3, r9
 8019dfc:	428b      	cmp	r3, r1
 8019dfe:	dc31      	bgt.n	8019e64 <_printf_float+0x34c>
 8019e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e02:	459a      	cmp	sl, r3
 8019e04:	dc3b      	bgt.n	8019e7e <_printf_float+0x366>
 8019e06:	6823      	ldr	r3, [r4, #0]
 8019e08:	07da      	lsls	r2, r3, #31
 8019e0a:	d438      	bmi.n	8019e7e <_printf_float+0x366>
 8019e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e0e:	ebaa 0903 	sub.w	r9, sl, r3
 8019e12:	9b06      	ldr	r3, [sp, #24]
 8019e14:	ebaa 0303 	sub.w	r3, sl, r3
 8019e18:	4599      	cmp	r9, r3
 8019e1a:	bfa8      	it	ge
 8019e1c:	4699      	movge	r9, r3
 8019e1e:	f1b9 0f00 	cmp.w	r9, #0
 8019e22:	dc34      	bgt.n	8019e8e <_printf_float+0x376>
 8019e24:	f04f 0800 	mov.w	r8, #0
 8019e28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019e2c:	f104 0b1a 	add.w	fp, r4, #26
 8019e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e32:	ebaa 0303 	sub.w	r3, sl, r3
 8019e36:	eba3 0309 	sub.w	r3, r3, r9
 8019e3a:	4543      	cmp	r3, r8
 8019e3c:	f77f af76 	ble.w	8019d2c <_printf_float+0x214>
 8019e40:	2301      	movs	r3, #1
 8019e42:	465a      	mov	r2, fp
 8019e44:	4631      	mov	r1, r6
 8019e46:	4628      	mov	r0, r5
 8019e48:	47b8      	blx	r7
 8019e4a:	3001      	adds	r0, #1
 8019e4c:	f43f aeb0 	beq.w	8019bb0 <_printf_float+0x98>
 8019e50:	f108 0801 	add.w	r8, r8, #1
 8019e54:	e7ec      	b.n	8019e30 <_printf_float+0x318>
 8019e56:	4642      	mov	r2, r8
 8019e58:	4631      	mov	r1, r6
 8019e5a:	4628      	mov	r0, r5
 8019e5c:	47b8      	blx	r7
 8019e5e:	3001      	adds	r0, #1
 8019e60:	d1c1      	bne.n	8019de6 <_printf_float+0x2ce>
 8019e62:	e6a5      	b.n	8019bb0 <_printf_float+0x98>
 8019e64:	2301      	movs	r3, #1
 8019e66:	4631      	mov	r1, r6
 8019e68:	4628      	mov	r0, r5
 8019e6a:	9206      	str	r2, [sp, #24]
 8019e6c:	47b8      	blx	r7
 8019e6e:	3001      	adds	r0, #1
 8019e70:	f43f ae9e 	beq.w	8019bb0 <_printf_float+0x98>
 8019e74:	9b07      	ldr	r3, [sp, #28]
 8019e76:	9a06      	ldr	r2, [sp, #24]
 8019e78:	3301      	adds	r3, #1
 8019e7a:	9307      	str	r3, [sp, #28]
 8019e7c:	e7b9      	b.n	8019df2 <_printf_float+0x2da>
 8019e7e:	9b05      	ldr	r3, [sp, #20]
 8019e80:	465a      	mov	r2, fp
 8019e82:	4631      	mov	r1, r6
 8019e84:	4628      	mov	r0, r5
 8019e86:	47b8      	blx	r7
 8019e88:	3001      	adds	r0, #1
 8019e8a:	d1bf      	bne.n	8019e0c <_printf_float+0x2f4>
 8019e8c:	e690      	b.n	8019bb0 <_printf_float+0x98>
 8019e8e:	9a06      	ldr	r2, [sp, #24]
 8019e90:	464b      	mov	r3, r9
 8019e92:	4442      	add	r2, r8
 8019e94:	4631      	mov	r1, r6
 8019e96:	4628      	mov	r0, r5
 8019e98:	47b8      	blx	r7
 8019e9a:	3001      	adds	r0, #1
 8019e9c:	d1c2      	bne.n	8019e24 <_printf_float+0x30c>
 8019e9e:	e687      	b.n	8019bb0 <_printf_float+0x98>
 8019ea0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8019ea4:	f1b9 0f01 	cmp.w	r9, #1
 8019ea8:	dc01      	bgt.n	8019eae <_printf_float+0x396>
 8019eaa:	07db      	lsls	r3, r3, #31
 8019eac:	d536      	bpl.n	8019f1c <_printf_float+0x404>
 8019eae:	2301      	movs	r3, #1
 8019eb0:	4642      	mov	r2, r8
 8019eb2:	4631      	mov	r1, r6
 8019eb4:	4628      	mov	r0, r5
 8019eb6:	47b8      	blx	r7
 8019eb8:	3001      	adds	r0, #1
 8019eba:	f43f ae79 	beq.w	8019bb0 <_printf_float+0x98>
 8019ebe:	9b05      	ldr	r3, [sp, #20]
 8019ec0:	465a      	mov	r2, fp
 8019ec2:	4631      	mov	r1, r6
 8019ec4:	4628      	mov	r0, r5
 8019ec6:	47b8      	blx	r7
 8019ec8:	3001      	adds	r0, #1
 8019eca:	f43f ae71 	beq.w	8019bb0 <_printf_float+0x98>
 8019ece:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019ed2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019eda:	f109 39ff 	add.w	r9, r9, #4294967295
 8019ede:	d018      	beq.n	8019f12 <_printf_float+0x3fa>
 8019ee0:	464b      	mov	r3, r9
 8019ee2:	f108 0201 	add.w	r2, r8, #1
 8019ee6:	4631      	mov	r1, r6
 8019ee8:	4628      	mov	r0, r5
 8019eea:	47b8      	blx	r7
 8019eec:	3001      	adds	r0, #1
 8019eee:	d10c      	bne.n	8019f0a <_printf_float+0x3f2>
 8019ef0:	e65e      	b.n	8019bb0 <_printf_float+0x98>
 8019ef2:	2301      	movs	r3, #1
 8019ef4:	465a      	mov	r2, fp
 8019ef6:	4631      	mov	r1, r6
 8019ef8:	4628      	mov	r0, r5
 8019efa:	47b8      	blx	r7
 8019efc:	3001      	adds	r0, #1
 8019efe:	f43f ae57 	beq.w	8019bb0 <_printf_float+0x98>
 8019f02:	f108 0801 	add.w	r8, r8, #1
 8019f06:	45c8      	cmp	r8, r9
 8019f08:	dbf3      	blt.n	8019ef2 <_printf_float+0x3da>
 8019f0a:	4653      	mov	r3, sl
 8019f0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019f10:	e6dc      	b.n	8019ccc <_printf_float+0x1b4>
 8019f12:	f04f 0800 	mov.w	r8, #0
 8019f16:	f104 0b1a 	add.w	fp, r4, #26
 8019f1a:	e7f4      	b.n	8019f06 <_printf_float+0x3ee>
 8019f1c:	2301      	movs	r3, #1
 8019f1e:	4642      	mov	r2, r8
 8019f20:	e7e1      	b.n	8019ee6 <_printf_float+0x3ce>
 8019f22:	2301      	movs	r3, #1
 8019f24:	464a      	mov	r2, r9
 8019f26:	4631      	mov	r1, r6
 8019f28:	4628      	mov	r0, r5
 8019f2a:	47b8      	blx	r7
 8019f2c:	3001      	adds	r0, #1
 8019f2e:	f43f ae3f 	beq.w	8019bb0 <_printf_float+0x98>
 8019f32:	f108 0801 	add.w	r8, r8, #1
 8019f36:	68e3      	ldr	r3, [r4, #12]
 8019f38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019f3a:	1a5b      	subs	r3, r3, r1
 8019f3c:	4543      	cmp	r3, r8
 8019f3e:	dcf0      	bgt.n	8019f22 <_printf_float+0x40a>
 8019f40:	e6f8      	b.n	8019d34 <_printf_float+0x21c>
 8019f42:	f04f 0800 	mov.w	r8, #0
 8019f46:	f104 0919 	add.w	r9, r4, #25
 8019f4a:	e7f4      	b.n	8019f36 <_printf_float+0x41e>

08019f4c <_printf_common>:
 8019f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019f50:	4616      	mov	r6, r2
 8019f52:	4698      	mov	r8, r3
 8019f54:	688a      	ldr	r2, [r1, #8]
 8019f56:	690b      	ldr	r3, [r1, #16]
 8019f58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019f5c:	4293      	cmp	r3, r2
 8019f5e:	bfb8      	it	lt
 8019f60:	4613      	movlt	r3, r2
 8019f62:	6033      	str	r3, [r6, #0]
 8019f64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019f68:	4607      	mov	r7, r0
 8019f6a:	460c      	mov	r4, r1
 8019f6c:	b10a      	cbz	r2, 8019f72 <_printf_common+0x26>
 8019f6e:	3301      	adds	r3, #1
 8019f70:	6033      	str	r3, [r6, #0]
 8019f72:	6823      	ldr	r3, [r4, #0]
 8019f74:	0699      	lsls	r1, r3, #26
 8019f76:	bf42      	ittt	mi
 8019f78:	6833      	ldrmi	r3, [r6, #0]
 8019f7a:	3302      	addmi	r3, #2
 8019f7c:	6033      	strmi	r3, [r6, #0]
 8019f7e:	6825      	ldr	r5, [r4, #0]
 8019f80:	f015 0506 	ands.w	r5, r5, #6
 8019f84:	d106      	bne.n	8019f94 <_printf_common+0x48>
 8019f86:	f104 0a19 	add.w	sl, r4, #25
 8019f8a:	68e3      	ldr	r3, [r4, #12]
 8019f8c:	6832      	ldr	r2, [r6, #0]
 8019f8e:	1a9b      	subs	r3, r3, r2
 8019f90:	42ab      	cmp	r3, r5
 8019f92:	dc26      	bgt.n	8019fe2 <_printf_common+0x96>
 8019f94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019f98:	6822      	ldr	r2, [r4, #0]
 8019f9a:	3b00      	subs	r3, #0
 8019f9c:	bf18      	it	ne
 8019f9e:	2301      	movne	r3, #1
 8019fa0:	0692      	lsls	r2, r2, #26
 8019fa2:	d42b      	bmi.n	8019ffc <_printf_common+0xb0>
 8019fa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019fa8:	4641      	mov	r1, r8
 8019faa:	4638      	mov	r0, r7
 8019fac:	47c8      	blx	r9
 8019fae:	3001      	adds	r0, #1
 8019fb0:	d01e      	beq.n	8019ff0 <_printf_common+0xa4>
 8019fb2:	6823      	ldr	r3, [r4, #0]
 8019fb4:	6922      	ldr	r2, [r4, #16]
 8019fb6:	f003 0306 	and.w	r3, r3, #6
 8019fba:	2b04      	cmp	r3, #4
 8019fbc:	bf02      	ittt	eq
 8019fbe:	68e5      	ldreq	r5, [r4, #12]
 8019fc0:	6833      	ldreq	r3, [r6, #0]
 8019fc2:	1aed      	subeq	r5, r5, r3
 8019fc4:	68a3      	ldr	r3, [r4, #8]
 8019fc6:	bf0c      	ite	eq
 8019fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019fcc:	2500      	movne	r5, #0
 8019fce:	4293      	cmp	r3, r2
 8019fd0:	bfc4      	itt	gt
 8019fd2:	1a9b      	subgt	r3, r3, r2
 8019fd4:	18ed      	addgt	r5, r5, r3
 8019fd6:	2600      	movs	r6, #0
 8019fd8:	341a      	adds	r4, #26
 8019fda:	42b5      	cmp	r5, r6
 8019fdc:	d11a      	bne.n	801a014 <_printf_common+0xc8>
 8019fde:	2000      	movs	r0, #0
 8019fe0:	e008      	b.n	8019ff4 <_printf_common+0xa8>
 8019fe2:	2301      	movs	r3, #1
 8019fe4:	4652      	mov	r2, sl
 8019fe6:	4641      	mov	r1, r8
 8019fe8:	4638      	mov	r0, r7
 8019fea:	47c8      	blx	r9
 8019fec:	3001      	adds	r0, #1
 8019fee:	d103      	bne.n	8019ff8 <_printf_common+0xac>
 8019ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8019ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ff8:	3501      	adds	r5, #1
 8019ffa:	e7c6      	b.n	8019f8a <_printf_common+0x3e>
 8019ffc:	18e1      	adds	r1, r4, r3
 8019ffe:	1c5a      	adds	r2, r3, #1
 801a000:	2030      	movs	r0, #48	@ 0x30
 801a002:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a006:	4422      	add	r2, r4
 801a008:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a00c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a010:	3302      	adds	r3, #2
 801a012:	e7c7      	b.n	8019fa4 <_printf_common+0x58>
 801a014:	2301      	movs	r3, #1
 801a016:	4622      	mov	r2, r4
 801a018:	4641      	mov	r1, r8
 801a01a:	4638      	mov	r0, r7
 801a01c:	47c8      	blx	r9
 801a01e:	3001      	adds	r0, #1
 801a020:	d0e6      	beq.n	8019ff0 <_printf_common+0xa4>
 801a022:	3601      	adds	r6, #1
 801a024:	e7d9      	b.n	8019fda <_printf_common+0x8e>
	...

0801a028 <_printf_i>:
 801a028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a02c:	7e0f      	ldrb	r7, [r1, #24]
 801a02e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a030:	2f78      	cmp	r7, #120	@ 0x78
 801a032:	4691      	mov	r9, r2
 801a034:	4680      	mov	r8, r0
 801a036:	460c      	mov	r4, r1
 801a038:	469a      	mov	sl, r3
 801a03a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a03e:	d807      	bhi.n	801a050 <_printf_i+0x28>
 801a040:	2f62      	cmp	r7, #98	@ 0x62
 801a042:	d80a      	bhi.n	801a05a <_printf_i+0x32>
 801a044:	2f00      	cmp	r7, #0
 801a046:	f000 80d1 	beq.w	801a1ec <_printf_i+0x1c4>
 801a04a:	2f58      	cmp	r7, #88	@ 0x58
 801a04c:	f000 80b8 	beq.w	801a1c0 <_printf_i+0x198>
 801a050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a054:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a058:	e03a      	b.n	801a0d0 <_printf_i+0xa8>
 801a05a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a05e:	2b15      	cmp	r3, #21
 801a060:	d8f6      	bhi.n	801a050 <_printf_i+0x28>
 801a062:	a101      	add	r1, pc, #4	@ (adr r1, 801a068 <_printf_i+0x40>)
 801a064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a068:	0801a0c1 	.word	0x0801a0c1
 801a06c:	0801a0d5 	.word	0x0801a0d5
 801a070:	0801a051 	.word	0x0801a051
 801a074:	0801a051 	.word	0x0801a051
 801a078:	0801a051 	.word	0x0801a051
 801a07c:	0801a051 	.word	0x0801a051
 801a080:	0801a0d5 	.word	0x0801a0d5
 801a084:	0801a051 	.word	0x0801a051
 801a088:	0801a051 	.word	0x0801a051
 801a08c:	0801a051 	.word	0x0801a051
 801a090:	0801a051 	.word	0x0801a051
 801a094:	0801a1d3 	.word	0x0801a1d3
 801a098:	0801a0ff 	.word	0x0801a0ff
 801a09c:	0801a18d 	.word	0x0801a18d
 801a0a0:	0801a051 	.word	0x0801a051
 801a0a4:	0801a051 	.word	0x0801a051
 801a0a8:	0801a1f5 	.word	0x0801a1f5
 801a0ac:	0801a051 	.word	0x0801a051
 801a0b0:	0801a0ff 	.word	0x0801a0ff
 801a0b4:	0801a051 	.word	0x0801a051
 801a0b8:	0801a051 	.word	0x0801a051
 801a0bc:	0801a195 	.word	0x0801a195
 801a0c0:	6833      	ldr	r3, [r6, #0]
 801a0c2:	1d1a      	adds	r2, r3, #4
 801a0c4:	681b      	ldr	r3, [r3, #0]
 801a0c6:	6032      	str	r2, [r6, #0]
 801a0c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a0cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a0d0:	2301      	movs	r3, #1
 801a0d2:	e09c      	b.n	801a20e <_printf_i+0x1e6>
 801a0d4:	6833      	ldr	r3, [r6, #0]
 801a0d6:	6820      	ldr	r0, [r4, #0]
 801a0d8:	1d19      	adds	r1, r3, #4
 801a0da:	6031      	str	r1, [r6, #0]
 801a0dc:	0606      	lsls	r6, r0, #24
 801a0de:	d501      	bpl.n	801a0e4 <_printf_i+0xbc>
 801a0e0:	681d      	ldr	r5, [r3, #0]
 801a0e2:	e003      	b.n	801a0ec <_printf_i+0xc4>
 801a0e4:	0645      	lsls	r5, r0, #25
 801a0e6:	d5fb      	bpl.n	801a0e0 <_printf_i+0xb8>
 801a0e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a0ec:	2d00      	cmp	r5, #0
 801a0ee:	da03      	bge.n	801a0f8 <_printf_i+0xd0>
 801a0f0:	232d      	movs	r3, #45	@ 0x2d
 801a0f2:	426d      	negs	r5, r5
 801a0f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a0f8:	4858      	ldr	r0, [pc, #352]	@ (801a25c <_printf_i+0x234>)
 801a0fa:	230a      	movs	r3, #10
 801a0fc:	e011      	b.n	801a122 <_printf_i+0xfa>
 801a0fe:	6821      	ldr	r1, [r4, #0]
 801a100:	6833      	ldr	r3, [r6, #0]
 801a102:	0608      	lsls	r0, r1, #24
 801a104:	f853 5b04 	ldr.w	r5, [r3], #4
 801a108:	d402      	bmi.n	801a110 <_printf_i+0xe8>
 801a10a:	0649      	lsls	r1, r1, #25
 801a10c:	bf48      	it	mi
 801a10e:	b2ad      	uxthmi	r5, r5
 801a110:	2f6f      	cmp	r7, #111	@ 0x6f
 801a112:	4852      	ldr	r0, [pc, #328]	@ (801a25c <_printf_i+0x234>)
 801a114:	6033      	str	r3, [r6, #0]
 801a116:	bf14      	ite	ne
 801a118:	230a      	movne	r3, #10
 801a11a:	2308      	moveq	r3, #8
 801a11c:	2100      	movs	r1, #0
 801a11e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a122:	6866      	ldr	r6, [r4, #4]
 801a124:	60a6      	str	r6, [r4, #8]
 801a126:	2e00      	cmp	r6, #0
 801a128:	db05      	blt.n	801a136 <_printf_i+0x10e>
 801a12a:	6821      	ldr	r1, [r4, #0]
 801a12c:	432e      	orrs	r6, r5
 801a12e:	f021 0104 	bic.w	r1, r1, #4
 801a132:	6021      	str	r1, [r4, #0]
 801a134:	d04b      	beq.n	801a1ce <_printf_i+0x1a6>
 801a136:	4616      	mov	r6, r2
 801a138:	fbb5 f1f3 	udiv	r1, r5, r3
 801a13c:	fb03 5711 	mls	r7, r3, r1, r5
 801a140:	5dc7      	ldrb	r7, [r0, r7]
 801a142:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a146:	462f      	mov	r7, r5
 801a148:	42bb      	cmp	r3, r7
 801a14a:	460d      	mov	r5, r1
 801a14c:	d9f4      	bls.n	801a138 <_printf_i+0x110>
 801a14e:	2b08      	cmp	r3, #8
 801a150:	d10b      	bne.n	801a16a <_printf_i+0x142>
 801a152:	6823      	ldr	r3, [r4, #0]
 801a154:	07df      	lsls	r7, r3, #31
 801a156:	d508      	bpl.n	801a16a <_printf_i+0x142>
 801a158:	6923      	ldr	r3, [r4, #16]
 801a15a:	6861      	ldr	r1, [r4, #4]
 801a15c:	4299      	cmp	r1, r3
 801a15e:	bfde      	ittt	le
 801a160:	2330      	movle	r3, #48	@ 0x30
 801a162:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a166:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a16a:	1b92      	subs	r2, r2, r6
 801a16c:	6122      	str	r2, [r4, #16]
 801a16e:	f8cd a000 	str.w	sl, [sp]
 801a172:	464b      	mov	r3, r9
 801a174:	aa03      	add	r2, sp, #12
 801a176:	4621      	mov	r1, r4
 801a178:	4640      	mov	r0, r8
 801a17a:	f7ff fee7 	bl	8019f4c <_printf_common>
 801a17e:	3001      	adds	r0, #1
 801a180:	d14a      	bne.n	801a218 <_printf_i+0x1f0>
 801a182:	f04f 30ff 	mov.w	r0, #4294967295
 801a186:	b004      	add	sp, #16
 801a188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a18c:	6823      	ldr	r3, [r4, #0]
 801a18e:	f043 0320 	orr.w	r3, r3, #32
 801a192:	6023      	str	r3, [r4, #0]
 801a194:	4832      	ldr	r0, [pc, #200]	@ (801a260 <_printf_i+0x238>)
 801a196:	2778      	movs	r7, #120	@ 0x78
 801a198:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a19c:	6823      	ldr	r3, [r4, #0]
 801a19e:	6831      	ldr	r1, [r6, #0]
 801a1a0:	061f      	lsls	r7, r3, #24
 801a1a2:	f851 5b04 	ldr.w	r5, [r1], #4
 801a1a6:	d402      	bmi.n	801a1ae <_printf_i+0x186>
 801a1a8:	065f      	lsls	r7, r3, #25
 801a1aa:	bf48      	it	mi
 801a1ac:	b2ad      	uxthmi	r5, r5
 801a1ae:	6031      	str	r1, [r6, #0]
 801a1b0:	07d9      	lsls	r1, r3, #31
 801a1b2:	bf44      	itt	mi
 801a1b4:	f043 0320 	orrmi.w	r3, r3, #32
 801a1b8:	6023      	strmi	r3, [r4, #0]
 801a1ba:	b11d      	cbz	r5, 801a1c4 <_printf_i+0x19c>
 801a1bc:	2310      	movs	r3, #16
 801a1be:	e7ad      	b.n	801a11c <_printf_i+0xf4>
 801a1c0:	4826      	ldr	r0, [pc, #152]	@ (801a25c <_printf_i+0x234>)
 801a1c2:	e7e9      	b.n	801a198 <_printf_i+0x170>
 801a1c4:	6823      	ldr	r3, [r4, #0]
 801a1c6:	f023 0320 	bic.w	r3, r3, #32
 801a1ca:	6023      	str	r3, [r4, #0]
 801a1cc:	e7f6      	b.n	801a1bc <_printf_i+0x194>
 801a1ce:	4616      	mov	r6, r2
 801a1d0:	e7bd      	b.n	801a14e <_printf_i+0x126>
 801a1d2:	6833      	ldr	r3, [r6, #0]
 801a1d4:	6825      	ldr	r5, [r4, #0]
 801a1d6:	6961      	ldr	r1, [r4, #20]
 801a1d8:	1d18      	adds	r0, r3, #4
 801a1da:	6030      	str	r0, [r6, #0]
 801a1dc:	062e      	lsls	r6, r5, #24
 801a1de:	681b      	ldr	r3, [r3, #0]
 801a1e0:	d501      	bpl.n	801a1e6 <_printf_i+0x1be>
 801a1e2:	6019      	str	r1, [r3, #0]
 801a1e4:	e002      	b.n	801a1ec <_printf_i+0x1c4>
 801a1e6:	0668      	lsls	r0, r5, #25
 801a1e8:	d5fb      	bpl.n	801a1e2 <_printf_i+0x1ba>
 801a1ea:	8019      	strh	r1, [r3, #0]
 801a1ec:	2300      	movs	r3, #0
 801a1ee:	6123      	str	r3, [r4, #16]
 801a1f0:	4616      	mov	r6, r2
 801a1f2:	e7bc      	b.n	801a16e <_printf_i+0x146>
 801a1f4:	6833      	ldr	r3, [r6, #0]
 801a1f6:	1d1a      	adds	r2, r3, #4
 801a1f8:	6032      	str	r2, [r6, #0]
 801a1fa:	681e      	ldr	r6, [r3, #0]
 801a1fc:	6862      	ldr	r2, [r4, #4]
 801a1fe:	2100      	movs	r1, #0
 801a200:	4630      	mov	r0, r6
 801a202:	f7e6 f895 	bl	8000330 <memchr>
 801a206:	b108      	cbz	r0, 801a20c <_printf_i+0x1e4>
 801a208:	1b80      	subs	r0, r0, r6
 801a20a:	6060      	str	r0, [r4, #4]
 801a20c:	6863      	ldr	r3, [r4, #4]
 801a20e:	6123      	str	r3, [r4, #16]
 801a210:	2300      	movs	r3, #0
 801a212:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a216:	e7aa      	b.n	801a16e <_printf_i+0x146>
 801a218:	6923      	ldr	r3, [r4, #16]
 801a21a:	4632      	mov	r2, r6
 801a21c:	4649      	mov	r1, r9
 801a21e:	4640      	mov	r0, r8
 801a220:	47d0      	blx	sl
 801a222:	3001      	adds	r0, #1
 801a224:	d0ad      	beq.n	801a182 <_printf_i+0x15a>
 801a226:	6823      	ldr	r3, [r4, #0]
 801a228:	079b      	lsls	r3, r3, #30
 801a22a:	d413      	bmi.n	801a254 <_printf_i+0x22c>
 801a22c:	68e0      	ldr	r0, [r4, #12]
 801a22e:	9b03      	ldr	r3, [sp, #12]
 801a230:	4298      	cmp	r0, r3
 801a232:	bfb8      	it	lt
 801a234:	4618      	movlt	r0, r3
 801a236:	e7a6      	b.n	801a186 <_printf_i+0x15e>
 801a238:	2301      	movs	r3, #1
 801a23a:	4632      	mov	r2, r6
 801a23c:	4649      	mov	r1, r9
 801a23e:	4640      	mov	r0, r8
 801a240:	47d0      	blx	sl
 801a242:	3001      	adds	r0, #1
 801a244:	d09d      	beq.n	801a182 <_printf_i+0x15a>
 801a246:	3501      	adds	r5, #1
 801a248:	68e3      	ldr	r3, [r4, #12]
 801a24a:	9903      	ldr	r1, [sp, #12]
 801a24c:	1a5b      	subs	r3, r3, r1
 801a24e:	42ab      	cmp	r3, r5
 801a250:	dcf2      	bgt.n	801a238 <_printf_i+0x210>
 801a252:	e7eb      	b.n	801a22c <_printf_i+0x204>
 801a254:	2500      	movs	r5, #0
 801a256:	f104 0619 	add.w	r6, r4, #25
 801a25a:	e7f5      	b.n	801a248 <_printf_i+0x220>
 801a25c:	0801f5e1 	.word	0x0801f5e1
 801a260:	0801f5f2 	.word	0x0801f5f2

0801a264 <_scanf_float>:
 801a264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a268:	b087      	sub	sp, #28
 801a26a:	4691      	mov	r9, r2
 801a26c:	9303      	str	r3, [sp, #12]
 801a26e:	688b      	ldr	r3, [r1, #8]
 801a270:	1e5a      	subs	r2, r3, #1
 801a272:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801a276:	bf81      	itttt	hi
 801a278:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801a27c:	eb03 0b05 	addhi.w	fp, r3, r5
 801a280:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801a284:	608b      	strhi	r3, [r1, #8]
 801a286:	680b      	ldr	r3, [r1, #0]
 801a288:	460a      	mov	r2, r1
 801a28a:	f04f 0500 	mov.w	r5, #0
 801a28e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801a292:	f842 3b1c 	str.w	r3, [r2], #28
 801a296:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801a29a:	4680      	mov	r8, r0
 801a29c:	460c      	mov	r4, r1
 801a29e:	bf98      	it	ls
 801a2a0:	f04f 0b00 	movls.w	fp, #0
 801a2a4:	9201      	str	r2, [sp, #4]
 801a2a6:	4616      	mov	r6, r2
 801a2a8:	46aa      	mov	sl, r5
 801a2aa:	462f      	mov	r7, r5
 801a2ac:	9502      	str	r5, [sp, #8]
 801a2ae:	68a2      	ldr	r2, [r4, #8]
 801a2b0:	b15a      	cbz	r2, 801a2ca <_scanf_float+0x66>
 801a2b2:	f8d9 3000 	ldr.w	r3, [r9]
 801a2b6:	781b      	ldrb	r3, [r3, #0]
 801a2b8:	2b4e      	cmp	r3, #78	@ 0x4e
 801a2ba:	d863      	bhi.n	801a384 <_scanf_float+0x120>
 801a2bc:	2b40      	cmp	r3, #64	@ 0x40
 801a2be:	d83b      	bhi.n	801a338 <_scanf_float+0xd4>
 801a2c0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801a2c4:	b2c8      	uxtb	r0, r1
 801a2c6:	280e      	cmp	r0, #14
 801a2c8:	d939      	bls.n	801a33e <_scanf_float+0xda>
 801a2ca:	b11f      	cbz	r7, 801a2d4 <_scanf_float+0x70>
 801a2cc:	6823      	ldr	r3, [r4, #0]
 801a2ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a2d2:	6023      	str	r3, [r4, #0]
 801a2d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a2d8:	f1ba 0f01 	cmp.w	sl, #1
 801a2dc:	f200 8114 	bhi.w	801a508 <_scanf_float+0x2a4>
 801a2e0:	9b01      	ldr	r3, [sp, #4]
 801a2e2:	429e      	cmp	r6, r3
 801a2e4:	f200 8105 	bhi.w	801a4f2 <_scanf_float+0x28e>
 801a2e8:	2001      	movs	r0, #1
 801a2ea:	b007      	add	sp, #28
 801a2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a2f0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801a2f4:	2a0d      	cmp	r2, #13
 801a2f6:	d8e8      	bhi.n	801a2ca <_scanf_float+0x66>
 801a2f8:	a101      	add	r1, pc, #4	@ (adr r1, 801a300 <_scanf_float+0x9c>)
 801a2fa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a2fe:	bf00      	nop
 801a300:	0801a449 	.word	0x0801a449
 801a304:	0801a2cb 	.word	0x0801a2cb
 801a308:	0801a2cb 	.word	0x0801a2cb
 801a30c:	0801a2cb 	.word	0x0801a2cb
 801a310:	0801a4a5 	.word	0x0801a4a5
 801a314:	0801a47f 	.word	0x0801a47f
 801a318:	0801a2cb 	.word	0x0801a2cb
 801a31c:	0801a2cb 	.word	0x0801a2cb
 801a320:	0801a457 	.word	0x0801a457
 801a324:	0801a2cb 	.word	0x0801a2cb
 801a328:	0801a2cb 	.word	0x0801a2cb
 801a32c:	0801a2cb 	.word	0x0801a2cb
 801a330:	0801a2cb 	.word	0x0801a2cb
 801a334:	0801a413 	.word	0x0801a413
 801a338:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801a33c:	e7da      	b.n	801a2f4 <_scanf_float+0x90>
 801a33e:	290e      	cmp	r1, #14
 801a340:	d8c3      	bhi.n	801a2ca <_scanf_float+0x66>
 801a342:	a001      	add	r0, pc, #4	@ (adr r0, 801a348 <_scanf_float+0xe4>)
 801a344:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801a348:	0801a403 	.word	0x0801a403
 801a34c:	0801a2cb 	.word	0x0801a2cb
 801a350:	0801a403 	.word	0x0801a403
 801a354:	0801a493 	.word	0x0801a493
 801a358:	0801a2cb 	.word	0x0801a2cb
 801a35c:	0801a3a5 	.word	0x0801a3a5
 801a360:	0801a3e9 	.word	0x0801a3e9
 801a364:	0801a3e9 	.word	0x0801a3e9
 801a368:	0801a3e9 	.word	0x0801a3e9
 801a36c:	0801a3e9 	.word	0x0801a3e9
 801a370:	0801a3e9 	.word	0x0801a3e9
 801a374:	0801a3e9 	.word	0x0801a3e9
 801a378:	0801a3e9 	.word	0x0801a3e9
 801a37c:	0801a3e9 	.word	0x0801a3e9
 801a380:	0801a3e9 	.word	0x0801a3e9
 801a384:	2b6e      	cmp	r3, #110	@ 0x6e
 801a386:	d809      	bhi.n	801a39c <_scanf_float+0x138>
 801a388:	2b60      	cmp	r3, #96	@ 0x60
 801a38a:	d8b1      	bhi.n	801a2f0 <_scanf_float+0x8c>
 801a38c:	2b54      	cmp	r3, #84	@ 0x54
 801a38e:	d07b      	beq.n	801a488 <_scanf_float+0x224>
 801a390:	2b59      	cmp	r3, #89	@ 0x59
 801a392:	d19a      	bne.n	801a2ca <_scanf_float+0x66>
 801a394:	2d07      	cmp	r5, #7
 801a396:	d198      	bne.n	801a2ca <_scanf_float+0x66>
 801a398:	2508      	movs	r5, #8
 801a39a:	e02f      	b.n	801a3fc <_scanf_float+0x198>
 801a39c:	2b74      	cmp	r3, #116	@ 0x74
 801a39e:	d073      	beq.n	801a488 <_scanf_float+0x224>
 801a3a0:	2b79      	cmp	r3, #121	@ 0x79
 801a3a2:	e7f6      	b.n	801a392 <_scanf_float+0x12e>
 801a3a4:	6821      	ldr	r1, [r4, #0]
 801a3a6:	05c8      	lsls	r0, r1, #23
 801a3a8:	d51e      	bpl.n	801a3e8 <_scanf_float+0x184>
 801a3aa:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801a3ae:	6021      	str	r1, [r4, #0]
 801a3b0:	3701      	adds	r7, #1
 801a3b2:	f1bb 0f00 	cmp.w	fp, #0
 801a3b6:	d003      	beq.n	801a3c0 <_scanf_float+0x15c>
 801a3b8:	3201      	adds	r2, #1
 801a3ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a3be:	60a2      	str	r2, [r4, #8]
 801a3c0:	68a3      	ldr	r3, [r4, #8]
 801a3c2:	3b01      	subs	r3, #1
 801a3c4:	60a3      	str	r3, [r4, #8]
 801a3c6:	6923      	ldr	r3, [r4, #16]
 801a3c8:	3301      	adds	r3, #1
 801a3ca:	6123      	str	r3, [r4, #16]
 801a3cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801a3d0:	3b01      	subs	r3, #1
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	f8c9 3004 	str.w	r3, [r9, #4]
 801a3d8:	f340 8082 	ble.w	801a4e0 <_scanf_float+0x27c>
 801a3dc:	f8d9 3000 	ldr.w	r3, [r9]
 801a3e0:	3301      	adds	r3, #1
 801a3e2:	f8c9 3000 	str.w	r3, [r9]
 801a3e6:	e762      	b.n	801a2ae <_scanf_float+0x4a>
 801a3e8:	eb1a 0105 	adds.w	r1, sl, r5
 801a3ec:	f47f af6d 	bne.w	801a2ca <_scanf_float+0x66>
 801a3f0:	6822      	ldr	r2, [r4, #0]
 801a3f2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801a3f6:	6022      	str	r2, [r4, #0]
 801a3f8:	460d      	mov	r5, r1
 801a3fa:	468a      	mov	sl, r1
 801a3fc:	f806 3b01 	strb.w	r3, [r6], #1
 801a400:	e7de      	b.n	801a3c0 <_scanf_float+0x15c>
 801a402:	6822      	ldr	r2, [r4, #0]
 801a404:	0610      	lsls	r0, r2, #24
 801a406:	f57f af60 	bpl.w	801a2ca <_scanf_float+0x66>
 801a40a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801a40e:	6022      	str	r2, [r4, #0]
 801a410:	e7f4      	b.n	801a3fc <_scanf_float+0x198>
 801a412:	f1ba 0f00 	cmp.w	sl, #0
 801a416:	d10c      	bne.n	801a432 <_scanf_float+0x1ce>
 801a418:	b977      	cbnz	r7, 801a438 <_scanf_float+0x1d4>
 801a41a:	6822      	ldr	r2, [r4, #0]
 801a41c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a420:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a424:	d108      	bne.n	801a438 <_scanf_float+0x1d4>
 801a426:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a42a:	6022      	str	r2, [r4, #0]
 801a42c:	f04f 0a01 	mov.w	sl, #1
 801a430:	e7e4      	b.n	801a3fc <_scanf_float+0x198>
 801a432:	f1ba 0f02 	cmp.w	sl, #2
 801a436:	d050      	beq.n	801a4da <_scanf_float+0x276>
 801a438:	2d01      	cmp	r5, #1
 801a43a:	d002      	beq.n	801a442 <_scanf_float+0x1de>
 801a43c:	2d04      	cmp	r5, #4
 801a43e:	f47f af44 	bne.w	801a2ca <_scanf_float+0x66>
 801a442:	3501      	adds	r5, #1
 801a444:	b2ed      	uxtb	r5, r5
 801a446:	e7d9      	b.n	801a3fc <_scanf_float+0x198>
 801a448:	f1ba 0f01 	cmp.w	sl, #1
 801a44c:	f47f af3d 	bne.w	801a2ca <_scanf_float+0x66>
 801a450:	f04f 0a02 	mov.w	sl, #2
 801a454:	e7d2      	b.n	801a3fc <_scanf_float+0x198>
 801a456:	b975      	cbnz	r5, 801a476 <_scanf_float+0x212>
 801a458:	2f00      	cmp	r7, #0
 801a45a:	f47f af37 	bne.w	801a2cc <_scanf_float+0x68>
 801a45e:	6822      	ldr	r2, [r4, #0]
 801a460:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801a464:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801a468:	f040 80fc 	bne.w	801a664 <_scanf_float+0x400>
 801a46c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a470:	6022      	str	r2, [r4, #0]
 801a472:	2501      	movs	r5, #1
 801a474:	e7c2      	b.n	801a3fc <_scanf_float+0x198>
 801a476:	2d03      	cmp	r5, #3
 801a478:	d0e3      	beq.n	801a442 <_scanf_float+0x1de>
 801a47a:	2d05      	cmp	r5, #5
 801a47c:	e7df      	b.n	801a43e <_scanf_float+0x1da>
 801a47e:	2d02      	cmp	r5, #2
 801a480:	f47f af23 	bne.w	801a2ca <_scanf_float+0x66>
 801a484:	2503      	movs	r5, #3
 801a486:	e7b9      	b.n	801a3fc <_scanf_float+0x198>
 801a488:	2d06      	cmp	r5, #6
 801a48a:	f47f af1e 	bne.w	801a2ca <_scanf_float+0x66>
 801a48e:	2507      	movs	r5, #7
 801a490:	e7b4      	b.n	801a3fc <_scanf_float+0x198>
 801a492:	6822      	ldr	r2, [r4, #0]
 801a494:	0591      	lsls	r1, r2, #22
 801a496:	f57f af18 	bpl.w	801a2ca <_scanf_float+0x66>
 801a49a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801a49e:	6022      	str	r2, [r4, #0]
 801a4a0:	9702      	str	r7, [sp, #8]
 801a4a2:	e7ab      	b.n	801a3fc <_scanf_float+0x198>
 801a4a4:	6822      	ldr	r2, [r4, #0]
 801a4a6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801a4aa:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801a4ae:	d005      	beq.n	801a4bc <_scanf_float+0x258>
 801a4b0:	0550      	lsls	r0, r2, #21
 801a4b2:	f57f af0a 	bpl.w	801a2ca <_scanf_float+0x66>
 801a4b6:	2f00      	cmp	r7, #0
 801a4b8:	f000 80d4 	beq.w	801a664 <_scanf_float+0x400>
 801a4bc:	0591      	lsls	r1, r2, #22
 801a4be:	bf58      	it	pl
 801a4c0:	9902      	ldrpl	r1, [sp, #8]
 801a4c2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801a4c6:	bf58      	it	pl
 801a4c8:	1a79      	subpl	r1, r7, r1
 801a4ca:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801a4ce:	bf58      	it	pl
 801a4d0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801a4d4:	6022      	str	r2, [r4, #0]
 801a4d6:	2700      	movs	r7, #0
 801a4d8:	e790      	b.n	801a3fc <_scanf_float+0x198>
 801a4da:	f04f 0a03 	mov.w	sl, #3
 801a4de:	e78d      	b.n	801a3fc <_scanf_float+0x198>
 801a4e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801a4e4:	4649      	mov	r1, r9
 801a4e6:	4640      	mov	r0, r8
 801a4e8:	4798      	blx	r3
 801a4ea:	2800      	cmp	r0, #0
 801a4ec:	f43f aedf 	beq.w	801a2ae <_scanf_float+0x4a>
 801a4f0:	e6eb      	b.n	801a2ca <_scanf_float+0x66>
 801a4f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a4f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a4fa:	464a      	mov	r2, r9
 801a4fc:	4640      	mov	r0, r8
 801a4fe:	4798      	blx	r3
 801a500:	6923      	ldr	r3, [r4, #16]
 801a502:	3b01      	subs	r3, #1
 801a504:	6123      	str	r3, [r4, #16]
 801a506:	e6eb      	b.n	801a2e0 <_scanf_float+0x7c>
 801a508:	1e6b      	subs	r3, r5, #1
 801a50a:	2b06      	cmp	r3, #6
 801a50c:	d824      	bhi.n	801a558 <_scanf_float+0x2f4>
 801a50e:	2d02      	cmp	r5, #2
 801a510:	d836      	bhi.n	801a580 <_scanf_float+0x31c>
 801a512:	9b01      	ldr	r3, [sp, #4]
 801a514:	429e      	cmp	r6, r3
 801a516:	f67f aee7 	bls.w	801a2e8 <_scanf_float+0x84>
 801a51a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a51e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a522:	464a      	mov	r2, r9
 801a524:	4640      	mov	r0, r8
 801a526:	4798      	blx	r3
 801a528:	6923      	ldr	r3, [r4, #16]
 801a52a:	3b01      	subs	r3, #1
 801a52c:	6123      	str	r3, [r4, #16]
 801a52e:	e7f0      	b.n	801a512 <_scanf_float+0x2ae>
 801a530:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a534:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801a538:	464a      	mov	r2, r9
 801a53a:	4640      	mov	r0, r8
 801a53c:	4798      	blx	r3
 801a53e:	6923      	ldr	r3, [r4, #16]
 801a540:	3b01      	subs	r3, #1
 801a542:	6123      	str	r3, [r4, #16]
 801a544:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a548:	fa5f fa8a 	uxtb.w	sl, sl
 801a54c:	f1ba 0f02 	cmp.w	sl, #2
 801a550:	d1ee      	bne.n	801a530 <_scanf_float+0x2cc>
 801a552:	3d03      	subs	r5, #3
 801a554:	b2ed      	uxtb	r5, r5
 801a556:	1b76      	subs	r6, r6, r5
 801a558:	6823      	ldr	r3, [r4, #0]
 801a55a:	05da      	lsls	r2, r3, #23
 801a55c:	d530      	bpl.n	801a5c0 <_scanf_float+0x35c>
 801a55e:	055b      	lsls	r3, r3, #21
 801a560:	d511      	bpl.n	801a586 <_scanf_float+0x322>
 801a562:	9b01      	ldr	r3, [sp, #4]
 801a564:	429e      	cmp	r6, r3
 801a566:	f67f aebf 	bls.w	801a2e8 <_scanf_float+0x84>
 801a56a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a56e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a572:	464a      	mov	r2, r9
 801a574:	4640      	mov	r0, r8
 801a576:	4798      	blx	r3
 801a578:	6923      	ldr	r3, [r4, #16]
 801a57a:	3b01      	subs	r3, #1
 801a57c:	6123      	str	r3, [r4, #16]
 801a57e:	e7f0      	b.n	801a562 <_scanf_float+0x2fe>
 801a580:	46aa      	mov	sl, r5
 801a582:	46b3      	mov	fp, r6
 801a584:	e7de      	b.n	801a544 <_scanf_float+0x2e0>
 801a586:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801a58a:	6923      	ldr	r3, [r4, #16]
 801a58c:	2965      	cmp	r1, #101	@ 0x65
 801a58e:	f103 33ff 	add.w	r3, r3, #4294967295
 801a592:	f106 35ff 	add.w	r5, r6, #4294967295
 801a596:	6123      	str	r3, [r4, #16]
 801a598:	d00c      	beq.n	801a5b4 <_scanf_float+0x350>
 801a59a:	2945      	cmp	r1, #69	@ 0x45
 801a59c:	d00a      	beq.n	801a5b4 <_scanf_float+0x350>
 801a59e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a5a2:	464a      	mov	r2, r9
 801a5a4:	4640      	mov	r0, r8
 801a5a6:	4798      	blx	r3
 801a5a8:	6923      	ldr	r3, [r4, #16]
 801a5aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a5ae:	3b01      	subs	r3, #1
 801a5b0:	1eb5      	subs	r5, r6, #2
 801a5b2:	6123      	str	r3, [r4, #16]
 801a5b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801a5b8:	464a      	mov	r2, r9
 801a5ba:	4640      	mov	r0, r8
 801a5bc:	4798      	blx	r3
 801a5be:	462e      	mov	r6, r5
 801a5c0:	6822      	ldr	r2, [r4, #0]
 801a5c2:	f012 0210 	ands.w	r2, r2, #16
 801a5c6:	d001      	beq.n	801a5cc <_scanf_float+0x368>
 801a5c8:	2000      	movs	r0, #0
 801a5ca:	e68e      	b.n	801a2ea <_scanf_float+0x86>
 801a5cc:	7032      	strb	r2, [r6, #0]
 801a5ce:	6823      	ldr	r3, [r4, #0]
 801a5d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801a5d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a5d8:	d123      	bne.n	801a622 <_scanf_float+0x3be>
 801a5da:	9b02      	ldr	r3, [sp, #8]
 801a5dc:	429f      	cmp	r7, r3
 801a5de:	d00a      	beq.n	801a5f6 <_scanf_float+0x392>
 801a5e0:	1bda      	subs	r2, r3, r7
 801a5e2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801a5e6:	429e      	cmp	r6, r3
 801a5e8:	bf28      	it	cs
 801a5ea:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801a5ee:	491e      	ldr	r1, [pc, #120]	@ (801a668 <_scanf_float+0x404>)
 801a5f0:	4630      	mov	r0, r6
 801a5f2:	f000 fa61 	bl	801aab8 <siprintf>
 801a5f6:	9901      	ldr	r1, [sp, #4]
 801a5f8:	2200      	movs	r2, #0
 801a5fa:	4640      	mov	r0, r8
 801a5fc:	f002 fe02 	bl	801d204 <_strtod_r>
 801a600:	9b03      	ldr	r3, [sp, #12]
 801a602:	6821      	ldr	r1, [r4, #0]
 801a604:	681b      	ldr	r3, [r3, #0]
 801a606:	f011 0f02 	tst.w	r1, #2
 801a60a:	f103 0204 	add.w	r2, r3, #4
 801a60e:	d015      	beq.n	801a63c <_scanf_float+0x3d8>
 801a610:	9903      	ldr	r1, [sp, #12]
 801a612:	600a      	str	r2, [r1, #0]
 801a614:	681b      	ldr	r3, [r3, #0]
 801a616:	ed83 0b00 	vstr	d0, [r3]
 801a61a:	68e3      	ldr	r3, [r4, #12]
 801a61c:	3301      	adds	r3, #1
 801a61e:	60e3      	str	r3, [r4, #12]
 801a620:	e7d2      	b.n	801a5c8 <_scanf_float+0x364>
 801a622:	9b04      	ldr	r3, [sp, #16]
 801a624:	2b00      	cmp	r3, #0
 801a626:	d0e6      	beq.n	801a5f6 <_scanf_float+0x392>
 801a628:	9905      	ldr	r1, [sp, #20]
 801a62a:	230a      	movs	r3, #10
 801a62c:	3101      	adds	r1, #1
 801a62e:	4640      	mov	r0, r8
 801a630:	f7ff f9d8 	bl	80199e4 <_strtol_r>
 801a634:	9b04      	ldr	r3, [sp, #16]
 801a636:	9e05      	ldr	r6, [sp, #20]
 801a638:	1ac2      	subs	r2, r0, r3
 801a63a:	e7d2      	b.n	801a5e2 <_scanf_float+0x37e>
 801a63c:	f011 0f04 	tst.w	r1, #4
 801a640:	9903      	ldr	r1, [sp, #12]
 801a642:	600a      	str	r2, [r1, #0]
 801a644:	d1e6      	bne.n	801a614 <_scanf_float+0x3b0>
 801a646:	eeb4 0b40 	vcmp.f64	d0, d0
 801a64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a64e:	681d      	ldr	r5, [r3, #0]
 801a650:	d705      	bvc.n	801a65e <_scanf_float+0x3fa>
 801a652:	4806      	ldr	r0, [pc, #24]	@ (801a66c <_scanf_float+0x408>)
 801a654:	f000 fc8c 	bl	801af70 <nanf>
 801a658:	ed85 0a00 	vstr	s0, [r5]
 801a65c:	e7dd      	b.n	801a61a <_scanf_float+0x3b6>
 801a65e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a662:	e7f9      	b.n	801a658 <_scanf_float+0x3f4>
 801a664:	2700      	movs	r7, #0
 801a666:	e635      	b.n	801a2d4 <_scanf_float+0x70>
 801a668:	0801f603 	.word	0x0801f603
 801a66c:	0801f75f 	.word	0x0801f75f

0801a670 <std>:
 801a670:	2300      	movs	r3, #0
 801a672:	b510      	push	{r4, lr}
 801a674:	4604      	mov	r4, r0
 801a676:	e9c0 3300 	strd	r3, r3, [r0]
 801a67a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a67e:	6083      	str	r3, [r0, #8]
 801a680:	8181      	strh	r1, [r0, #12]
 801a682:	6643      	str	r3, [r0, #100]	@ 0x64
 801a684:	81c2      	strh	r2, [r0, #14]
 801a686:	6183      	str	r3, [r0, #24]
 801a688:	4619      	mov	r1, r3
 801a68a:	2208      	movs	r2, #8
 801a68c:	305c      	adds	r0, #92	@ 0x5c
 801a68e:	f000 fb77 	bl	801ad80 <memset>
 801a692:	4b0d      	ldr	r3, [pc, #52]	@ (801a6c8 <std+0x58>)
 801a694:	6263      	str	r3, [r4, #36]	@ 0x24
 801a696:	4b0d      	ldr	r3, [pc, #52]	@ (801a6cc <std+0x5c>)
 801a698:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a69a:	4b0d      	ldr	r3, [pc, #52]	@ (801a6d0 <std+0x60>)
 801a69c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a69e:	4b0d      	ldr	r3, [pc, #52]	@ (801a6d4 <std+0x64>)
 801a6a0:	6323      	str	r3, [r4, #48]	@ 0x30
 801a6a2:	4b0d      	ldr	r3, [pc, #52]	@ (801a6d8 <std+0x68>)
 801a6a4:	6224      	str	r4, [r4, #32]
 801a6a6:	429c      	cmp	r4, r3
 801a6a8:	d006      	beq.n	801a6b8 <std+0x48>
 801a6aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a6ae:	4294      	cmp	r4, r2
 801a6b0:	d002      	beq.n	801a6b8 <std+0x48>
 801a6b2:	33d0      	adds	r3, #208	@ 0xd0
 801a6b4:	429c      	cmp	r4, r3
 801a6b6:	d105      	bne.n	801a6c4 <std+0x54>
 801a6b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a6c0:	f000 bc44 	b.w	801af4c <__retarget_lock_init_recursive>
 801a6c4:	bd10      	pop	{r4, pc}
 801a6c6:	bf00      	nop
 801a6c8:	0801ab55 	.word	0x0801ab55
 801a6cc:	0801ab7b 	.word	0x0801ab7b
 801a6d0:	0801abb3 	.word	0x0801abb3
 801a6d4:	0801abd7 	.word	0x0801abd7
 801a6d8:	240140e8 	.word	0x240140e8

0801a6dc <stdio_exit_handler>:
 801a6dc:	4a02      	ldr	r2, [pc, #8]	@ (801a6e8 <stdio_exit_handler+0xc>)
 801a6de:	4903      	ldr	r1, [pc, #12]	@ (801a6ec <stdio_exit_handler+0x10>)
 801a6e0:	4803      	ldr	r0, [pc, #12]	@ (801a6f0 <stdio_exit_handler+0x14>)
 801a6e2:	f000 b869 	b.w	801a7b8 <_fwalk_sglue>
 801a6e6:	bf00      	nop
 801a6e8:	24000014 	.word	0x24000014
 801a6ec:	0801de89 	.word	0x0801de89
 801a6f0:	24000024 	.word	0x24000024

0801a6f4 <cleanup_stdio>:
 801a6f4:	6841      	ldr	r1, [r0, #4]
 801a6f6:	4b0c      	ldr	r3, [pc, #48]	@ (801a728 <cleanup_stdio+0x34>)
 801a6f8:	4299      	cmp	r1, r3
 801a6fa:	b510      	push	{r4, lr}
 801a6fc:	4604      	mov	r4, r0
 801a6fe:	d001      	beq.n	801a704 <cleanup_stdio+0x10>
 801a700:	f003 fbc2 	bl	801de88 <_fflush_r>
 801a704:	68a1      	ldr	r1, [r4, #8]
 801a706:	4b09      	ldr	r3, [pc, #36]	@ (801a72c <cleanup_stdio+0x38>)
 801a708:	4299      	cmp	r1, r3
 801a70a:	d002      	beq.n	801a712 <cleanup_stdio+0x1e>
 801a70c:	4620      	mov	r0, r4
 801a70e:	f003 fbbb 	bl	801de88 <_fflush_r>
 801a712:	68e1      	ldr	r1, [r4, #12]
 801a714:	4b06      	ldr	r3, [pc, #24]	@ (801a730 <cleanup_stdio+0x3c>)
 801a716:	4299      	cmp	r1, r3
 801a718:	d004      	beq.n	801a724 <cleanup_stdio+0x30>
 801a71a:	4620      	mov	r0, r4
 801a71c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a720:	f003 bbb2 	b.w	801de88 <_fflush_r>
 801a724:	bd10      	pop	{r4, pc}
 801a726:	bf00      	nop
 801a728:	240140e8 	.word	0x240140e8
 801a72c:	24014150 	.word	0x24014150
 801a730:	240141b8 	.word	0x240141b8

0801a734 <global_stdio_init.part.0>:
 801a734:	b510      	push	{r4, lr}
 801a736:	4b0b      	ldr	r3, [pc, #44]	@ (801a764 <global_stdio_init.part.0+0x30>)
 801a738:	4c0b      	ldr	r4, [pc, #44]	@ (801a768 <global_stdio_init.part.0+0x34>)
 801a73a:	4a0c      	ldr	r2, [pc, #48]	@ (801a76c <global_stdio_init.part.0+0x38>)
 801a73c:	601a      	str	r2, [r3, #0]
 801a73e:	4620      	mov	r0, r4
 801a740:	2200      	movs	r2, #0
 801a742:	2104      	movs	r1, #4
 801a744:	f7ff ff94 	bl	801a670 <std>
 801a748:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a74c:	2201      	movs	r2, #1
 801a74e:	2109      	movs	r1, #9
 801a750:	f7ff ff8e 	bl	801a670 <std>
 801a754:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a758:	2202      	movs	r2, #2
 801a75a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a75e:	2112      	movs	r1, #18
 801a760:	f7ff bf86 	b.w	801a670 <std>
 801a764:	24014220 	.word	0x24014220
 801a768:	240140e8 	.word	0x240140e8
 801a76c:	0801a6dd 	.word	0x0801a6dd

0801a770 <__sfp_lock_acquire>:
 801a770:	4801      	ldr	r0, [pc, #4]	@ (801a778 <__sfp_lock_acquire+0x8>)
 801a772:	f000 bbec 	b.w	801af4e <__retarget_lock_acquire_recursive>
 801a776:	bf00      	nop
 801a778:	24014229 	.word	0x24014229

0801a77c <__sfp_lock_release>:
 801a77c:	4801      	ldr	r0, [pc, #4]	@ (801a784 <__sfp_lock_release+0x8>)
 801a77e:	f000 bbe7 	b.w	801af50 <__retarget_lock_release_recursive>
 801a782:	bf00      	nop
 801a784:	24014229 	.word	0x24014229

0801a788 <__sinit>:
 801a788:	b510      	push	{r4, lr}
 801a78a:	4604      	mov	r4, r0
 801a78c:	f7ff fff0 	bl	801a770 <__sfp_lock_acquire>
 801a790:	6a23      	ldr	r3, [r4, #32]
 801a792:	b11b      	cbz	r3, 801a79c <__sinit+0x14>
 801a794:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a798:	f7ff bff0 	b.w	801a77c <__sfp_lock_release>
 801a79c:	4b04      	ldr	r3, [pc, #16]	@ (801a7b0 <__sinit+0x28>)
 801a79e:	6223      	str	r3, [r4, #32]
 801a7a0:	4b04      	ldr	r3, [pc, #16]	@ (801a7b4 <__sinit+0x2c>)
 801a7a2:	681b      	ldr	r3, [r3, #0]
 801a7a4:	2b00      	cmp	r3, #0
 801a7a6:	d1f5      	bne.n	801a794 <__sinit+0xc>
 801a7a8:	f7ff ffc4 	bl	801a734 <global_stdio_init.part.0>
 801a7ac:	e7f2      	b.n	801a794 <__sinit+0xc>
 801a7ae:	bf00      	nop
 801a7b0:	0801a6f5 	.word	0x0801a6f5
 801a7b4:	24014220 	.word	0x24014220

0801a7b8 <_fwalk_sglue>:
 801a7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a7bc:	4607      	mov	r7, r0
 801a7be:	4688      	mov	r8, r1
 801a7c0:	4614      	mov	r4, r2
 801a7c2:	2600      	movs	r6, #0
 801a7c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a7c8:	f1b9 0901 	subs.w	r9, r9, #1
 801a7cc:	d505      	bpl.n	801a7da <_fwalk_sglue+0x22>
 801a7ce:	6824      	ldr	r4, [r4, #0]
 801a7d0:	2c00      	cmp	r4, #0
 801a7d2:	d1f7      	bne.n	801a7c4 <_fwalk_sglue+0xc>
 801a7d4:	4630      	mov	r0, r6
 801a7d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a7da:	89ab      	ldrh	r3, [r5, #12]
 801a7dc:	2b01      	cmp	r3, #1
 801a7de:	d907      	bls.n	801a7f0 <_fwalk_sglue+0x38>
 801a7e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a7e4:	3301      	adds	r3, #1
 801a7e6:	d003      	beq.n	801a7f0 <_fwalk_sglue+0x38>
 801a7e8:	4629      	mov	r1, r5
 801a7ea:	4638      	mov	r0, r7
 801a7ec:	47c0      	blx	r8
 801a7ee:	4306      	orrs	r6, r0
 801a7f0:	3568      	adds	r5, #104	@ 0x68
 801a7f2:	e7e9      	b.n	801a7c8 <_fwalk_sglue+0x10>

0801a7f4 <iprintf>:
 801a7f4:	b40f      	push	{r0, r1, r2, r3}
 801a7f6:	b507      	push	{r0, r1, r2, lr}
 801a7f8:	4906      	ldr	r1, [pc, #24]	@ (801a814 <iprintf+0x20>)
 801a7fa:	ab04      	add	r3, sp, #16
 801a7fc:	6808      	ldr	r0, [r1, #0]
 801a7fe:	f853 2b04 	ldr.w	r2, [r3], #4
 801a802:	6881      	ldr	r1, [r0, #8]
 801a804:	9301      	str	r3, [sp, #4]
 801a806:	f003 f855 	bl	801d8b4 <_vfiprintf_r>
 801a80a:	b003      	add	sp, #12
 801a80c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a810:	b004      	add	sp, #16
 801a812:	4770      	bx	lr
 801a814:	24000020 	.word	0x24000020

0801a818 <_puts_r>:
 801a818:	6a03      	ldr	r3, [r0, #32]
 801a81a:	b570      	push	{r4, r5, r6, lr}
 801a81c:	6884      	ldr	r4, [r0, #8]
 801a81e:	4605      	mov	r5, r0
 801a820:	460e      	mov	r6, r1
 801a822:	b90b      	cbnz	r3, 801a828 <_puts_r+0x10>
 801a824:	f7ff ffb0 	bl	801a788 <__sinit>
 801a828:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a82a:	07db      	lsls	r3, r3, #31
 801a82c:	d405      	bmi.n	801a83a <_puts_r+0x22>
 801a82e:	89a3      	ldrh	r3, [r4, #12]
 801a830:	0598      	lsls	r0, r3, #22
 801a832:	d402      	bmi.n	801a83a <_puts_r+0x22>
 801a834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a836:	f000 fb8a 	bl	801af4e <__retarget_lock_acquire_recursive>
 801a83a:	89a3      	ldrh	r3, [r4, #12]
 801a83c:	0719      	lsls	r1, r3, #28
 801a83e:	d502      	bpl.n	801a846 <_puts_r+0x2e>
 801a840:	6923      	ldr	r3, [r4, #16]
 801a842:	2b00      	cmp	r3, #0
 801a844:	d135      	bne.n	801a8b2 <_puts_r+0x9a>
 801a846:	4621      	mov	r1, r4
 801a848:	4628      	mov	r0, r5
 801a84a:	f000 fa43 	bl	801acd4 <__swsetup_r>
 801a84e:	b380      	cbz	r0, 801a8b2 <_puts_r+0x9a>
 801a850:	f04f 35ff 	mov.w	r5, #4294967295
 801a854:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a856:	07da      	lsls	r2, r3, #31
 801a858:	d405      	bmi.n	801a866 <_puts_r+0x4e>
 801a85a:	89a3      	ldrh	r3, [r4, #12]
 801a85c:	059b      	lsls	r3, r3, #22
 801a85e:	d402      	bmi.n	801a866 <_puts_r+0x4e>
 801a860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a862:	f000 fb75 	bl	801af50 <__retarget_lock_release_recursive>
 801a866:	4628      	mov	r0, r5
 801a868:	bd70      	pop	{r4, r5, r6, pc}
 801a86a:	2b00      	cmp	r3, #0
 801a86c:	da04      	bge.n	801a878 <_puts_r+0x60>
 801a86e:	69a2      	ldr	r2, [r4, #24]
 801a870:	429a      	cmp	r2, r3
 801a872:	dc17      	bgt.n	801a8a4 <_puts_r+0x8c>
 801a874:	290a      	cmp	r1, #10
 801a876:	d015      	beq.n	801a8a4 <_puts_r+0x8c>
 801a878:	6823      	ldr	r3, [r4, #0]
 801a87a:	1c5a      	adds	r2, r3, #1
 801a87c:	6022      	str	r2, [r4, #0]
 801a87e:	7019      	strb	r1, [r3, #0]
 801a880:	68a3      	ldr	r3, [r4, #8]
 801a882:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a886:	3b01      	subs	r3, #1
 801a888:	60a3      	str	r3, [r4, #8]
 801a88a:	2900      	cmp	r1, #0
 801a88c:	d1ed      	bne.n	801a86a <_puts_r+0x52>
 801a88e:	2b00      	cmp	r3, #0
 801a890:	da11      	bge.n	801a8b6 <_puts_r+0x9e>
 801a892:	4622      	mov	r2, r4
 801a894:	210a      	movs	r1, #10
 801a896:	4628      	mov	r0, r5
 801a898:	f000 f9de 	bl	801ac58 <__swbuf_r>
 801a89c:	3001      	adds	r0, #1
 801a89e:	d0d7      	beq.n	801a850 <_puts_r+0x38>
 801a8a0:	250a      	movs	r5, #10
 801a8a2:	e7d7      	b.n	801a854 <_puts_r+0x3c>
 801a8a4:	4622      	mov	r2, r4
 801a8a6:	4628      	mov	r0, r5
 801a8a8:	f000 f9d6 	bl	801ac58 <__swbuf_r>
 801a8ac:	3001      	adds	r0, #1
 801a8ae:	d1e7      	bne.n	801a880 <_puts_r+0x68>
 801a8b0:	e7ce      	b.n	801a850 <_puts_r+0x38>
 801a8b2:	3e01      	subs	r6, #1
 801a8b4:	e7e4      	b.n	801a880 <_puts_r+0x68>
 801a8b6:	6823      	ldr	r3, [r4, #0]
 801a8b8:	1c5a      	adds	r2, r3, #1
 801a8ba:	6022      	str	r2, [r4, #0]
 801a8bc:	220a      	movs	r2, #10
 801a8be:	701a      	strb	r2, [r3, #0]
 801a8c0:	e7ee      	b.n	801a8a0 <_puts_r+0x88>
	...

0801a8c4 <puts>:
 801a8c4:	4b02      	ldr	r3, [pc, #8]	@ (801a8d0 <puts+0xc>)
 801a8c6:	4601      	mov	r1, r0
 801a8c8:	6818      	ldr	r0, [r3, #0]
 801a8ca:	f7ff bfa5 	b.w	801a818 <_puts_r>
 801a8ce:	bf00      	nop
 801a8d0:	24000020 	.word	0x24000020

0801a8d4 <setbuf>:
 801a8d4:	fab1 f281 	clz	r2, r1
 801a8d8:	0952      	lsrs	r2, r2, #5
 801a8da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a8de:	0052      	lsls	r2, r2, #1
 801a8e0:	f000 b800 	b.w	801a8e4 <setvbuf>

0801a8e4 <setvbuf>:
 801a8e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a8e8:	461d      	mov	r5, r3
 801a8ea:	4b57      	ldr	r3, [pc, #348]	@ (801aa48 <setvbuf+0x164>)
 801a8ec:	681f      	ldr	r7, [r3, #0]
 801a8ee:	4604      	mov	r4, r0
 801a8f0:	460e      	mov	r6, r1
 801a8f2:	4690      	mov	r8, r2
 801a8f4:	b127      	cbz	r7, 801a900 <setvbuf+0x1c>
 801a8f6:	6a3b      	ldr	r3, [r7, #32]
 801a8f8:	b913      	cbnz	r3, 801a900 <setvbuf+0x1c>
 801a8fa:	4638      	mov	r0, r7
 801a8fc:	f7ff ff44 	bl	801a788 <__sinit>
 801a900:	f1b8 0f02 	cmp.w	r8, #2
 801a904:	d006      	beq.n	801a914 <setvbuf+0x30>
 801a906:	f1b8 0f01 	cmp.w	r8, #1
 801a90a:	f200 809a 	bhi.w	801aa42 <setvbuf+0x15e>
 801a90e:	2d00      	cmp	r5, #0
 801a910:	f2c0 8097 	blt.w	801aa42 <setvbuf+0x15e>
 801a914:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a916:	07d9      	lsls	r1, r3, #31
 801a918:	d405      	bmi.n	801a926 <setvbuf+0x42>
 801a91a:	89a3      	ldrh	r3, [r4, #12]
 801a91c:	059a      	lsls	r2, r3, #22
 801a91e:	d402      	bmi.n	801a926 <setvbuf+0x42>
 801a920:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a922:	f000 fb14 	bl	801af4e <__retarget_lock_acquire_recursive>
 801a926:	4621      	mov	r1, r4
 801a928:	4638      	mov	r0, r7
 801a92a:	f003 faad 	bl	801de88 <_fflush_r>
 801a92e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a930:	b141      	cbz	r1, 801a944 <setvbuf+0x60>
 801a932:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a936:	4299      	cmp	r1, r3
 801a938:	d002      	beq.n	801a940 <setvbuf+0x5c>
 801a93a:	4638      	mov	r0, r7
 801a93c:	f001 f906 	bl	801bb4c <_free_r>
 801a940:	2300      	movs	r3, #0
 801a942:	6363      	str	r3, [r4, #52]	@ 0x34
 801a944:	2300      	movs	r3, #0
 801a946:	61a3      	str	r3, [r4, #24]
 801a948:	6063      	str	r3, [r4, #4]
 801a94a:	89a3      	ldrh	r3, [r4, #12]
 801a94c:	061b      	lsls	r3, r3, #24
 801a94e:	d503      	bpl.n	801a958 <setvbuf+0x74>
 801a950:	6921      	ldr	r1, [r4, #16]
 801a952:	4638      	mov	r0, r7
 801a954:	f001 f8fa 	bl	801bb4c <_free_r>
 801a958:	89a3      	ldrh	r3, [r4, #12]
 801a95a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801a95e:	f023 0303 	bic.w	r3, r3, #3
 801a962:	f1b8 0f02 	cmp.w	r8, #2
 801a966:	81a3      	strh	r3, [r4, #12]
 801a968:	d061      	beq.n	801aa2e <setvbuf+0x14a>
 801a96a:	ab01      	add	r3, sp, #4
 801a96c:	466a      	mov	r2, sp
 801a96e:	4621      	mov	r1, r4
 801a970:	4638      	mov	r0, r7
 801a972:	f003 fab1 	bl	801ded8 <__swhatbuf_r>
 801a976:	89a3      	ldrh	r3, [r4, #12]
 801a978:	4318      	orrs	r0, r3
 801a97a:	81a0      	strh	r0, [r4, #12]
 801a97c:	bb2d      	cbnz	r5, 801a9ca <setvbuf+0xe6>
 801a97e:	9d00      	ldr	r5, [sp, #0]
 801a980:	4628      	mov	r0, r5
 801a982:	f001 f92d 	bl	801bbe0 <malloc>
 801a986:	4606      	mov	r6, r0
 801a988:	2800      	cmp	r0, #0
 801a98a:	d152      	bne.n	801aa32 <setvbuf+0x14e>
 801a98c:	f8dd 9000 	ldr.w	r9, [sp]
 801a990:	45a9      	cmp	r9, r5
 801a992:	d140      	bne.n	801aa16 <setvbuf+0x132>
 801a994:	f04f 35ff 	mov.w	r5, #4294967295
 801a998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a99c:	f043 0202 	orr.w	r2, r3, #2
 801a9a0:	81a2      	strh	r2, [r4, #12]
 801a9a2:	2200      	movs	r2, #0
 801a9a4:	60a2      	str	r2, [r4, #8]
 801a9a6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801a9aa:	6022      	str	r2, [r4, #0]
 801a9ac:	6122      	str	r2, [r4, #16]
 801a9ae:	2201      	movs	r2, #1
 801a9b0:	6162      	str	r2, [r4, #20]
 801a9b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a9b4:	07d6      	lsls	r6, r2, #31
 801a9b6:	d404      	bmi.n	801a9c2 <setvbuf+0xde>
 801a9b8:	0598      	lsls	r0, r3, #22
 801a9ba:	d402      	bmi.n	801a9c2 <setvbuf+0xde>
 801a9bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a9be:	f000 fac7 	bl	801af50 <__retarget_lock_release_recursive>
 801a9c2:	4628      	mov	r0, r5
 801a9c4:	b003      	add	sp, #12
 801a9c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a9ca:	2e00      	cmp	r6, #0
 801a9cc:	d0d8      	beq.n	801a980 <setvbuf+0x9c>
 801a9ce:	6a3b      	ldr	r3, [r7, #32]
 801a9d0:	b913      	cbnz	r3, 801a9d8 <setvbuf+0xf4>
 801a9d2:	4638      	mov	r0, r7
 801a9d4:	f7ff fed8 	bl	801a788 <__sinit>
 801a9d8:	f1b8 0f01 	cmp.w	r8, #1
 801a9dc:	bf08      	it	eq
 801a9de:	89a3      	ldrheq	r3, [r4, #12]
 801a9e0:	6026      	str	r6, [r4, #0]
 801a9e2:	bf04      	itt	eq
 801a9e4:	f043 0301 	orreq.w	r3, r3, #1
 801a9e8:	81a3      	strheq	r3, [r4, #12]
 801a9ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a9ee:	f013 0208 	ands.w	r2, r3, #8
 801a9f2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801a9f6:	d01e      	beq.n	801aa36 <setvbuf+0x152>
 801a9f8:	07d9      	lsls	r1, r3, #31
 801a9fa:	bf41      	itttt	mi
 801a9fc:	2200      	movmi	r2, #0
 801a9fe:	426d      	negmi	r5, r5
 801aa00:	60a2      	strmi	r2, [r4, #8]
 801aa02:	61a5      	strmi	r5, [r4, #24]
 801aa04:	bf58      	it	pl
 801aa06:	60a5      	strpl	r5, [r4, #8]
 801aa08:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801aa0a:	07d2      	lsls	r2, r2, #31
 801aa0c:	d401      	bmi.n	801aa12 <setvbuf+0x12e>
 801aa0e:	059b      	lsls	r3, r3, #22
 801aa10:	d513      	bpl.n	801aa3a <setvbuf+0x156>
 801aa12:	2500      	movs	r5, #0
 801aa14:	e7d5      	b.n	801a9c2 <setvbuf+0xde>
 801aa16:	4648      	mov	r0, r9
 801aa18:	f001 f8e2 	bl	801bbe0 <malloc>
 801aa1c:	4606      	mov	r6, r0
 801aa1e:	2800      	cmp	r0, #0
 801aa20:	d0b8      	beq.n	801a994 <setvbuf+0xb0>
 801aa22:	89a3      	ldrh	r3, [r4, #12]
 801aa24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801aa28:	81a3      	strh	r3, [r4, #12]
 801aa2a:	464d      	mov	r5, r9
 801aa2c:	e7cf      	b.n	801a9ce <setvbuf+0xea>
 801aa2e:	2500      	movs	r5, #0
 801aa30:	e7b2      	b.n	801a998 <setvbuf+0xb4>
 801aa32:	46a9      	mov	r9, r5
 801aa34:	e7f5      	b.n	801aa22 <setvbuf+0x13e>
 801aa36:	60a2      	str	r2, [r4, #8]
 801aa38:	e7e6      	b.n	801aa08 <setvbuf+0x124>
 801aa3a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aa3c:	f000 fa88 	bl	801af50 <__retarget_lock_release_recursive>
 801aa40:	e7e7      	b.n	801aa12 <setvbuf+0x12e>
 801aa42:	f04f 35ff 	mov.w	r5, #4294967295
 801aa46:	e7bc      	b.n	801a9c2 <setvbuf+0xde>
 801aa48:	24000020 	.word	0x24000020

0801aa4c <sniprintf>:
 801aa4c:	b40c      	push	{r2, r3}
 801aa4e:	b530      	push	{r4, r5, lr}
 801aa50:	4b18      	ldr	r3, [pc, #96]	@ (801aab4 <sniprintf+0x68>)
 801aa52:	1e0c      	subs	r4, r1, #0
 801aa54:	681d      	ldr	r5, [r3, #0]
 801aa56:	b09d      	sub	sp, #116	@ 0x74
 801aa58:	da08      	bge.n	801aa6c <sniprintf+0x20>
 801aa5a:	238b      	movs	r3, #139	@ 0x8b
 801aa5c:	602b      	str	r3, [r5, #0]
 801aa5e:	f04f 30ff 	mov.w	r0, #4294967295
 801aa62:	b01d      	add	sp, #116	@ 0x74
 801aa64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801aa68:	b002      	add	sp, #8
 801aa6a:	4770      	bx	lr
 801aa6c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801aa70:	f8ad 3014 	strh.w	r3, [sp, #20]
 801aa74:	f04f 0300 	mov.w	r3, #0
 801aa78:	931b      	str	r3, [sp, #108]	@ 0x6c
 801aa7a:	bf14      	ite	ne
 801aa7c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801aa80:	4623      	moveq	r3, r4
 801aa82:	9304      	str	r3, [sp, #16]
 801aa84:	9307      	str	r3, [sp, #28]
 801aa86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801aa8a:	9002      	str	r0, [sp, #8]
 801aa8c:	9006      	str	r0, [sp, #24]
 801aa8e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801aa92:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801aa94:	ab21      	add	r3, sp, #132	@ 0x84
 801aa96:	a902      	add	r1, sp, #8
 801aa98:	4628      	mov	r0, r5
 801aa9a:	9301      	str	r3, [sp, #4]
 801aa9c:	f002 fc14 	bl	801d2c8 <_svfiprintf_r>
 801aaa0:	1c43      	adds	r3, r0, #1
 801aaa2:	bfbc      	itt	lt
 801aaa4:	238b      	movlt	r3, #139	@ 0x8b
 801aaa6:	602b      	strlt	r3, [r5, #0]
 801aaa8:	2c00      	cmp	r4, #0
 801aaaa:	d0da      	beq.n	801aa62 <sniprintf+0x16>
 801aaac:	9b02      	ldr	r3, [sp, #8]
 801aaae:	2200      	movs	r2, #0
 801aab0:	701a      	strb	r2, [r3, #0]
 801aab2:	e7d6      	b.n	801aa62 <sniprintf+0x16>
 801aab4:	24000020 	.word	0x24000020

0801aab8 <siprintf>:
 801aab8:	b40e      	push	{r1, r2, r3}
 801aaba:	b510      	push	{r4, lr}
 801aabc:	b09d      	sub	sp, #116	@ 0x74
 801aabe:	ab1f      	add	r3, sp, #124	@ 0x7c
 801aac0:	9002      	str	r0, [sp, #8]
 801aac2:	9006      	str	r0, [sp, #24]
 801aac4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801aac8:	480a      	ldr	r0, [pc, #40]	@ (801aaf4 <siprintf+0x3c>)
 801aaca:	9107      	str	r1, [sp, #28]
 801aacc:	9104      	str	r1, [sp, #16]
 801aace:	490a      	ldr	r1, [pc, #40]	@ (801aaf8 <siprintf+0x40>)
 801aad0:	f853 2b04 	ldr.w	r2, [r3], #4
 801aad4:	9105      	str	r1, [sp, #20]
 801aad6:	2400      	movs	r4, #0
 801aad8:	a902      	add	r1, sp, #8
 801aada:	6800      	ldr	r0, [r0, #0]
 801aadc:	9301      	str	r3, [sp, #4]
 801aade:	941b      	str	r4, [sp, #108]	@ 0x6c
 801aae0:	f002 fbf2 	bl	801d2c8 <_svfiprintf_r>
 801aae4:	9b02      	ldr	r3, [sp, #8]
 801aae6:	701c      	strb	r4, [r3, #0]
 801aae8:	b01d      	add	sp, #116	@ 0x74
 801aaea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801aaee:	b003      	add	sp, #12
 801aaf0:	4770      	bx	lr
 801aaf2:	bf00      	nop
 801aaf4:	24000020 	.word	0x24000020
 801aaf8:	ffff0208 	.word	0xffff0208

0801aafc <siscanf>:
 801aafc:	b40e      	push	{r1, r2, r3}
 801aafe:	b570      	push	{r4, r5, r6, lr}
 801ab00:	b09d      	sub	sp, #116	@ 0x74
 801ab02:	ac21      	add	r4, sp, #132	@ 0x84
 801ab04:	2500      	movs	r5, #0
 801ab06:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801ab0a:	f854 6b04 	ldr.w	r6, [r4], #4
 801ab0e:	f8ad 2014 	strh.w	r2, [sp, #20]
 801ab12:	951b      	str	r5, [sp, #108]	@ 0x6c
 801ab14:	9002      	str	r0, [sp, #8]
 801ab16:	9006      	str	r0, [sp, #24]
 801ab18:	f7e5 fc5a 	bl	80003d0 <strlen>
 801ab1c:	4b0b      	ldr	r3, [pc, #44]	@ (801ab4c <siscanf+0x50>)
 801ab1e:	9003      	str	r0, [sp, #12]
 801ab20:	9007      	str	r0, [sp, #28]
 801ab22:	480b      	ldr	r0, [pc, #44]	@ (801ab50 <siscanf+0x54>)
 801ab24:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ab26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ab2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801ab2e:	4632      	mov	r2, r6
 801ab30:	4623      	mov	r3, r4
 801ab32:	a902      	add	r1, sp, #8
 801ab34:	6800      	ldr	r0, [r0, #0]
 801ab36:	950f      	str	r5, [sp, #60]	@ 0x3c
 801ab38:	9514      	str	r5, [sp, #80]	@ 0x50
 801ab3a:	9401      	str	r4, [sp, #4]
 801ab3c:	f002 fd1a 	bl	801d574 <__ssvfiscanf_r>
 801ab40:	b01d      	add	sp, #116	@ 0x74
 801ab42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ab46:	b003      	add	sp, #12
 801ab48:	4770      	bx	lr
 801ab4a:	bf00      	nop
 801ab4c:	0801ab77 	.word	0x0801ab77
 801ab50:	24000020 	.word	0x24000020

0801ab54 <__sread>:
 801ab54:	b510      	push	{r4, lr}
 801ab56:	460c      	mov	r4, r1
 801ab58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab5c:	f000 f9a8 	bl	801aeb0 <_read_r>
 801ab60:	2800      	cmp	r0, #0
 801ab62:	bfab      	itete	ge
 801ab64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ab66:	89a3      	ldrhlt	r3, [r4, #12]
 801ab68:	181b      	addge	r3, r3, r0
 801ab6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ab6e:	bfac      	ite	ge
 801ab70:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ab72:	81a3      	strhlt	r3, [r4, #12]
 801ab74:	bd10      	pop	{r4, pc}

0801ab76 <__seofread>:
 801ab76:	2000      	movs	r0, #0
 801ab78:	4770      	bx	lr

0801ab7a <__swrite>:
 801ab7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab7e:	461f      	mov	r7, r3
 801ab80:	898b      	ldrh	r3, [r1, #12]
 801ab82:	05db      	lsls	r3, r3, #23
 801ab84:	4605      	mov	r5, r0
 801ab86:	460c      	mov	r4, r1
 801ab88:	4616      	mov	r6, r2
 801ab8a:	d505      	bpl.n	801ab98 <__swrite+0x1e>
 801ab8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ab90:	2302      	movs	r3, #2
 801ab92:	2200      	movs	r2, #0
 801ab94:	f000 f97a 	bl	801ae8c <_lseek_r>
 801ab98:	89a3      	ldrh	r3, [r4, #12]
 801ab9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ab9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801aba2:	81a3      	strh	r3, [r4, #12]
 801aba4:	4632      	mov	r2, r6
 801aba6:	463b      	mov	r3, r7
 801aba8:	4628      	mov	r0, r5
 801abaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801abae:	f000 b991 	b.w	801aed4 <_write_r>

0801abb2 <__sseek>:
 801abb2:	b510      	push	{r4, lr}
 801abb4:	460c      	mov	r4, r1
 801abb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801abba:	f000 f967 	bl	801ae8c <_lseek_r>
 801abbe:	1c43      	adds	r3, r0, #1
 801abc0:	89a3      	ldrh	r3, [r4, #12]
 801abc2:	bf15      	itete	ne
 801abc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801abc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801abca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801abce:	81a3      	strheq	r3, [r4, #12]
 801abd0:	bf18      	it	ne
 801abd2:	81a3      	strhne	r3, [r4, #12]
 801abd4:	bd10      	pop	{r4, pc}

0801abd6 <__sclose>:
 801abd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801abda:	f000 b8e9 	b.w	801adb0 <_close_r>

0801abde <_vsniprintf_r>:
 801abde:	b530      	push	{r4, r5, lr}
 801abe0:	4614      	mov	r4, r2
 801abe2:	2c00      	cmp	r4, #0
 801abe4:	b09b      	sub	sp, #108	@ 0x6c
 801abe6:	4605      	mov	r5, r0
 801abe8:	461a      	mov	r2, r3
 801abea:	da05      	bge.n	801abf8 <_vsniprintf_r+0x1a>
 801abec:	238b      	movs	r3, #139	@ 0x8b
 801abee:	6003      	str	r3, [r0, #0]
 801abf0:	f04f 30ff 	mov.w	r0, #4294967295
 801abf4:	b01b      	add	sp, #108	@ 0x6c
 801abf6:	bd30      	pop	{r4, r5, pc}
 801abf8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801abfc:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ac00:	f04f 0300 	mov.w	r3, #0
 801ac04:	9319      	str	r3, [sp, #100]	@ 0x64
 801ac06:	bf14      	ite	ne
 801ac08:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ac0c:	4623      	moveq	r3, r4
 801ac0e:	9302      	str	r3, [sp, #8]
 801ac10:	9305      	str	r3, [sp, #20]
 801ac12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ac16:	9100      	str	r1, [sp, #0]
 801ac18:	9104      	str	r1, [sp, #16]
 801ac1a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ac1e:	4669      	mov	r1, sp
 801ac20:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801ac22:	f002 fb51 	bl	801d2c8 <_svfiprintf_r>
 801ac26:	1c43      	adds	r3, r0, #1
 801ac28:	bfbc      	itt	lt
 801ac2a:	238b      	movlt	r3, #139	@ 0x8b
 801ac2c:	602b      	strlt	r3, [r5, #0]
 801ac2e:	2c00      	cmp	r4, #0
 801ac30:	d0e0      	beq.n	801abf4 <_vsniprintf_r+0x16>
 801ac32:	9b00      	ldr	r3, [sp, #0]
 801ac34:	2200      	movs	r2, #0
 801ac36:	701a      	strb	r2, [r3, #0]
 801ac38:	e7dc      	b.n	801abf4 <_vsniprintf_r+0x16>
	...

0801ac3c <vsniprintf>:
 801ac3c:	b507      	push	{r0, r1, r2, lr}
 801ac3e:	9300      	str	r3, [sp, #0]
 801ac40:	4613      	mov	r3, r2
 801ac42:	460a      	mov	r2, r1
 801ac44:	4601      	mov	r1, r0
 801ac46:	4803      	ldr	r0, [pc, #12]	@ (801ac54 <vsniprintf+0x18>)
 801ac48:	6800      	ldr	r0, [r0, #0]
 801ac4a:	f7ff ffc8 	bl	801abde <_vsniprintf_r>
 801ac4e:	b003      	add	sp, #12
 801ac50:	f85d fb04 	ldr.w	pc, [sp], #4
 801ac54:	24000020 	.word	0x24000020

0801ac58 <__swbuf_r>:
 801ac58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac5a:	460e      	mov	r6, r1
 801ac5c:	4614      	mov	r4, r2
 801ac5e:	4605      	mov	r5, r0
 801ac60:	b118      	cbz	r0, 801ac6a <__swbuf_r+0x12>
 801ac62:	6a03      	ldr	r3, [r0, #32]
 801ac64:	b90b      	cbnz	r3, 801ac6a <__swbuf_r+0x12>
 801ac66:	f7ff fd8f 	bl	801a788 <__sinit>
 801ac6a:	69a3      	ldr	r3, [r4, #24]
 801ac6c:	60a3      	str	r3, [r4, #8]
 801ac6e:	89a3      	ldrh	r3, [r4, #12]
 801ac70:	071a      	lsls	r2, r3, #28
 801ac72:	d501      	bpl.n	801ac78 <__swbuf_r+0x20>
 801ac74:	6923      	ldr	r3, [r4, #16]
 801ac76:	b943      	cbnz	r3, 801ac8a <__swbuf_r+0x32>
 801ac78:	4621      	mov	r1, r4
 801ac7a:	4628      	mov	r0, r5
 801ac7c:	f000 f82a 	bl	801acd4 <__swsetup_r>
 801ac80:	b118      	cbz	r0, 801ac8a <__swbuf_r+0x32>
 801ac82:	f04f 37ff 	mov.w	r7, #4294967295
 801ac86:	4638      	mov	r0, r7
 801ac88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ac8a:	6823      	ldr	r3, [r4, #0]
 801ac8c:	6922      	ldr	r2, [r4, #16]
 801ac8e:	1a98      	subs	r0, r3, r2
 801ac90:	6963      	ldr	r3, [r4, #20]
 801ac92:	b2f6      	uxtb	r6, r6
 801ac94:	4283      	cmp	r3, r0
 801ac96:	4637      	mov	r7, r6
 801ac98:	dc05      	bgt.n	801aca6 <__swbuf_r+0x4e>
 801ac9a:	4621      	mov	r1, r4
 801ac9c:	4628      	mov	r0, r5
 801ac9e:	f003 f8f3 	bl	801de88 <_fflush_r>
 801aca2:	2800      	cmp	r0, #0
 801aca4:	d1ed      	bne.n	801ac82 <__swbuf_r+0x2a>
 801aca6:	68a3      	ldr	r3, [r4, #8]
 801aca8:	3b01      	subs	r3, #1
 801acaa:	60a3      	str	r3, [r4, #8]
 801acac:	6823      	ldr	r3, [r4, #0]
 801acae:	1c5a      	adds	r2, r3, #1
 801acb0:	6022      	str	r2, [r4, #0]
 801acb2:	701e      	strb	r6, [r3, #0]
 801acb4:	6962      	ldr	r2, [r4, #20]
 801acb6:	1c43      	adds	r3, r0, #1
 801acb8:	429a      	cmp	r2, r3
 801acba:	d004      	beq.n	801acc6 <__swbuf_r+0x6e>
 801acbc:	89a3      	ldrh	r3, [r4, #12]
 801acbe:	07db      	lsls	r3, r3, #31
 801acc0:	d5e1      	bpl.n	801ac86 <__swbuf_r+0x2e>
 801acc2:	2e0a      	cmp	r6, #10
 801acc4:	d1df      	bne.n	801ac86 <__swbuf_r+0x2e>
 801acc6:	4621      	mov	r1, r4
 801acc8:	4628      	mov	r0, r5
 801acca:	f003 f8dd 	bl	801de88 <_fflush_r>
 801acce:	2800      	cmp	r0, #0
 801acd0:	d0d9      	beq.n	801ac86 <__swbuf_r+0x2e>
 801acd2:	e7d6      	b.n	801ac82 <__swbuf_r+0x2a>

0801acd4 <__swsetup_r>:
 801acd4:	b538      	push	{r3, r4, r5, lr}
 801acd6:	4b29      	ldr	r3, [pc, #164]	@ (801ad7c <__swsetup_r+0xa8>)
 801acd8:	4605      	mov	r5, r0
 801acda:	6818      	ldr	r0, [r3, #0]
 801acdc:	460c      	mov	r4, r1
 801acde:	b118      	cbz	r0, 801ace8 <__swsetup_r+0x14>
 801ace0:	6a03      	ldr	r3, [r0, #32]
 801ace2:	b90b      	cbnz	r3, 801ace8 <__swsetup_r+0x14>
 801ace4:	f7ff fd50 	bl	801a788 <__sinit>
 801ace8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801acec:	0719      	lsls	r1, r3, #28
 801acee:	d422      	bmi.n	801ad36 <__swsetup_r+0x62>
 801acf0:	06da      	lsls	r2, r3, #27
 801acf2:	d407      	bmi.n	801ad04 <__swsetup_r+0x30>
 801acf4:	2209      	movs	r2, #9
 801acf6:	602a      	str	r2, [r5, #0]
 801acf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801acfc:	81a3      	strh	r3, [r4, #12]
 801acfe:	f04f 30ff 	mov.w	r0, #4294967295
 801ad02:	e033      	b.n	801ad6c <__swsetup_r+0x98>
 801ad04:	0758      	lsls	r0, r3, #29
 801ad06:	d512      	bpl.n	801ad2e <__swsetup_r+0x5a>
 801ad08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ad0a:	b141      	cbz	r1, 801ad1e <__swsetup_r+0x4a>
 801ad0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ad10:	4299      	cmp	r1, r3
 801ad12:	d002      	beq.n	801ad1a <__swsetup_r+0x46>
 801ad14:	4628      	mov	r0, r5
 801ad16:	f000 ff19 	bl	801bb4c <_free_r>
 801ad1a:	2300      	movs	r3, #0
 801ad1c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ad1e:	89a3      	ldrh	r3, [r4, #12]
 801ad20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ad24:	81a3      	strh	r3, [r4, #12]
 801ad26:	2300      	movs	r3, #0
 801ad28:	6063      	str	r3, [r4, #4]
 801ad2a:	6923      	ldr	r3, [r4, #16]
 801ad2c:	6023      	str	r3, [r4, #0]
 801ad2e:	89a3      	ldrh	r3, [r4, #12]
 801ad30:	f043 0308 	orr.w	r3, r3, #8
 801ad34:	81a3      	strh	r3, [r4, #12]
 801ad36:	6923      	ldr	r3, [r4, #16]
 801ad38:	b94b      	cbnz	r3, 801ad4e <__swsetup_r+0x7a>
 801ad3a:	89a3      	ldrh	r3, [r4, #12]
 801ad3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ad40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ad44:	d003      	beq.n	801ad4e <__swsetup_r+0x7a>
 801ad46:	4621      	mov	r1, r4
 801ad48:	4628      	mov	r0, r5
 801ad4a:	f003 f8eb 	bl	801df24 <__smakebuf_r>
 801ad4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad52:	f013 0201 	ands.w	r2, r3, #1
 801ad56:	d00a      	beq.n	801ad6e <__swsetup_r+0x9a>
 801ad58:	2200      	movs	r2, #0
 801ad5a:	60a2      	str	r2, [r4, #8]
 801ad5c:	6962      	ldr	r2, [r4, #20]
 801ad5e:	4252      	negs	r2, r2
 801ad60:	61a2      	str	r2, [r4, #24]
 801ad62:	6922      	ldr	r2, [r4, #16]
 801ad64:	b942      	cbnz	r2, 801ad78 <__swsetup_r+0xa4>
 801ad66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ad6a:	d1c5      	bne.n	801acf8 <__swsetup_r+0x24>
 801ad6c:	bd38      	pop	{r3, r4, r5, pc}
 801ad6e:	0799      	lsls	r1, r3, #30
 801ad70:	bf58      	it	pl
 801ad72:	6962      	ldrpl	r2, [r4, #20]
 801ad74:	60a2      	str	r2, [r4, #8]
 801ad76:	e7f4      	b.n	801ad62 <__swsetup_r+0x8e>
 801ad78:	2000      	movs	r0, #0
 801ad7a:	e7f7      	b.n	801ad6c <__swsetup_r+0x98>
 801ad7c:	24000020 	.word	0x24000020

0801ad80 <memset>:
 801ad80:	4402      	add	r2, r0
 801ad82:	4603      	mov	r3, r0
 801ad84:	4293      	cmp	r3, r2
 801ad86:	d100      	bne.n	801ad8a <memset+0xa>
 801ad88:	4770      	bx	lr
 801ad8a:	f803 1b01 	strb.w	r1, [r3], #1
 801ad8e:	e7f9      	b.n	801ad84 <memset+0x4>

0801ad90 <strnlen>:
 801ad90:	b510      	push	{r4, lr}
 801ad92:	4602      	mov	r2, r0
 801ad94:	4401      	add	r1, r0
 801ad96:	428a      	cmp	r2, r1
 801ad98:	4613      	mov	r3, r2
 801ad9a:	d003      	beq.n	801ada4 <strnlen+0x14>
 801ad9c:	781c      	ldrb	r4, [r3, #0]
 801ad9e:	3201      	adds	r2, #1
 801ada0:	2c00      	cmp	r4, #0
 801ada2:	d1f8      	bne.n	801ad96 <strnlen+0x6>
 801ada4:	1a18      	subs	r0, r3, r0
 801ada6:	bd10      	pop	{r4, pc}

0801ada8 <_localeconv_r>:
 801ada8:	4800      	ldr	r0, [pc, #0]	@ (801adac <_localeconv_r+0x4>)
 801adaa:	4770      	bx	lr
 801adac:	24000160 	.word	0x24000160

0801adb0 <_close_r>:
 801adb0:	b538      	push	{r3, r4, r5, lr}
 801adb2:	4d06      	ldr	r5, [pc, #24]	@ (801adcc <_close_r+0x1c>)
 801adb4:	2300      	movs	r3, #0
 801adb6:	4604      	mov	r4, r0
 801adb8:	4608      	mov	r0, r1
 801adba:	602b      	str	r3, [r5, #0]
 801adbc:	f7ea f840 	bl	8004e40 <_close>
 801adc0:	1c43      	adds	r3, r0, #1
 801adc2:	d102      	bne.n	801adca <_close_r+0x1a>
 801adc4:	682b      	ldr	r3, [r5, #0]
 801adc6:	b103      	cbz	r3, 801adca <_close_r+0x1a>
 801adc8:	6023      	str	r3, [r4, #0]
 801adca:	bd38      	pop	{r3, r4, r5, pc}
 801adcc:	24014224 	.word	0x24014224

0801add0 <_reclaim_reent>:
 801add0:	4b2d      	ldr	r3, [pc, #180]	@ (801ae88 <_reclaim_reent+0xb8>)
 801add2:	681b      	ldr	r3, [r3, #0]
 801add4:	4283      	cmp	r3, r0
 801add6:	b570      	push	{r4, r5, r6, lr}
 801add8:	4604      	mov	r4, r0
 801adda:	d053      	beq.n	801ae84 <_reclaim_reent+0xb4>
 801addc:	69c3      	ldr	r3, [r0, #28]
 801adde:	b31b      	cbz	r3, 801ae28 <_reclaim_reent+0x58>
 801ade0:	68db      	ldr	r3, [r3, #12]
 801ade2:	b163      	cbz	r3, 801adfe <_reclaim_reent+0x2e>
 801ade4:	2500      	movs	r5, #0
 801ade6:	69e3      	ldr	r3, [r4, #28]
 801ade8:	68db      	ldr	r3, [r3, #12]
 801adea:	5959      	ldr	r1, [r3, r5]
 801adec:	b9b1      	cbnz	r1, 801ae1c <_reclaim_reent+0x4c>
 801adee:	3504      	adds	r5, #4
 801adf0:	2d80      	cmp	r5, #128	@ 0x80
 801adf2:	d1f8      	bne.n	801ade6 <_reclaim_reent+0x16>
 801adf4:	69e3      	ldr	r3, [r4, #28]
 801adf6:	4620      	mov	r0, r4
 801adf8:	68d9      	ldr	r1, [r3, #12]
 801adfa:	f000 fea7 	bl	801bb4c <_free_r>
 801adfe:	69e3      	ldr	r3, [r4, #28]
 801ae00:	6819      	ldr	r1, [r3, #0]
 801ae02:	b111      	cbz	r1, 801ae0a <_reclaim_reent+0x3a>
 801ae04:	4620      	mov	r0, r4
 801ae06:	f000 fea1 	bl	801bb4c <_free_r>
 801ae0a:	69e3      	ldr	r3, [r4, #28]
 801ae0c:	689d      	ldr	r5, [r3, #8]
 801ae0e:	b15d      	cbz	r5, 801ae28 <_reclaim_reent+0x58>
 801ae10:	4629      	mov	r1, r5
 801ae12:	4620      	mov	r0, r4
 801ae14:	682d      	ldr	r5, [r5, #0]
 801ae16:	f000 fe99 	bl	801bb4c <_free_r>
 801ae1a:	e7f8      	b.n	801ae0e <_reclaim_reent+0x3e>
 801ae1c:	680e      	ldr	r6, [r1, #0]
 801ae1e:	4620      	mov	r0, r4
 801ae20:	f000 fe94 	bl	801bb4c <_free_r>
 801ae24:	4631      	mov	r1, r6
 801ae26:	e7e1      	b.n	801adec <_reclaim_reent+0x1c>
 801ae28:	6961      	ldr	r1, [r4, #20]
 801ae2a:	b111      	cbz	r1, 801ae32 <_reclaim_reent+0x62>
 801ae2c:	4620      	mov	r0, r4
 801ae2e:	f000 fe8d 	bl	801bb4c <_free_r>
 801ae32:	69e1      	ldr	r1, [r4, #28]
 801ae34:	b111      	cbz	r1, 801ae3c <_reclaim_reent+0x6c>
 801ae36:	4620      	mov	r0, r4
 801ae38:	f000 fe88 	bl	801bb4c <_free_r>
 801ae3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ae3e:	b111      	cbz	r1, 801ae46 <_reclaim_reent+0x76>
 801ae40:	4620      	mov	r0, r4
 801ae42:	f000 fe83 	bl	801bb4c <_free_r>
 801ae46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ae48:	b111      	cbz	r1, 801ae50 <_reclaim_reent+0x80>
 801ae4a:	4620      	mov	r0, r4
 801ae4c:	f000 fe7e 	bl	801bb4c <_free_r>
 801ae50:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801ae52:	b111      	cbz	r1, 801ae5a <_reclaim_reent+0x8a>
 801ae54:	4620      	mov	r0, r4
 801ae56:	f000 fe79 	bl	801bb4c <_free_r>
 801ae5a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801ae5c:	b111      	cbz	r1, 801ae64 <_reclaim_reent+0x94>
 801ae5e:	4620      	mov	r0, r4
 801ae60:	f000 fe74 	bl	801bb4c <_free_r>
 801ae64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801ae66:	b111      	cbz	r1, 801ae6e <_reclaim_reent+0x9e>
 801ae68:	4620      	mov	r0, r4
 801ae6a:	f000 fe6f 	bl	801bb4c <_free_r>
 801ae6e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801ae70:	b111      	cbz	r1, 801ae78 <_reclaim_reent+0xa8>
 801ae72:	4620      	mov	r0, r4
 801ae74:	f000 fe6a 	bl	801bb4c <_free_r>
 801ae78:	6a23      	ldr	r3, [r4, #32]
 801ae7a:	b11b      	cbz	r3, 801ae84 <_reclaim_reent+0xb4>
 801ae7c:	4620      	mov	r0, r4
 801ae7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ae82:	4718      	bx	r3
 801ae84:	bd70      	pop	{r4, r5, r6, pc}
 801ae86:	bf00      	nop
 801ae88:	24000020 	.word	0x24000020

0801ae8c <_lseek_r>:
 801ae8c:	b538      	push	{r3, r4, r5, lr}
 801ae8e:	4d07      	ldr	r5, [pc, #28]	@ (801aeac <_lseek_r+0x20>)
 801ae90:	4604      	mov	r4, r0
 801ae92:	4608      	mov	r0, r1
 801ae94:	4611      	mov	r1, r2
 801ae96:	2200      	movs	r2, #0
 801ae98:	602a      	str	r2, [r5, #0]
 801ae9a:	461a      	mov	r2, r3
 801ae9c:	f7e9 fff7 	bl	8004e8e <_lseek>
 801aea0:	1c43      	adds	r3, r0, #1
 801aea2:	d102      	bne.n	801aeaa <_lseek_r+0x1e>
 801aea4:	682b      	ldr	r3, [r5, #0]
 801aea6:	b103      	cbz	r3, 801aeaa <_lseek_r+0x1e>
 801aea8:	6023      	str	r3, [r4, #0]
 801aeaa:	bd38      	pop	{r3, r4, r5, pc}
 801aeac:	24014224 	.word	0x24014224

0801aeb0 <_read_r>:
 801aeb0:	b538      	push	{r3, r4, r5, lr}
 801aeb2:	4d07      	ldr	r5, [pc, #28]	@ (801aed0 <_read_r+0x20>)
 801aeb4:	4604      	mov	r4, r0
 801aeb6:	4608      	mov	r0, r1
 801aeb8:	4611      	mov	r1, r2
 801aeba:	2200      	movs	r2, #0
 801aebc:	602a      	str	r2, [r5, #0]
 801aebe:	461a      	mov	r2, r3
 801aec0:	f7e9 ff85 	bl	8004dce <_read>
 801aec4:	1c43      	adds	r3, r0, #1
 801aec6:	d102      	bne.n	801aece <_read_r+0x1e>
 801aec8:	682b      	ldr	r3, [r5, #0]
 801aeca:	b103      	cbz	r3, 801aece <_read_r+0x1e>
 801aecc:	6023      	str	r3, [r4, #0]
 801aece:	bd38      	pop	{r3, r4, r5, pc}
 801aed0:	24014224 	.word	0x24014224

0801aed4 <_write_r>:
 801aed4:	b538      	push	{r3, r4, r5, lr}
 801aed6:	4d07      	ldr	r5, [pc, #28]	@ (801aef4 <_write_r+0x20>)
 801aed8:	4604      	mov	r4, r0
 801aeda:	4608      	mov	r0, r1
 801aedc:	4611      	mov	r1, r2
 801aede:	2200      	movs	r2, #0
 801aee0:	602a      	str	r2, [r5, #0]
 801aee2:	461a      	mov	r2, r3
 801aee4:	f7e9 ff90 	bl	8004e08 <_write>
 801aee8:	1c43      	adds	r3, r0, #1
 801aeea:	d102      	bne.n	801aef2 <_write_r+0x1e>
 801aeec:	682b      	ldr	r3, [r5, #0]
 801aeee:	b103      	cbz	r3, 801aef2 <_write_r+0x1e>
 801aef0:	6023      	str	r3, [r4, #0]
 801aef2:	bd38      	pop	{r3, r4, r5, pc}
 801aef4:	24014224 	.word	0x24014224

0801aef8 <__errno>:
 801aef8:	4b01      	ldr	r3, [pc, #4]	@ (801af00 <__errno+0x8>)
 801aefa:	6818      	ldr	r0, [r3, #0]
 801aefc:	4770      	bx	lr
 801aefe:	bf00      	nop
 801af00:	24000020 	.word	0x24000020

0801af04 <__libc_init_array>:
 801af04:	b570      	push	{r4, r5, r6, lr}
 801af06:	4d0d      	ldr	r5, [pc, #52]	@ (801af3c <__libc_init_array+0x38>)
 801af08:	4c0d      	ldr	r4, [pc, #52]	@ (801af40 <__libc_init_array+0x3c>)
 801af0a:	1b64      	subs	r4, r4, r5
 801af0c:	10a4      	asrs	r4, r4, #2
 801af0e:	2600      	movs	r6, #0
 801af10:	42a6      	cmp	r6, r4
 801af12:	d109      	bne.n	801af28 <__libc_init_array+0x24>
 801af14:	4d0b      	ldr	r5, [pc, #44]	@ (801af44 <__libc_init_array+0x40>)
 801af16:	4c0c      	ldr	r4, [pc, #48]	@ (801af48 <__libc_init_array+0x44>)
 801af18:	f003 fdaa 	bl	801ea70 <_init>
 801af1c:	1b64      	subs	r4, r4, r5
 801af1e:	10a4      	asrs	r4, r4, #2
 801af20:	2600      	movs	r6, #0
 801af22:	42a6      	cmp	r6, r4
 801af24:	d105      	bne.n	801af32 <__libc_init_array+0x2e>
 801af26:	bd70      	pop	{r4, r5, r6, pc}
 801af28:	f855 3b04 	ldr.w	r3, [r5], #4
 801af2c:	4798      	blx	r3
 801af2e:	3601      	adds	r6, #1
 801af30:	e7ee      	b.n	801af10 <__libc_init_array+0xc>
 801af32:	f855 3b04 	ldr.w	r3, [r5], #4
 801af36:	4798      	blx	r3
 801af38:	3601      	adds	r6, #1
 801af3a:	e7f2      	b.n	801af22 <__libc_init_array+0x1e>
 801af3c:	0801f918 	.word	0x0801f918
 801af40:	0801f918 	.word	0x0801f918
 801af44:	0801f918 	.word	0x0801f918
 801af48:	0801f91c 	.word	0x0801f91c

0801af4c <__retarget_lock_init_recursive>:
 801af4c:	4770      	bx	lr

0801af4e <__retarget_lock_acquire_recursive>:
 801af4e:	4770      	bx	lr

0801af50 <__retarget_lock_release_recursive>:
 801af50:	4770      	bx	lr

0801af52 <memcpy>:
 801af52:	440a      	add	r2, r1
 801af54:	4291      	cmp	r1, r2
 801af56:	f100 33ff 	add.w	r3, r0, #4294967295
 801af5a:	d100      	bne.n	801af5e <memcpy+0xc>
 801af5c:	4770      	bx	lr
 801af5e:	b510      	push	{r4, lr}
 801af60:	f811 4b01 	ldrb.w	r4, [r1], #1
 801af64:	f803 4f01 	strb.w	r4, [r3, #1]!
 801af68:	4291      	cmp	r1, r2
 801af6a:	d1f9      	bne.n	801af60 <memcpy+0xe>
 801af6c:	bd10      	pop	{r4, pc}
	...

0801af70 <nanf>:
 801af70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801af78 <nanf+0x8>
 801af74:	4770      	bx	lr
 801af76:	bf00      	nop
 801af78:	7fc00000 	.word	0x7fc00000

0801af7c <quorem>:
 801af7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af80:	6903      	ldr	r3, [r0, #16]
 801af82:	690c      	ldr	r4, [r1, #16]
 801af84:	42a3      	cmp	r3, r4
 801af86:	4607      	mov	r7, r0
 801af88:	db7e      	blt.n	801b088 <quorem+0x10c>
 801af8a:	3c01      	subs	r4, #1
 801af8c:	f101 0814 	add.w	r8, r1, #20
 801af90:	00a3      	lsls	r3, r4, #2
 801af92:	f100 0514 	add.w	r5, r0, #20
 801af96:	9300      	str	r3, [sp, #0]
 801af98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801af9c:	9301      	str	r3, [sp, #4]
 801af9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801afa2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801afa6:	3301      	adds	r3, #1
 801afa8:	429a      	cmp	r2, r3
 801afaa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801afae:	fbb2 f6f3 	udiv	r6, r2, r3
 801afb2:	d32e      	bcc.n	801b012 <quorem+0x96>
 801afb4:	f04f 0a00 	mov.w	sl, #0
 801afb8:	46c4      	mov	ip, r8
 801afba:	46ae      	mov	lr, r5
 801afbc:	46d3      	mov	fp, sl
 801afbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 801afc2:	b298      	uxth	r0, r3
 801afc4:	fb06 a000 	mla	r0, r6, r0, sl
 801afc8:	0c02      	lsrs	r2, r0, #16
 801afca:	0c1b      	lsrs	r3, r3, #16
 801afcc:	fb06 2303 	mla	r3, r6, r3, r2
 801afd0:	f8de 2000 	ldr.w	r2, [lr]
 801afd4:	b280      	uxth	r0, r0
 801afd6:	b292      	uxth	r2, r2
 801afd8:	1a12      	subs	r2, r2, r0
 801afda:	445a      	add	r2, fp
 801afdc:	f8de 0000 	ldr.w	r0, [lr]
 801afe0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801afe4:	b29b      	uxth	r3, r3
 801afe6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801afea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801afee:	b292      	uxth	r2, r2
 801aff0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801aff4:	45e1      	cmp	r9, ip
 801aff6:	f84e 2b04 	str.w	r2, [lr], #4
 801affa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801affe:	d2de      	bcs.n	801afbe <quorem+0x42>
 801b000:	9b00      	ldr	r3, [sp, #0]
 801b002:	58eb      	ldr	r3, [r5, r3]
 801b004:	b92b      	cbnz	r3, 801b012 <quorem+0x96>
 801b006:	9b01      	ldr	r3, [sp, #4]
 801b008:	3b04      	subs	r3, #4
 801b00a:	429d      	cmp	r5, r3
 801b00c:	461a      	mov	r2, r3
 801b00e:	d32f      	bcc.n	801b070 <quorem+0xf4>
 801b010:	613c      	str	r4, [r7, #16]
 801b012:	4638      	mov	r0, r7
 801b014:	f001 f956 	bl	801c2c4 <__mcmp>
 801b018:	2800      	cmp	r0, #0
 801b01a:	db25      	blt.n	801b068 <quorem+0xec>
 801b01c:	4629      	mov	r1, r5
 801b01e:	2000      	movs	r0, #0
 801b020:	f858 2b04 	ldr.w	r2, [r8], #4
 801b024:	f8d1 c000 	ldr.w	ip, [r1]
 801b028:	fa1f fe82 	uxth.w	lr, r2
 801b02c:	fa1f f38c 	uxth.w	r3, ip
 801b030:	eba3 030e 	sub.w	r3, r3, lr
 801b034:	4403      	add	r3, r0
 801b036:	0c12      	lsrs	r2, r2, #16
 801b038:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801b03c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801b040:	b29b      	uxth	r3, r3
 801b042:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b046:	45c1      	cmp	r9, r8
 801b048:	f841 3b04 	str.w	r3, [r1], #4
 801b04c:	ea4f 4022 	mov.w	r0, r2, asr #16
 801b050:	d2e6      	bcs.n	801b020 <quorem+0xa4>
 801b052:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b056:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b05a:	b922      	cbnz	r2, 801b066 <quorem+0xea>
 801b05c:	3b04      	subs	r3, #4
 801b05e:	429d      	cmp	r5, r3
 801b060:	461a      	mov	r2, r3
 801b062:	d30b      	bcc.n	801b07c <quorem+0x100>
 801b064:	613c      	str	r4, [r7, #16]
 801b066:	3601      	adds	r6, #1
 801b068:	4630      	mov	r0, r6
 801b06a:	b003      	add	sp, #12
 801b06c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b070:	6812      	ldr	r2, [r2, #0]
 801b072:	3b04      	subs	r3, #4
 801b074:	2a00      	cmp	r2, #0
 801b076:	d1cb      	bne.n	801b010 <quorem+0x94>
 801b078:	3c01      	subs	r4, #1
 801b07a:	e7c6      	b.n	801b00a <quorem+0x8e>
 801b07c:	6812      	ldr	r2, [r2, #0]
 801b07e:	3b04      	subs	r3, #4
 801b080:	2a00      	cmp	r2, #0
 801b082:	d1ef      	bne.n	801b064 <quorem+0xe8>
 801b084:	3c01      	subs	r4, #1
 801b086:	e7ea      	b.n	801b05e <quorem+0xe2>
 801b088:	2000      	movs	r0, #0
 801b08a:	e7ee      	b.n	801b06a <quorem+0xee>
 801b08c:	0000      	movs	r0, r0
	...

0801b090 <_dtoa_r>:
 801b090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b094:	ed2d 8b02 	vpush	{d8}
 801b098:	69c7      	ldr	r7, [r0, #28]
 801b09a:	b091      	sub	sp, #68	@ 0x44
 801b09c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b0a0:	ec55 4b10 	vmov	r4, r5, d0
 801b0a4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801b0a6:	9107      	str	r1, [sp, #28]
 801b0a8:	4681      	mov	r9, r0
 801b0aa:	9209      	str	r2, [sp, #36]	@ 0x24
 801b0ac:	930d      	str	r3, [sp, #52]	@ 0x34
 801b0ae:	b97f      	cbnz	r7, 801b0d0 <_dtoa_r+0x40>
 801b0b0:	2010      	movs	r0, #16
 801b0b2:	f000 fd95 	bl	801bbe0 <malloc>
 801b0b6:	4602      	mov	r2, r0
 801b0b8:	f8c9 001c 	str.w	r0, [r9, #28]
 801b0bc:	b920      	cbnz	r0, 801b0c8 <_dtoa_r+0x38>
 801b0be:	4ba0      	ldr	r3, [pc, #640]	@ (801b340 <_dtoa_r+0x2b0>)
 801b0c0:	21ef      	movs	r1, #239	@ 0xef
 801b0c2:	48a0      	ldr	r0, [pc, #640]	@ (801b344 <_dtoa_r+0x2b4>)
 801b0c4:	f003 f844 	bl	801e150 <__assert_func>
 801b0c8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801b0cc:	6007      	str	r7, [r0, #0]
 801b0ce:	60c7      	str	r7, [r0, #12]
 801b0d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b0d4:	6819      	ldr	r1, [r3, #0]
 801b0d6:	b159      	cbz	r1, 801b0f0 <_dtoa_r+0x60>
 801b0d8:	685a      	ldr	r2, [r3, #4]
 801b0da:	604a      	str	r2, [r1, #4]
 801b0dc:	2301      	movs	r3, #1
 801b0de:	4093      	lsls	r3, r2
 801b0e0:	608b      	str	r3, [r1, #8]
 801b0e2:	4648      	mov	r0, r9
 801b0e4:	f000 fe72 	bl	801bdcc <_Bfree>
 801b0e8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801b0ec:	2200      	movs	r2, #0
 801b0ee:	601a      	str	r2, [r3, #0]
 801b0f0:	1e2b      	subs	r3, r5, #0
 801b0f2:	bfbb      	ittet	lt
 801b0f4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801b0f8:	9303      	strlt	r3, [sp, #12]
 801b0fa:	2300      	movge	r3, #0
 801b0fc:	2201      	movlt	r2, #1
 801b0fe:	bfac      	ite	ge
 801b100:	6033      	strge	r3, [r6, #0]
 801b102:	6032      	strlt	r2, [r6, #0]
 801b104:	4b90      	ldr	r3, [pc, #576]	@ (801b348 <_dtoa_r+0x2b8>)
 801b106:	9e03      	ldr	r6, [sp, #12]
 801b108:	43b3      	bics	r3, r6
 801b10a:	d110      	bne.n	801b12e <_dtoa_r+0x9e>
 801b10c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b10e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801b112:	6013      	str	r3, [r2, #0]
 801b114:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801b118:	4323      	orrs	r3, r4
 801b11a:	f000 84e6 	beq.w	801baea <_dtoa_r+0xa5a>
 801b11e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b120:	4f8a      	ldr	r7, [pc, #552]	@ (801b34c <_dtoa_r+0x2bc>)
 801b122:	2b00      	cmp	r3, #0
 801b124:	f000 84e8 	beq.w	801baf8 <_dtoa_r+0xa68>
 801b128:	1cfb      	adds	r3, r7, #3
 801b12a:	f000 bce3 	b.w	801baf4 <_dtoa_r+0xa64>
 801b12e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801b132:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b13a:	d10a      	bne.n	801b152 <_dtoa_r+0xc2>
 801b13c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b13e:	2301      	movs	r3, #1
 801b140:	6013      	str	r3, [r2, #0]
 801b142:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b144:	b113      	cbz	r3, 801b14c <_dtoa_r+0xbc>
 801b146:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801b148:	4b81      	ldr	r3, [pc, #516]	@ (801b350 <_dtoa_r+0x2c0>)
 801b14a:	6013      	str	r3, [r2, #0]
 801b14c:	4f81      	ldr	r7, [pc, #516]	@ (801b354 <_dtoa_r+0x2c4>)
 801b14e:	f000 bcd3 	b.w	801baf8 <_dtoa_r+0xa68>
 801b152:	aa0e      	add	r2, sp, #56	@ 0x38
 801b154:	a90f      	add	r1, sp, #60	@ 0x3c
 801b156:	4648      	mov	r0, r9
 801b158:	eeb0 0b48 	vmov.f64	d0, d8
 801b15c:	f001 f9d2 	bl	801c504 <__d2b>
 801b160:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801b164:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b166:	9001      	str	r0, [sp, #4]
 801b168:	2b00      	cmp	r3, #0
 801b16a:	d045      	beq.n	801b1f8 <_dtoa_r+0x168>
 801b16c:	eeb0 7b48 	vmov.f64	d7, d8
 801b170:	ee18 1a90 	vmov	r1, s17
 801b174:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801b178:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801b17c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801b180:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801b184:	2500      	movs	r5, #0
 801b186:	ee07 1a90 	vmov	s15, r1
 801b18a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801b18e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b328 <_dtoa_r+0x298>
 801b192:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b196:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801b330 <_dtoa_r+0x2a0>
 801b19a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801b19e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801b338 <_dtoa_r+0x2a8>
 801b1a2:	ee07 3a90 	vmov	s15, r3
 801b1a6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801b1aa:	eeb0 7b46 	vmov.f64	d7, d6
 801b1ae:	eea4 7b05 	vfma.f64	d7, d4, d5
 801b1b2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801b1b6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801b1ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1be:	ee16 8a90 	vmov	r8, s13
 801b1c2:	d508      	bpl.n	801b1d6 <_dtoa_r+0x146>
 801b1c4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801b1c8:	eeb4 6b47 	vcmp.f64	d6, d7
 801b1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1d0:	bf18      	it	ne
 801b1d2:	f108 38ff 	addne.w	r8, r8, #4294967295
 801b1d6:	f1b8 0f16 	cmp.w	r8, #22
 801b1da:	d82b      	bhi.n	801b234 <_dtoa_r+0x1a4>
 801b1dc:	495e      	ldr	r1, [pc, #376]	@ (801b358 <_dtoa_r+0x2c8>)
 801b1de:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801b1e2:	ed91 7b00 	vldr	d7, [r1]
 801b1e6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b1ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b1ee:	d501      	bpl.n	801b1f4 <_dtoa_r+0x164>
 801b1f0:	f108 38ff 	add.w	r8, r8, #4294967295
 801b1f4:	2100      	movs	r1, #0
 801b1f6:	e01e      	b.n	801b236 <_dtoa_r+0x1a6>
 801b1f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b1fa:	4413      	add	r3, r2
 801b1fc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801b200:	2920      	cmp	r1, #32
 801b202:	bfc1      	itttt	gt
 801b204:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801b208:	408e      	lslgt	r6, r1
 801b20a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801b20e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801b212:	bfd6      	itet	le
 801b214:	f1c1 0120 	rsble	r1, r1, #32
 801b218:	4331      	orrgt	r1, r6
 801b21a:	fa04 f101 	lslle.w	r1, r4, r1
 801b21e:	ee07 1a90 	vmov	s15, r1
 801b222:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b226:	3b01      	subs	r3, #1
 801b228:	ee17 1a90 	vmov	r1, s15
 801b22c:	2501      	movs	r5, #1
 801b22e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801b232:	e7a8      	b.n	801b186 <_dtoa_r+0xf6>
 801b234:	2101      	movs	r1, #1
 801b236:	1ad2      	subs	r2, r2, r3
 801b238:	1e53      	subs	r3, r2, #1
 801b23a:	9306      	str	r3, [sp, #24]
 801b23c:	bf45      	ittet	mi
 801b23e:	f1c2 0301 	rsbmi	r3, r2, #1
 801b242:	9304      	strmi	r3, [sp, #16]
 801b244:	2300      	movpl	r3, #0
 801b246:	2300      	movmi	r3, #0
 801b248:	bf4c      	ite	mi
 801b24a:	9306      	strmi	r3, [sp, #24]
 801b24c:	9304      	strpl	r3, [sp, #16]
 801b24e:	f1b8 0f00 	cmp.w	r8, #0
 801b252:	910c      	str	r1, [sp, #48]	@ 0x30
 801b254:	db18      	blt.n	801b288 <_dtoa_r+0x1f8>
 801b256:	9b06      	ldr	r3, [sp, #24]
 801b258:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801b25c:	4443      	add	r3, r8
 801b25e:	9306      	str	r3, [sp, #24]
 801b260:	2300      	movs	r3, #0
 801b262:	9a07      	ldr	r2, [sp, #28]
 801b264:	2a09      	cmp	r2, #9
 801b266:	d845      	bhi.n	801b2f4 <_dtoa_r+0x264>
 801b268:	2a05      	cmp	r2, #5
 801b26a:	bfc4      	itt	gt
 801b26c:	3a04      	subgt	r2, #4
 801b26e:	9207      	strgt	r2, [sp, #28]
 801b270:	9a07      	ldr	r2, [sp, #28]
 801b272:	f1a2 0202 	sub.w	r2, r2, #2
 801b276:	bfcc      	ite	gt
 801b278:	2400      	movgt	r4, #0
 801b27a:	2401      	movle	r4, #1
 801b27c:	2a03      	cmp	r2, #3
 801b27e:	d844      	bhi.n	801b30a <_dtoa_r+0x27a>
 801b280:	e8df f002 	tbb	[pc, r2]
 801b284:	0b173634 	.word	0x0b173634
 801b288:	9b04      	ldr	r3, [sp, #16]
 801b28a:	2200      	movs	r2, #0
 801b28c:	eba3 0308 	sub.w	r3, r3, r8
 801b290:	9304      	str	r3, [sp, #16]
 801b292:	920a      	str	r2, [sp, #40]	@ 0x28
 801b294:	f1c8 0300 	rsb	r3, r8, #0
 801b298:	e7e3      	b.n	801b262 <_dtoa_r+0x1d2>
 801b29a:	2201      	movs	r2, #1
 801b29c:	9208      	str	r2, [sp, #32]
 801b29e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b2a0:	eb08 0b02 	add.w	fp, r8, r2
 801b2a4:	f10b 0a01 	add.w	sl, fp, #1
 801b2a8:	4652      	mov	r2, sl
 801b2aa:	2a01      	cmp	r2, #1
 801b2ac:	bfb8      	it	lt
 801b2ae:	2201      	movlt	r2, #1
 801b2b0:	e006      	b.n	801b2c0 <_dtoa_r+0x230>
 801b2b2:	2201      	movs	r2, #1
 801b2b4:	9208      	str	r2, [sp, #32]
 801b2b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b2b8:	2a00      	cmp	r2, #0
 801b2ba:	dd29      	ble.n	801b310 <_dtoa_r+0x280>
 801b2bc:	4693      	mov	fp, r2
 801b2be:	4692      	mov	sl, r2
 801b2c0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801b2c4:	2100      	movs	r1, #0
 801b2c6:	2004      	movs	r0, #4
 801b2c8:	f100 0614 	add.w	r6, r0, #20
 801b2cc:	4296      	cmp	r6, r2
 801b2ce:	d926      	bls.n	801b31e <_dtoa_r+0x28e>
 801b2d0:	6079      	str	r1, [r7, #4]
 801b2d2:	4648      	mov	r0, r9
 801b2d4:	9305      	str	r3, [sp, #20]
 801b2d6:	f000 fd39 	bl	801bd4c <_Balloc>
 801b2da:	9b05      	ldr	r3, [sp, #20]
 801b2dc:	4607      	mov	r7, r0
 801b2de:	2800      	cmp	r0, #0
 801b2e0:	d13e      	bne.n	801b360 <_dtoa_r+0x2d0>
 801b2e2:	4b1e      	ldr	r3, [pc, #120]	@ (801b35c <_dtoa_r+0x2cc>)
 801b2e4:	4602      	mov	r2, r0
 801b2e6:	f240 11af 	movw	r1, #431	@ 0x1af
 801b2ea:	e6ea      	b.n	801b0c2 <_dtoa_r+0x32>
 801b2ec:	2200      	movs	r2, #0
 801b2ee:	e7e1      	b.n	801b2b4 <_dtoa_r+0x224>
 801b2f0:	2200      	movs	r2, #0
 801b2f2:	e7d3      	b.n	801b29c <_dtoa_r+0x20c>
 801b2f4:	2401      	movs	r4, #1
 801b2f6:	2200      	movs	r2, #0
 801b2f8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801b2fc:	f04f 3bff 	mov.w	fp, #4294967295
 801b300:	2100      	movs	r1, #0
 801b302:	46da      	mov	sl, fp
 801b304:	2212      	movs	r2, #18
 801b306:	9109      	str	r1, [sp, #36]	@ 0x24
 801b308:	e7da      	b.n	801b2c0 <_dtoa_r+0x230>
 801b30a:	2201      	movs	r2, #1
 801b30c:	9208      	str	r2, [sp, #32]
 801b30e:	e7f5      	b.n	801b2fc <_dtoa_r+0x26c>
 801b310:	f04f 0b01 	mov.w	fp, #1
 801b314:	46da      	mov	sl, fp
 801b316:	465a      	mov	r2, fp
 801b318:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801b31c:	e7d0      	b.n	801b2c0 <_dtoa_r+0x230>
 801b31e:	3101      	adds	r1, #1
 801b320:	0040      	lsls	r0, r0, #1
 801b322:	e7d1      	b.n	801b2c8 <_dtoa_r+0x238>
 801b324:	f3af 8000 	nop.w
 801b328:	636f4361 	.word	0x636f4361
 801b32c:	3fd287a7 	.word	0x3fd287a7
 801b330:	8b60c8b3 	.word	0x8b60c8b3
 801b334:	3fc68a28 	.word	0x3fc68a28
 801b338:	509f79fb 	.word	0x509f79fb
 801b33c:	3fd34413 	.word	0x3fd34413
 801b340:	0801f615 	.word	0x0801f615
 801b344:	0801f62c 	.word	0x0801f62c
 801b348:	7ff00000 	.word	0x7ff00000
 801b34c:	0801f611 	.word	0x0801f611
 801b350:	0801f718 	.word	0x0801f718
 801b354:	0801f717 	.word	0x0801f717
 801b358:	0801f7f8 	.word	0x0801f7f8
 801b35c:	0801f684 	.word	0x0801f684
 801b360:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801b364:	f1ba 0f0e 	cmp.w	sl, #14
 801b368:	6010      	str	r0, [r2, #0]
 801b36a:	d86e      	bhi.n	801b44a <_dtoa_r+0x3ba>
 801b36c:	2c00      	cmp	r4, #0
 801b36e:	d06c      	beq.n	801b44a <_dtoa_r+0x3ba>
 801b370:	f1b8 0f00 	cmp.w	r8, #0
 801b374:	f340 80b4 	ble.w	801b4e0 <_dtoa_r+0x450>
 801b378:	4ac8      	ldr	r2, [pc, #800]	@ (801b69c <_dtoa_r+0x60c>)
 801b37a:	f008 010f 	and.w	r1, r8, #15
 801b37e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801b382:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801b386:	ed92 7b00 	vldr	d7, [r2]
 801b38a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801b38e:	f000 809b 	beq.w	801b4c8 <_dtoa_r+0x438>
 801b392:	4ac3      	ldr	r2, [pc, #780]	@ (801b6a0 <_dtoa_r+0x610>)
 801b394:	ed92 6b08 	vldr	d6, [r2, #32]
 801b398:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801b39c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801b3a0:	f001 010f 	and.w	r1, r1, #15
 801b3a4:	2203      	movs	r2, #3
 801b3a6:	48be      	ldr	r0, [pc, #760]	@ (801b6a0 <_dtoa_r+0x610>)
 801b3a8:	2900      	cmp	r1, #0
 801b3aa:	f040 808f 	bne.w	801b4cc <_dtoa_r+0x43c>
 801b3ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b3b2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b3b6:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b3ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801b3bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b3c0:	2900      	cmp	r1, #0
 801b3c2:	f000 80b3 	beq.w	801b52c <_dtoa_r+0x49c>
 801b3c6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801b3ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b3ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b3d2:	f140 80ab 	bpl.w	801b52c <_dtoa_r+0x49c>
 801b3d6:	f1ba 0f00 	cmp.w	sl, #0
 801b3da:	f000 80a7 	beq.w	801b52c <_dtoa_r+0x49c>
 801b3de:	f1bb 0f00 	cmp.w	fp, #0
 801b3e2:	dd30      	ble.n	801b446 <_dtoa_r+0x3b6>
 801b3e4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801b3e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b3ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b3f0:	f108 31ff 	add.w	r1, r8, #4294967295
 801b3f4:	9105      	str	r1, [sp, #20]
 801b3f6:	3201      	adds	r2, #1
 801b3f8:	465c      	mov	r4, fp
 801b3fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 801b3fe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801b402:	ee07 2a90 	vmov	s15, r2
 801b406:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801b40a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801b40e:	ee15 2a90 	vmov	r2, s11
 801b412:	ec51 0b15 	vmov	r0, r1, d5
 801b416:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801b41a:	2c00      	cmp	r4, #0
 801b41c:	f040 808a 	bne.w	801b534 <_dtoa_r+0x4a4>
 801b420:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b424:	ee36 6b47 	vsub.f64	d6, d6, d7
 801b428:	ec41 0b17 	vmov	d7, r0, r1
 801b42c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b434:	f300 826a 	bgt.w	801b90c <_dtoa_r+0x87c>
 801b438:	eeb1 7b47 	vneg.f64	d7, d7
 801b43c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b444:	d423      	bmi.n	801b48e <_dtoa_r+0x3fe>
 801b446:	ed8d 8b02 	vstr	d8, [sp, #8]
 801b44a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b44c:	2a00      	cmp	r2, #0
 801b44e:	f2c0 8129 	blt.w	801b6a4 <_dtoa_r+0x614>
 801b452:	f1b8 0f0e 	cmp.w	r8, #14
 801b456:	f300 8125 	bgt.w	801b6a4 <_dtoa_r+0x614>
 801b45a:	4b90      	ldr	r3, [pc, #576]	@ (801b69c <_dtoa_r+0x60c>)
 801b45c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b460:	ed93 6b00 	vldr	d6, [r3]
 801b464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b466:	2b00      	cmp	r3, #0
 801b468:	f280 80c8 	bge.w	801b5fc <_dtoa_r+0x56c>
 801b46c:	f1ba 0f00 	cmp.w	sl, #0
 801b470:	f300 80c4 	bgt.w	801b5fc <_dtoa_r+0x56c>
 801b474:	d10b      	bne.n	801b48e <_dtoa_r+0x3fe>
 801b476:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801b47a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801b47e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b482:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b48a:	f2c0 823c 	blt.w	801b906 <_dtoa_r+0x876>
 801b48e:	2400      	movs	r4, #0
 801b490:	4625      	mov	r5, r4
 801b492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b494:	43db      	mvns	r3, r3
 801b496:	9305      	str	r3, [sp, #20]
 801b498:	463e      	mov	r6, r7
 801b49a:	f04f 0800 	mov.w	r8, #0
 801b49e:	4621      	mov	r1, r4
 801b4a0:	4648      	mov	r0, r9
 801b4a2:	f000 fc93 	bl	801bdcc <_Bfree>
 801b4a6:	2d00      	cmp	r5, #0
 801b4a8:	f000 80a2 	beq.w	801b5f0 <_dtoa_r+0x560>
 801b4ac:	f1b8 0f00 	cmp.w	r8, #0
 801b4b0:	d005      	beq.n	801b4be <_dtoa_r+0x42e>
 801b4b2:	45a8      	cmp	r8, r5
 801b4b4:	d003      	beq.n	801b4be <_dtoa_r+0x42e>
 801b4b6:	4641      	mov	r1, r8
 801b4b8:	4648      	mov	r0, r9
 801b4ba:	f000 fc87 	bl	801bdcc <_Bfree>
 801b4be:	4629      	mov	r1, r5
 801b4c0:	4648      	mov	r0, r9
 801b4c2:	f000 fc83 	bl	801bdcc <_Bfree>
 801b4c6:	e093      	b.n	801b5f0 <_dtoa_r+0x560>
 801b4c8:	2202      	movs	r2, #2
 801b4ca:	e76c      	b.n	801b3a6 <_dtoa_r+0x316>
 801b4cc:	07cc      	lsls	r4, r1, #31
 801b4ce:	d504      	bpl.n	801b4da <_dtoa_r+0x44a>
 801b4d0:	ed90 6b00 	vldr	d6, [r0]
 801b4d4:	3201      	adds	r2, #1
 801b4d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b4da:	1049      	asrs	r1, r1, #1
 801b4dc:	3008      	adds	r0, #8
 801b4de:	e763      	b.n	801b3a8 <_dtoa_r+0x318>
 801b4e0:	d022      	beq.n	801b528 <_dtoa_r+0x498>
 801b4e2:	f1c8 0100 	rsb	r1, r8, #0
 801b4e6:	4a6d      	ldr	r2, [pc, #436]	@ (801b69c <_dtoa_r+0x60c>)
 801b4e8:	f001 000f 	and.w	r0, r1, #15
 801b4ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801b4f0:	ed92 7b00 	vldr	d7, [r2]
 801b4f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 801b4f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b4fc:	4868      	ldr	r0, [pc, #416]	@ (801b6a0 <_dtoa_r+0x610>)
 801b4fe:	1109      	asrs	r1, r1, #4
 801b500:	2400      	movs	r4, #0
 801b502:	2202      	movs	r2, #2
 801b504:	b929      	cbnz	r1, 801b512 <_dtoa_r+0x482>
 801b506:	2c00      	cmp	r4, #0
 801b508:	f43f af57 	beq.w	801b3ba <_dtoa_r+0x32a>
 801b50c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b510:	e753      	b.n	801b3ba <_dtoa_r+0x32a>
 801b512:	07ce      	lsls	r6, r1, #31
 801b514:	d505      	bpl.n	801b522 <_dtoa_r+0x492>
 801b516:	ed90 6b00 	vldr	d6, [r0]
 801b51a:	3201      	adds	r2, #1
 801b51c:	2401      	movs	r4, #1
 801b51e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b522:	1049      	asrs	r1, r1, #1
 801b524:	3008      	adds	r0, #8
 801b526:	e7ed      	b.n	801b504 <_dtoa_r+0x474>
 801b528:	2202      	movs	r2, #2
 801b52a:	e746      	b.n	801b3ba <_dtoa_r+0x32a>
 801b52c:	f8cd 8014 	str.w	r8, [sp, #20]
 801b530:	4654      	mov	r4, sl
 801b532:	e762      	b.n	801b3fa <_dtoa_r+0x36a>
 801b534:	4a59      	ldr	r2, [pc, #356]	@ (801b69c <_dtoa_r+0x60c>)
 801b536:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801b53a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801b53e:	9a08      	ldr	r2, [sp, #32]
 801b540:	ec41 0b17 	vmov	d7, r0, r1
 801b544:	443c      	add	r4, r7
 801b546:	b34a      	cbz	r2, 801b59c <_dtoa_r+0x50c>
 801b548:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801b54c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801b550:	463e      	mov	r6, r7
 801b552:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801b556:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b55a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801b55e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b562:	ee14 2a90 	vmov	r2, s9
 801b566:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b56a:	3230      	adds	r2, #48	@ 0x30
 801b56c:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b570:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801b574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b578:	f806 2b01 	strb.w	r2, [r6], #1
 801b57c:	d438      	bmi.n	801b5f0 <_dtoa_r+0x560>
 801b57e:	ee32 5b46 	vsub.f64	d5, d2, d6
 801b582:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801b586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b58a:	d46e      	bmi.n	801b66a <_dtoa_r+0x5da>
 801b58c:	42a6      	cmp	r6, r4
 801b58e:	f43f af5a 	beq.w	801b446 <_dtoa_r+0x3b6>
 801b592:	ee27 7b03 	vmul.f64	d7, d7, d3
 801b596:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b59a:	e7e0      	b.n	801b55e <_dtoa_r+0x4ce>
 801b59c:	4621      	mov	r1, r4
 801b59e:	463e      	mov	r6, r7
 801b5a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b5a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801b5a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801b5ac:	ee14 2a90 	vmov	r2, s9
 801b5b0:	3230      	adds	r2, #48	@ 0x30
 801b5b2:	f806 2b01 	strb.w	r2, [r6], #1
 801b5b6:	42a6      	cmp	r6, r4
 801b5b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801b5bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 801b5c0:	d119      	bne.n	801b5f6 <_dtoa_r+0x566>
 801b5c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801b5c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 801b5ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801b5ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5d2:	dc4a      	bgt.n	801b66a <_dtoa_r+0x5da>
 801b5d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 801b5d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801b5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5e0:	f57f af31 	bpl.w	801b446 <_dtoa_r+0x3b6>
 801b5e4:	460e      	mov	r6, r1
 801b5e6:	3901      	subs	r1, #1
 801b5e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b5ec:	2b30      	cmp	r3, #48	@ 0x30
 801b5ee:	d0f9      	beq.n	801b5e4 <_dtoa_r+0x554>
 801b5f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801b5f4:	e027      	b.n	801b646 <_dtoa_r+0x5b6>
 801b5f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 801b5fa:	e7d5      	b.n	801b5a8 <_dtoa_r+0x518>
 801b5fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b600:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801b604:	463e      	mov	r6, r7
 801b606:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801b60a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801b60e:	ee15 3a10 	vmov	r3, s10
 801b612:	3330      	adds	r3, #48	@ 0x30
 801b614:	f806 3b01 	strb.w	r3, [r6], #1
 801b618:	1bf3      	subs	r3, r6, r7
 801b61a:	459a      	cmp	sl, r3
 801b61c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801b620:	eea3 7b46 	vfms.f64	d7, d3, d6
 801b624:	d132      	bne.n	801b68c <_dtoa_r+0x5fc>
 801b626:	ee37 7b07 	vadd.f64	d7, d7, d7
 801b62a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801b62e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b632:	dc18      	bgt.n	801b666 <_dtoa_r+0x5d6>
 801b634:	eeb4 7b46 	vcmp.f64	d7, d6
 801b638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b63c:	d103      	bne.n	801b646 <_dtoa_r+0x5b6>
 801b63e:	ee15 3a10 	vmov	r3, s10
 801b642:	07db      	lsls	r3, r3, #31
 801b644:	d40f      	bmi.n	801b666 <_dtoa_r+0x5d6>
 801b646:	9901      	ldr	r1, [sp, #4]
 801b648:	4648      	mov	r0, r9
 801b64a:	f000 fbbf 	bl	801bdcc <_Bfree>
 801b64e:	2300      	movs	r3, #0
 801b650:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b652:	7033      	strb	r3, [r6, #0]
 801b654:	f108 0301 	add.w	r3, r8, #1
 801b658:	6013      	str	r3, [r2, #0]
 801b65a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801b65c:	2b00      	cmp	r3, #0
 801b65e:	f000 824b 	beq.w	801baf8 <_dtoa_r+0xa68>
 801b662:	601e      	str	r6, [r3, #0]
 801b664:	e248      	b.n	801baf8 <_dtoa_r+0xa68>
 801b666:	f8cd 8014 	str.w	r8, [sp, #20]
 801b66a:	4633      	mov	r3, r6
 801b66c:	461e      	mov	r6, r3
 801b66e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b672:	2a39      	cmp	r2, #57	@ 0x39
 801b674:	d106      	bne.n	801b684 <_dtoa_r+0x5f4>
 801b676:	429f      	cmp	r7, r3
 801b678:	d1f8      	bne.n	801b66c <_dtoa_r+0x5dc>
 801b67a:	9a05      	ldr	r2, [sp, #20]
 801b67c:	3201      	adds	r2, #1
 801b67e:	9205      	str	r2, [sp, #20]
 801b680:	2230      	movs	r2, #48	@ 0x30
 801b682:	703a      	strb	r2, [r7, #0]
 801b684:	781a      	ldrb	r2, [r3, #0]
 801b686:	3201      	adds	r2, #1
 801b688:	701a      	strb	r2, [r3, #0]
 801b68a:	e7b1      	b.n	801b5f0 <_dtoa_r+0x560>
 801b68c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801b690:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b698:	d1b5      	bne.n	801b606 <_dtoa_r+0x576>
 801b69a:	e7d4      	b.n	801b646 <_dtoa_r+0x5b6>
 801b69c:	0801f7f8 	.word	0x0801f7f8
 801b6a0:	0801f7d0 	.word	0x0801f7d0
 801b6a4:	9908      	ldr	r1, [sp, #32]
 801b6a6:	2900      	cmp	r1, #0
 801b6a8:	f000 80e9 	beq.w	801b87e <_dtoa_r+0x7ee>
 801b6ac:	9907      	ldr	r1, [sp, #28]
 801b6ae:	2901      	cmp	r1, #1
 801b6b0:	f300 80cb 	bgt.w	801b84a <_dtoa_r+0x7ba>
 801b6b4:	2d00      	cmp	r5, #0
 801b6b6:	f000 80c4 	beq.w	801b842 <_dtoa_r+0x7b2>
 801b6ba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801b6be:	9e04      	ldr	r6, [sp, #16]
 801b6c0:	461c      	mov	r4, r3
 801b6c2:	9305      	str	r3, [sp, #20]
 801b6c4:	9b04      	ldr	r3, [sp, #16]
 801b6c6:	4413      	add	r3, r2
 801b6c8:	9304      	str	r3, [sp, #16]
 801b6ca:	9b06      	ldr	r3, [sp, #24]
 801b6cc:	2101      	movs	r1, #1
 801b6ce:	4413      	add	r3, r2
 801b6d0:	4648      	mov	r0, r9
 801b6d2:	9306      	str	r3, [sp, #24]
 801b6d4:	f000 fc78 	bl	801bfc8 <__i2b>
 801b6d8:	9b05      	ldr	r3, [sp, #20]
 801b6da:	4605      	mov	r5, r0
 801b6dc:	b166      	cbz	r6, 801b6f8 <_dtoa_r+0x668>
 801b6de:	9a06      	ldr	r2, [sp, #24]
 801b6e0:	2a00      	cmp	r2, #0
 801b6e2:	dd09      	ble.n	801b6f8 <_dtoa_r+0x668>
 801b6e4:	42b2      	cmp	r2, r6
 801b6e6:	9904      	ldr	r1, [sp, #16]
 801b6e8:	bfa8      	it	ge
 801b6ea:	4632      	movge	r2, r6
 801b6ec:	1a89      	subs	r1, r1, r2
 801b6ee:	9104      	str	r1, [sp, #16]
 801b6f0:	9906      	ldr	r1, [sp, #24]
 801b6f2:	1ab6      	subs	r6, r6, r2
 801b6f4:	1a8a      	subs	r2, r1, r2
 801b6f6:	9206      	str	r2, [sp, #24]
 801b6f8:	b30b      	cbz	r3, 801b73e <_dtoa_r+0x6ae>
 801b6fa:	9a08      	ldr	r2, [sp, #32]
 801b6fc:	2a00      	cmp	r2, #0
 801b6fe:	f000 80c5 	beq.w	801b88c <_dtoa_r+0x7fc>
 801b702:	2c00      	cmp	r4, #0
 801b704:	f000 80bf 	beq.w	801b886 <_dtoa_r+0x7f6>
 801b708:	4629      	mov	r1, r5
 801b70a:	4622      	mov	r2, r4
 801b70c:	4648      	mov	r0, r9
 801b70e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b710:	f000 fd12 	bl	801c138 <__pow5mult>
 801b714:	9a01      	ldr	r2, [sp, #4]
 801b716:	4601      	mov	r1, r0
 801b718:	4605      	mov	r5, r0
 801b71a:	4648      	mov	r0, r9
 801b71c:	f000 fc6a 	bl	801bff4 <__multiply>
 801b720:	9901      	ldr	r1, [sp, #4]
 801b722:	9005      	str	r0, [sp, #20]
 801b724:	4648      	mov	r0, r9
 801b726:	f000 fb51 	bl	801bdcc <_Bfree>
 801b72a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b72c:	1b1b      	subs	r3, r3, r4
 801b72e:	f000 80b0 	beq.w	801b892 <_dtoa_r+0x802>
 801b732:	9905      	ldr	r1, [sp, #20]
 801b734:	461a      	mov	r2, r3
 801b736:	4648      	mov	r0, r9
 801b738:	f000 fcfe 	bl	801c138 <__pow5mult>
 801b73c:	9001      	str	r0, [sp, #4]
 801b73e:	2101      	movs	r1, #1
 801b740:	4648      	mov	r0, r9
 801b742:	f000 fc41 	bl	801bfc8 <__i2b>
 801b746:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b748:	4604      	mov	r4, r0
 801b74a:	2b00      	cmp	r3, #0
 801b74c:	f000 81da 	beq.w	801bb04 <_dtoa_r+0xa74>
 801b750:	461a      	mov	r2, r3
 801b752:	4601      	mov	r1, r0
 801b754:	4648      	mov	r0, r9
 801b756:	f000 fcef 	bl	801c138 <__pow5mult>
 801b75a:	9b07      	ldr	r3, [sp, #28]
 801b75c:	2b01      	cmp	r3, #1
 801b75e:	4604      	mov	r4, r0
 801b760:	f300 80a0 	bgt.w	801b8a4 <_dtoa_r+0x814>
 801b764:	9b02      	ldr	r3, [sp, #8]
 801b766:	2b00      	cmp	r3, #0
 801b768:	f040 8096 	bne.w	801b898 <_dtoa_r+0x808>
 801b76c:	9b03      	ldr	r3, [sp, #12]
 801b76e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801b772:	2a00      	cmp	r2, #0
 801b774:	f040 8092 	bne.w	801b89c <_dtoa_r+0x80c>
 801b778:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801b77c:	0d12      	lsrs	r2, r2, #20
 801b77e:	0512      	lsls	r2, r2, #20
 801b780:	2a00      	cmp	r2, #0
 801b782:	f000 808d 	beq.w	801b8a0 <_dtoa_r+0x810>
 801b786:	9b04      	ldr	r3, [sp, #16]
 801b788:	3301      	adds	r3, #1
 801b78a:	9304      	str	r3, [sp, #16]
 801b78c:	9b06      	ldr	r3, [sp, #24]
 801b78e:	3301      	adds	r3, #1
 801b790:	9306      	str	r3, [sp, #24]
 801b792:	2301      	movs	r3, #1
 801b794:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b796:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b798:	2b00      	cmp	r3, #0
 801b79a:	f000 81b9 	beq.w	801bb10 <_dtoa_r+0xa80>
 801b79e:	6922      	ldr	r2, [r4, #16]
 801b7a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801b7a4:	6910      	ldr	r0, [r2, #16]
 801b7a6:	f000 fbc3 	bl	801bf30 <__hi0bits>
 801b7aa:	f1c0 0020 	rsb	r0, r0, #32
 801b7ae:	9b06      	ldr	r3, [sp, #24]
 801b7b0:	4418      	add	r0, r3
 801b7b2:	f010 001f 	ands.w	r0, r0, #31
 801b7b6:	f000 8081 	beq.w	801b8bc <_dtoa_r+0x82c>
 801b7ba:	f1c0 0220 	rsb	r2, r0, #32
 801b7be:	2a04      	cmp	r2, #4
 801b7c0:	dd73      	ble.n	801b8aa <_dtoa_r+0x81a>
 801b7c2:	9b04      	ldr	r3, [sp, #16]
 801b7c4:	f1c0 001c 	rsb	r0, r0, #28
 801b7c8:	4403      	add	r3, r0
 801b7ca:	9304      	str	r3, [sp, #16]
 801b7cc:	9b06      	ldr	r3, [sp, #24]
 801b7ce:	4406      	add	r6, r0
 801b7d0:	4403      	add	r3, r0
 801b7d2:	9306      	str	r3, [sp, #24]
 801b7d4:	9b04      	ldr	r3, [sp, #16]
 801b7d6:	2b00      	cmp	r3, #0
 801b7d8:	dd05      	ble.n	801b7e6 <_dtoa_r+0x756>
 801b7da:	9901      	ldr	r1, [sp, #4]
 801b7dc:	461a      	mov	r2, r3
 801b7de:	4648      	mov	r0, r9
 801b7e0:	f000 fd04 	bl	801c1ec <__lshift>
 801b7e4:	9001      	str	r0, [sp, #4]
 801b7e6:	9b06      	ldr	r3, [sp, #24]
 801b7e8:	2b00      	cmp	r3, #0
 801b7ea:	dd05      	ble.n	801b7f8 <_dtoa_r+0x768>
 801b7ec:	4621      	mov	r1, r4
 801b7ee:	461a      	mov	r2, r3
 801b7f0:	4648      	mov	r0, r9
 801b7f2:	f000 fcfb 	bl	801c1ec <__lshift>
 801b7f6:	4604      	mov	r4, r0
 801b7f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b7fa:	2b00      	cmp	r3, #0
 801b7fc:	d060      	beq.n	801b8c0 <_dtoa_r+0x830>
 801b7fe:	9801      	ldr	r0, [sp, #4]
 801b800:	4621      	mov	r1, r4
 801b802:	f000 fd5f 	bl	801c2c4 <__mcmp>
 801b806:	2800      	cmp	r0, #0
 801b808:	da5a      	bge.n	801b8c0 <_dtoa_r+0x830>
 801b80a:	f108 33ff 	add.w	r3, r8, #4294967295
 801b80e:	9305      	str	r3, [sp, #20]
 801b810:	9901      	ldr	r1, [sp, #4]
 801b812:	2300      	movs	r3, #0
 801b814:	220a      	movs	r2, #10
 801b816:	4648      	mov	r0, r9
 801b818:	f000 fafa 	bl	801be10 <__multadd>
 801b81c:	9b08      	ldr	r3, [sp, #32]
 801b81e:	9001      	str	r0, [sp, #4]
 801b820:	2b00      	cmp	r3, #0
 801b822:	f000 8177 	beq.w	801bb14 <_dtoa_r+0xa84>
 801b826:	4629      	mov	r1, r5
 801b828:	2300      	movs	r3, #0
 801b82a:	220a      	movs	r2, #10
 801b82c:	4648      	mov	r0, r9
 801b82e:	f000 faef 	bl	801be10 <__multadd>
 801b832:	f1bb 0f00 	cmp.w	fp, #0
 801b836:	4605      	mov	r5, r0
 801b838:	dc6e      	bgt.n	801b918 <_dtoa_r+0x888>
 801b83a:	9b07      	ldr	r3, [sp, #28]
 801b83c:	2b02      	cmp	r3, #2
 801b83e:	dc48      	bgt.n	801b8d2 <_dtoa_r+0x842>
 801b840:	e06a      	b.n	801b918 <_dtoa_r+0x888>
 801b842:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b844:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801b848:	e739      	b.n	801b6be <_dtoa_r+0x62e>
 801b84a:	f10a 34ff 	add.w	r4, sl, #4294967295
 801b84e:	42a3      	cmp	r3, r4
 801b850:	db07      	blt.n	801b862 <_dtoa_r+0x7d2>
 801b852:	f1ba 0f00 	cmp.w	sl, #0
 801b856:	eba3 0404 	sub.w	r4, r3, r4
 801b85a:	db0b      	blt.n	801b874 <_dtoa_r+0x7e4>
 801b85c:	9e04      	ldr	r6, [sp, #16]
 801b85e:	4652      	mov	r2, sl
 801b860:	e72f      	b.n	801b6c2 <_dtoa_r+0x632>
 801b862:	1ae2      	subs	r2, r4, r3
 801b864:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b866:	9e04      	ldr	r6, [sp, #16]
 801b868:	4413      	add	r3, r2
 801b86a:	930a      	str	r3, [sp, #40]	@ 0x28
 801b86c:	4652      	mov	r2, sl
 801b86e:	4623      	mov	r3, r4
 801b870:	2400      	movs	r4, #0
 801b872:	e726      	b.n	801b6c2 <_dtoa_r+0x632>
 801b874:	9a04      	ldr	r2, [sp, #16]
 801b876:	eba2 060a 	sub.w	r6, r2, sl
 801b87a:	2200      	movs	r2, #0
 801b87c:	e721      	b.n	801b6c2 <_dtoa_r+0x632>
 801b87e:	9e04      	ldr	r6, [sp, #16]
 801b880:	9d08      	ldr	r5, [sp, #32]
 801b882:	461c      	mov	r4, r3
 801b884:	e72a      	b.n	801b6dc <_dtoa_r+0x64c>
 801b886:	9a01      	ldr	r2, [sp, #4]
 801b888:	9205      	str	r2, [sp, #20]
 801b88a:	e752      	b.n	801b732 <_dtoa_r+0x6a2>
 801b88c:	9901      	ldr	r1, [sp, #4]
 801b88e:	461a      	mov	r2, r3
 801b890:	e751      	b.n	801b736 <_dtoa_r+0x6a6>
 801b892:	9b05      	ldr	r3, [sp, #20]
 801b894:	9301      	str	r3, [sp, #4]
 801b896:	e752      	b.n	801b73e <_dtoa_r+0x6ae>
 801b898:	2300      	movs	r3, #0
 801b89a:	e77b      	b.n	801b794 <_dtoa_r+0x704>
 801b89c:	9b02      	ldr	r3, [sp, #8]
 801b89e:	e779      	b.n	801b794 <_dtoa_r+0x704>
 801b8a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 801b8a2:	e778      	b.n	801b796 <_dtoa_r+0x706>
 801b8a4:	2300      	movs	r3, #0
 801b8a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b8a8:	e779      	b.n	801b79e <_dtoa_r+0x70e>
 801b8aa:	d093      	beq.n	801b7d4 <_dtoa_r+0x744>
 801b8ac:	9b04      	ldr	r3, [sp, #16]
 801b8ae:	321c      	adds	r2, #28
 801b8b0:	4413      	add	r3, r2
 801b8b2:	9304      	str	r3, [sp, #16]
 801b8b4:	9b06      	ldr	r3, [sp, #24]
 801b8b6:	4416      	add	r6, r2
 801b8b8:	4413      	add	r3, r2
 801b8ba:	e78a      	b.n	801b7d2 <_dtoa_r+0x742>
 801b8bc:	4602      	mov	r2, r0
 801b8be:	e7f5      	b.n	801b8ac <_dtoa_r+0x81c>
 801b8c0:	f1ba 0f00 	cmp.w	sl, #0
 801b8c4:	f8cd 8014 	str.w	r8, [sp, #20]
 801b8c8:	46d3      	mov	fp, sl
 801b8ca:	dc21      	bgt.n	801b910 <_dtoa_r+0x880>
 801b8cc:	9b07      	ldr	r3, [sp, #28]
 801b8ce:	2b02      	cmp	r3, #2
 801b8d0:	dd1e      	ble.n	801b910 <_dtoa_r+0x880>
 801b8d2:	f1bb 0f00 	cmp.w	fp, #0
 801b8d6:	f47f addc 	bne.w	801b492 <_dtoa_r+0x402>
 801b8da:	4621      	mov	r1, r4
 801b8dc:	465b      	mov	r3, fp
 801b8de:	2205      	movs	r2, #5
 801b8e0:	4648      	mov	r0, r9
 801b8e2:	f000 fa95 	bl	801be10 <__multadd>
 801b8e6:	4601      	mov	r1, r0
 801b8e8:	4604      	mov	r4, r0
 801b8ea:	9801      	ldr	r0, [sp, #4]
 801b8ec:	f000 fcea 	bl	801c2c4 <__mcmp>
 801b8f0:	2800      	cmp	r0, #0
 801b8f2:	f77f adce 	ble.w	801b492 <_dtoa_r+0x402>
 801b8f6:	463e      	mov	r6, r7
 801b8f8:	2331      	movs	r3, #49	@ 0x31
 801b8fa:	f806 3b01 	strb.w	r3, [r6], #1
 801b8fe:	9b05      	ldr	r3, [sp, #20]
 801b900:	3301      	adds	r3, #1
 801b902:	9305      	str	r3, [sp, #20]
 801b904:	e5c9      	b.n	801b49a <_dtoa_r+0x40a>
 801b906:	f8cd 8014 	str.w	r8, [sp, #20]
 801b90a:	4654      	mov	r4, sl
 801b90c:	4625      	mov	r5, r4
 801b90e:	e7f2      	b.n	801b8f6 <_dtoa_r+0x866>
 801b910:	9b08      	ldr	r3, [sp, #32]
 801b912:	2b00      	cmp	r3, #0
 801b914:	f000 8102 	beq.w	801bb1c <_dtoa_r+0xa8c>
 801b918:	2e00      	cmp	r6, #0
 801b91a:	dd05      	ble.n	801b928 <_dtoa_r+0x898>
 801b91c:	4629      	mov	r1, r5
 801b91e:	4632      	mov	r2, r6
 801b920:	4648      	mov	r0, r9
 801b922:	f000 fc63 	bl	801c1ec <__lshift>
 801b926:	4605      	mov	r5, r0
 801b928:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801b92a:	2b00      	cmp	r3, #0
 801b92c:	d058      	beq.n	801b9e0 <_dtoa_r+0x950>
 801b92e:	6869      	ldr	r1, [r5, #4]
 801b930:	4648      	mov	r0, r9
 801b932:	f000 fa0b 	bl	801bd4c <_Balloc>
 801b936:	4606      	mov	r6, r0
 801b938:	b928      	cbnz	r0, 801b946 <_dtoa_r+0x8b6>
 801b93a:	4b82      	ldr	r3, [pc, #520]	@ (801bb44 <_dtoa_r+0xab4>)
 801b93c:	4602      	mov	r2, r0
 801b93e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801b942:	f7ff bbbe 	b.w	801b0c2 <_dtoa_r+0x32>
 801b946:	692a      	ldr	r2, [r5, #16]
 801b948:	3202      	adds	r2, #2
 801b94a:	0092      	lsls	r2, r2, #2
 801b94c:	f105 010c 	add.w	r1, r5, #12
 801b950:	300c      	adds	r0, #12
 801b952:	f7ff fafe 	bl	801af52 <memcpy>
 801b956:	2201      	movs	r2, #1
 801b958:	4631      	mov	r1, r6
 801b95a:	4648      	mov	r0, r9
 801b95c:	f000 fc46 	bl	801c1ec <__lshift>
 801b960:	1c7b      	adds	r3, r7, #1
 801b962:	9304      	str	r3, [sp, #16]
 801b964:	eb07 030b 	add.w	r3, r7, fp
 801b968:	9309      	str	r3, [sp, #36]	@ 0x24
 801b96a:	9b02      	ldr	r3, [sp, #8]
 801b96c:	f003 0301 	and.w	r3, r3, #1
 801b970:	46a8      	mov	r8, r5
 801b972:	9308      	str	r3, [sp, #32]
 801b974:	4605      	mov	r5, r0
 801b976:	9b04      	ldr	r3, [sp, #16]
 801b978:	9801      	ldr	r0, [sp, #4]
 801b97a:	4621      	mov	r1, r4
 801b97c:	f103 3bff 	add.w	fp, r3, #4294967295
 801b980:	f7ff fafc 	bl	801af7c <quorem>
 801b984:	4641      	mov	r1, r8
 801b986:	9002      	str	r0, [sp, #8]
 801b988:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801b98c:	9801      	ldr	r0, [sp, #4]
 801b98e:	f000 fc99 	bl	801c2c4 <__mcmp>
 801b992:	462a      	mov	r2, r5
 801b994:	9006      	str	r0, [sp, #24]
 801b996:	4621      	mov	r1, r4
 801b998:	4648      	mov	r0, r9
 801b99a:	f000 fcaf 	bl	801c2fc <__mdiff>
 801b99e:	68c2      	ldr	r2, [r0, #12]
 801b9a0:	4606      	mov	r6, r0
 801b9a2:	b9fa      	cbnz	r2, 801b9e4 <_dtoa_r+0x954>
 801b9a4:	4601      	mov	r1, r0
 801b9a6:	9801      	ldr	r0, [sp, #4]
 801b9a8:	f000 fc8c 	bl	801c2c4 <__mcmp>
 801b9ac:	4602      	mov	r2, r0
 801b9ae:	4631      	mov	r1, r6
 801b9b0:	4648      	mov	r0, r9
 801b9b2:	920a      	str	r2, [sp, #40]	@ 0x28
 801b9b4:	f000 fa0a 	bl	801bdcc <_Bfree>
 801b9b8:	9b07      	ldr	r3, [sp, #28]
 801b9ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b9bc:	9e04      	ldr	r6, [sp, #16]
 801b9be:	ea42 0103 	orr.w	r1, r2, r3
 801b9c2:	9b08      	ldr	r3, [sp, #32]
 801b9c4:	4319      	orrs	r1, r3
 801b9c6:	d10f      	bne.n	801b9e8 <_dtoa_r+0x958>
 801b9c8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801b9cc:	d028      	beq.n	801ba20 <_dtoa_r+0x990>
 801b9ce:	9b06      	ldr	r3, [sp, #24]
 801b9d0:	2b00      	cmp	r3, #0
 801b9d2:	dd02      	ble.n	801b9da <_dtoa_r+0x94a>
 801b9d4:	9b02      	ldr	r3, [sp, #8]
 801b9d6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801b9da:	f88b a000 	strb.w	sl, [fp]
 801b9de:	e55e      	b.n	801b49e <_dtoa_r+0x40e>
 801b9e0:	4628      	mov	r0, r5
 801b9e2:	e7bd      	b.n	801b960 <_dtoa_r+0x8d0>
 801b9e4:	2201      	movs	r2, #1
 801b9e6:	e7e2      	b.n	801b9ae <_dtoa_r+0x91e>
 801b9e8:	9b06      	ldr	r3, [sp, #24]
 801b9ea:	2b00      	cmp	r3, #0
 801b9ec:	db04      	blt.n	801b9f8 <_dtoa_r+0x968>
 801b9ee:	9907      	ldr	r1, [sp, #28]
 801b9f0:	430b      	orrs	r3, r1
 801b9f2:	9908      	ldr	r1, [sp, #32]
 801b9f4:	430b      	orrs	r3, r1
 801b9f6:	d120      	bne.n	801ba3a <_dtoa_r+0x9aa>
 801b9f8:	2a00      	cmp	r2, #0
 801b9fa:	ddee      	ble.n	801b9da <_dtoa_r+0x94a>
 801b9fc:	9901      	ldr	r1, [sp, #4]
 801b9fe:	2201      	movs	r2, #1
 801ba00:	4648      	mov	r0, r9
 801ba02:	f000 fbf3 	bl	801c1ec <__lshift>
 801ba06:	4621      	mov	r1, r4
 801ba08:	9001      	str	r0, [sp, #4]
 801ba0a:	f000 fc5b 	bl	801c2c4 <__mcmp>
 801ba0e:	2800      	cmp	r0, #0
 801ba10:	dc03      	bgt.n	801ba1a <_dtoa_r+0x98a>
 801ba12:	d1e2      	bne.n	801b9da <_dtoa_r+0x94a>
 801ba14:	f01a 0f01 	tst.w	sl, #1
 801ba18:	d0df      	beq.n	801b9da <_dtoa_r+0x94a>
 801ba1a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ba1e:	d1d9      	bne.n	801b9d4 <_dtoa_r+0x944>
 801ba20:	2339      	movs	r3, #57	@ 0x39
 801ba22:	f88b 3000 	strb.w	r3, [fp]
 801ba26:	4633      	mov	r3, r6
 801ba28:	461e      	mov	r6, r3
 801ba2a:	3b01      	subs	r3, #1
 801ba2c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801ba30:	2a39      	cmp	r2, #57	@ 0x39
 801ba32:	d052      	beq.n	801bada <_dtoa_r+0xa4a>
 801ba34:	3201      	adds	r2, #1
 801ba36:	701a      	strb	r2, [r3, #0]
 801ba38:	e531      	b.n	801b49e <_dtoa_r+0x40e>
 801ba3a:	2a00      	cmp	r2, #0
 801ba3c:	dd07      	ble.n	801ba4e <_dtoa_r+0x9be>
 801ba3e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ba42:	d0ed      	beq.n	801ba20 <_dtoa_r+0x990>
 801ba44:	f10a 0301 	add.w	r3, sl, #1
 801ba48:	f88b 3000 	strb.w	r3, [fp]
 801ba4c:	e527      	b.n	801b49e <_dtoa_r+0x40e>
 801ba4e:	9b04      	ldr	r3, [sp, #16]
 801ba50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ba52:	f803 ac01 	strb.w	sl, [r3, #-1]
 801ba56:	4293      	cmp	r3, r2
 801ba58:	d029      	beq.n	801baae <_dtoa_r+0xa1e>
 801ba5a:	9901      	ldr	r1, [sp, #4]
 801ba5c:	2300      	movs	r3, #0
 801ba5e:	220a      	movs	r2, #10
 801ba60:	4648      	mov	r0, r9
 801ba62:	f000 f9d5 	bl	801be10 <__multadd>
 801ba66:	45a8      	cmp	r8, r5
 801ba68:	9001      	str	r0, [sp, #4]
 801ba6a:	f04f 0300 	mov.w	r3, #0
 801ba6e:	f04f 020a 	mov.w	r2, #10
 801ba72:	4641      	mov	r1, r8
 801ba74:	4648      	mov	r0, r9
 801ba76:	d107      	bne.n	801ba88 <_dtoa_r+0x9f8>
 801ba78:	f000 f9ca 	bl	801be10 <__multadd>
 801ba7c:	4680      	mov	r8, r0
 801ba7e:	4605      	mov	r5, r0
 801ba80:	9b04      	ldr	r3, [sp, #16]
 801ba82:	3301      	adds	r3, #1
 801ba84:	9304      	str	r3, [sp, #16]
 801ba86:	e776      	b.n	801b976 <_dtoa_r+0x8e6>
 801ba88:	f000 f9c2 	bl	801be10 <__multadd>
 801ba8c:	4629      	mov	r1, r5
 801ba8e:	4680      	mov	r8, r0
 801ba90:	2300      	movs	r3, #0
 801ba92:	220a      	movs	r2, #10
 801ba94:	4648      	mov	r0, r9
 801ba96:	f000 f9bb 	bl	801be10 <__multadd>
 801ba9a:	4605      	mov	r5, r0
 801ba9c:	e7f0      	b.n	801ba80 <_dtoa_r+0x9f0>
 801ba9e:	f1bb 0f00 	cmp.w	fp, #0
 801baa2:	bfcc      	ite	gt
 801baa4:	465e      	movgt	r6, fp
 801baa6:	2601      	movle	r6, #1
 801baa8:	443e      	add	r6, r7
 801baaa:	f04f 0800 	mov.w	r8, #0
 801baae:	9901      	ldr	r1, [sp, #4]
 801bab0:	2201      	movs	r2, #1
 801bab2:	4648      	mov	r0, r9
 801bab4:	f000 fb9a 	bl	801c1ec <__lshift>
 801bab8:	4621      	mov	r1, r4
 801baba:	9001      	str	r0, [sp, #4]
 801babc:	f000 fc02 	bl	801c2c4 <__mcmp>
 801bac0:	2800      	cmp	r0, #0
 801bac2:	dcb0      	bgt.n	801ba26 <_dtoa_r+0x996>
 801bac4:	d102      	bne.n	801bacc <_dtoa_r+0xa3c>
 801bac6:	f01a 0f01 	tst.w	sl, #1
 801baca:	d1ac      	bne.n	801ba26 <_dtoa_r+0x996>
 801bacc:	4633      	mov	r3, r6
 801bace:	461e      	mov	r6, r3
 801bad0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801bad4:	2a30      	cmp	r2, #48	@ 0x30
 801bad6:	d0fa      	beq.n	801bace <_dtoa_r+0xa3e>
 801bad8:	e4e1      	b.n	801b49e <_dtoa_r+0x40e>
 801bada:	429f      	cmp	r7, r3
 801badc:	d1a4      	bne.n	801ba28 <_dtoa_r+0x998>
 801bade:	9b05      	ldr	r3, [sp, #20]
 801bae0:	3301      	adds	r3, #1
 801bae2:	9305      	str	r3, [sp, #20]
 801bae4:	2331      	movs	r3, #49	@ 0x31
 801bae6:	703b      	strb	r3, [r7, #0]
 801bae8:	e4d9      	b.n	801b49e <_dtoa_r+0x40e>
 801baea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801baec:	4f16      	ldr	r7, [pc, #88]	@ (801bb48 <_dtoa_r+0xab8>)
 801baee:	b11b      	cbz	r3, 801baf8 <_dtoa_r+0xa68>
 801baf0:	f107 0308 	add.w	r3, r7, #8
 801baf4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801baf6:	6013      	str	r3, [r2, #0]
 801baf8:	4638      	mov	r0, r7
 801bafa:	b011      	add	sp, #68	@ 0x44
 801bafc:	ecbd 8b02 	vpop	{d8}
 801bb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb04:	9b07      	ldr	r3, [sp, #28]
 801bb06:	2b01      	cmp	r3, #1
 801bb08:	f77f ae2c 	ble.w	801b764 <_dtoa_r+0x6d4>
 801bb0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bb0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bb10:	2001      	movs	r0, #1
 801bb12:	e64c      	b.n	801b7ae <_dtoa_r+0x71e>
 801bb14:	f1bb 0f00 	cmp.w	fp, #0
 801bb18:	f77f aed8 	ble.w	801b8cc <_dtoa_r+0x83c>
 801bb1c:	463e      	mov	r6, r7
 801bb1e:	9801      	ldr	r0, [sp, #4]
 801bb20:	4621      	mov	r1, r4
 801bb22:	f7ff fa2b 	bl	801af7c <quorem>
 801bb26:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801bb2a:	f806 ab01 	strb.w	sl, [r6], #1
 801bb2e:	1bf2      	subs	r2, r6, r7
 801bb30:	4593      	cmp	fp, r2
 801bb32:	ddb4      	ble.n	801ba9e <_dtoa_r+0xa0e>
 801bb34:	9901      	ldr	r1, [sp, #4]
 801bb36:	2300      	movs	r3, #0
 801bb38:	220a      	movs	r2, #10
 801bb3a:	4648      	mov	r0, r9
 801bb3c:	f000 f968 	bl	801be10 <__multadd>
 801bb40:	9001      	str	r0, [sp, #4]
 801bb42:	e7ec      	b.n	801bb1e <_dtoa_r+0xa8e>
 801bb44:	0801f684 	.word	0x0801f684
 801bb48:	0801f608 	.word	0x0801f608

0801bb4c <_free_r>:
 801bb4c:	b538      	push	{r3, r4, r5, lr}
 801bb4e:	4605      	mov	r5, r0
 801bb50:	2900      	cmp	r1, #0
 801bb52:	d041      	beq.n	801bbd8 <_free_r+0x8c>
 801bb54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bb58:	1f0c      	subs	r4, r1, #4
 801bb5a:	2b00      	cmp	r3, #0
 801bb5c:	bfb8      	it	lt
 801bb5e:	18e4      	addlt	r4, r4, r3
 801bb60:	f000 f8e8 	bl	801bd34 <__malloc_lock>
 801bb64:	4a1d      	ldr	r2, [pc, #116]	@ (801bbdc <_free_r+0x90>)
 801bb66:	6813      	ldr	r3, [r2, #0]
 801bb68:	b933      	cbnz	r3, 801bb78 <_free_r+0x2c>
 801bb6a:	6063      	str	r3, [r4, #4]
 801bb6c:	6014      	str	r4, [r2, #0]
 801bb6e:	4628      	mov	r0, r5
 801bb70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bb74:	f000 b8e4 	b.w	801bd40 <__malloc_unlock>
 801bb78:	42a3      	cmp	r3, r4
 801bb7a:	d908      	bls.n	801bb8e <_free_r+0x42>
 801bb7c:	6820      	ldr	r0, [r4, #0]
 801bb7e:	1821      	adds	r1, r4, r0
 801bb80:	428b      	cmp	r3, r1
 801bb82:	bf01      	itttt	eq
 801bb84:	6819      	ldreq	r1, [r3, #0]
 801bb86:	685b      	ldreq	r3, [r3, #4]
 801bb88:	1809      	addeq	r1, r1, r0
 801bb8a:	6021      	streq	r1, [r4, #0]
 801bb8c:	e7ed      	b.n	801bb6a <_free_r+0x1e>
 801bb8e:	461a      	mov	r2, r3
 801bb90:	685b      	ldr	r3, [r3, #4]
 801bb92:	b10b      	cbz	r3, 801bb98 <_free_r+0x4c>
 801bb94:	42a3      	cmp	r3, r4
 801bb96:	d9fa      	bls.n	801bb8e <_free_r+0x42>
 801bb98:	6811      	ldr	r1, [r2, #0]
 801bb9a:	1850      	adds	r0, r2, r1
 801bb9c:	42a0      	cmp	r0, r4
 801bb9e:	d10b      	bne.n	801bbb8 <_free_r+0x6c>
 801bba0:	6820      	ldr	r0, [r4, #0]
 801bba2:	4401      	add	r1, r0
 801bba4:	1850      	adds	r0, r2, r1
 801bba6:	4283      	cmp	r3, r0
 801bba8:	6011      	str	r1, [r2, #0]
 801bbaa:	d1e0      	bne.n	801bb6e <_free_r+0x22>
 801bbac:	6818      	ldr	r0, [r3, #0]
 801bbae:	685b      	ldr	r3, [r3, #4]
 801bbb0:	6053      	str	r3, [r2, #4]
 801bbb2:	4408      	add	r0, r1
 801bbb4:	6010      	str	r0, [r2, #0]
 801bbb6:	e7da      	b.n	801bb6e <_free_r+0x22>
 801bbb8:	d902      	bls.n	801bbc0 <_free_r+0x74>
 801bbba:	230c      	movs	r3, #12
 801bbbc:	602b      	str	r3, [r5, #0]
 801bbbe:	e7d6      	b.n	801bb6e <_free_r+0x22>
 801bbc0:	6820      	ldr	r0, [r4, #0]
 801bbc2:	1821      	adds	r1, r4, r0
 801bbc4:	428b      	cmp	r3, r1
 801bbc6:	bf04      	itt	eq
 801bbc8:	6819      	ldreq	r1, [r3, #0]
 801bbca:	685b      	ldreq	r3, [r3, #4]
 801bbcc:	6063      	str	r3, [r4, #4]
 801bbce:	bf04      	itt	eq
 801bbd0:	1809      	addeq	r1, r1, r0
 801bbd2:	6021      	streq	r1, [r4, #0]
 801bbd4:	6054      	str	r4, [r2, #4]
 801bbd6:	e7ca      	b.n	801bb6e <_free_r+0x22>
 801bbd8:	bd38      	pop	{r3, r4, r5, pc}
 801bbda:	bf00      	nop
 801bbdc:	24014230 	.word	0x24014230

0801bbe0 <malloc>:
 801bbe0:	4b02      	ldr	r3, [pc, #8]	@ (801bbec <malloc+0xc>)
 801bbe2:	4601      	mov	r1, r0
 801bbe4:	6818      	ldr	r0, [r3, #0]
 801bbe6:	f000 b825 	b.w	801bc34 <_malloc_r>
 801bbea:	bf00      	nop
 801bbec:	24000020 	.word	0x24000020

0801bbf0 <sbrk_aligned>:
 801bbf0:	b570      	push	{r4, r5, r6, lr}
 801bbf2:	4e0f      	ldr	r6, [pc, #60]	@ (801bc30 <sbrk_aligned+0x40>)
 801bbf4:	460c      	mov	r4, r1
 801bbf6:	6831      	ldr	r1, [r6, #0]
 801bbf8:	4605      	mov	r5, r0
 801bbfa:	b911      	cbnz	r1, 801bc02 <sbrk_aligned+0x12>
 801bbfc:	f002 fa90 	bl	801e120 <_sbrk_r>
 801bc00:	6030      	str	r0, [r6, #0]
 801bc02:	4621      	mov	r1, r4
 801bc04:	4628      	mov	r0, r5
 801bc06:	f002 fa8b 	bl	801e120 <_sbrk_r>
 801bc0a:	1c43      	adds	r3, r0, #1
 801bc0c:	d103      	bne.n	801bc16 <sbrk_aligned+0x26>
 801bc0e:	f04f 34ff 	mov.w	r4, #4294967295
 801bc12:	4620      	mov	r0, r4
 801bc14:	bd70      	pop	{r4, r5, r6, pc}
 801bc16:	1cc4      	adds	r4, r0, #3
 801bc18:	f024 0403 	bic.w	r4, r4, #3
 801bc1c:	42a0      	cmp	r0, r4
 801bc1e:	d0f8      	beq.n	801bc12 <sbrk_aligned+0x22>
 801bc20:	1a21      	subs	r1, r4, r0
 801bc22:	4628      	mov	r0, r5
 801bc24:	f002 fa7c 	bl	801e120 <_sbrk_r>
 801bc28:	3001      	adds	r0, #1
 801bc2a:	d1f2      	bne.n	801bc12 <sbrk_aligned+0x22>
 801bc2c:	e7ef      	b.n	801bc0e <sbrk_aligned+0x1e>
 801bc2e:	bf00      	nop
 801bc30:	2401422c 	.word	0x2401422c

0801bc34 <_malloc_r>:
 801bc34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bc38:	1ccd      	adds	r5, r1, #3
 801bc3a:	f025 0503 	bic.w	r5, r5, #3
 801bc3e:	3508      	adds	r5, #8
 801bc40:	2d0c      	cmp	r5, #12
 801bc42:	bf38      	it	cc
 801bc44:	250c      	movcc	r5, #12
 801bc46:	2d00      	cmp	r5, #0
 801bc48:	4606      	mov	r6, r0
 801bc4a:	db01      	blt.n	801bc50 <_malloc_r+0x1c>
 801bc4c:	42a9      	cmp	r1, r5
 801bc4e:	d904      	bls.n	801bc5a <_malloc_r+0x26>
 801bc50:	230c      	movs	r3, #12
 801bc52:	6033      	str	r3, [r6, #0]
 801bc54:	2000      	movs	r0, #0
 801bc56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bc5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bd30 <_malloc_r+0xfc>
 801bc5e:	f000 f869 	bl	801bd34 <__malloc_lock>
 801bc62:	f8d8 3000 	ldr.w	r3, [r8]
 801bc66:	461c      	mov	r4, r3
 801bc68:	bb44      	cbnz	r4, 801bcbc <_malloc_r+0x88>
 801bc6a:	4629      	mov	r1, r5
 801bc6c:	4630      	mov	r0, r6
 801bc6e:	f7ff ffbf 	bl	801bbf0 <sbrk_aligned>
 801bc72:	1c43      	adds	r3, r0, #1
 801bc74:	4604      	mov	r4, r0
 801bc76:	d158      	bne.n	801bd2a <_malloc_r+0xf6>
 801bc78:	f8d8 4000 	ldr.w	r4, [r8]
 801bc7c:	4627      	mov	r7, r4
 801bc7e:	2f00      	cmp	r7, #0
 801bc80:	d143      	bne.n	801bd0a <_malloc_r+0xd6>
 801bc82:	2c00      	cmp	r4, #0
 801bc84:	d04b      	beq.n	801bd1e <_malloc_r+0xea>
 801bc86:	6823      	ldr	r3, [r4, #0]
 801bc88:	4639      	mov	r1, r7
 801bc8a:	4630      	mov	r0, r6
 801bc8c:	eb04 0903 	add.w	r9, r4, r3
 801bc90:	f002 fa46 	bl	801e120 <_sbrk_r>
 801bc94:	4581      	cmp	r9, r0
 801bc96:	d142      	bne.n	801bd1e <_malloc_r+0xea>
 801bc98:	6821      	ldr	r1, [r4, #0]
 801bc9a:	1a6d      	subs	r5, r5, r1
 801bc9c:	4629      	mov	r1, r5
 801bc9e:	4630      	mov	r0, r6
 801bca0:	f7ff ffa6 	bl	801bbf0 <sbrk_aligned>
 801bca4:	3001      	adds	r0, #1
 801bca6:	d03a      	beq.n	801bd1e <_malloc_r+0xea>
 801bca8:	6823      	ldr	r3, [r4, #0]
 801bcaa:	442b      	add	r3, r5
 801bcac:	6023      	str	r3, [r4, #0]
 801bcae:	f8d8 3000 	ldr.w	r3, [r8]
 801bcb2:	685a      	ldr	r2, [r3, #4]
 801bcb4:	bb62      	cbnz	r2, 801bd10 <_malloc_r+0xdc>
 801bcb6:	f8c8 7000 	str.w	r7, [r8]
 801bcba:	e00f      	b.n	801bcdc <_malloc_r+0xa8>
 801bcbc:	6822      	ldr	r2, [r4, #0]
 801bcbe:	1b52      	subs	r2, r2, r5
 801bcc0:	d420      	bmi.n	801bd04 <_malloc_r+0xd0>
 801bcc2:	2a0b      	cmp	r2, #11
 801bcc4:	d917      	bls.n	801bcf6 <_malloc_r+0xc2>
 801bcc6:	1961      	adds	r1, r4, r5
 801bcc8:	42a3      	cmp	r3, r4
 801bcca:	6025      	str	r5, [r4, #0]
 801bccc:	bf18      	it	ne
 801bcce:	6059      	strne	r1, [r3, #4]
 801bcd0:	6863      	ldr	r3, [r4, #4]
 801bcd2:	bf08      	it	eq
 801bcd4:	f8c8 1000 	streq.w	r1, [r8]
 801bcd8:	5162      	str	r2, [r4, r5]
 801bcda:	604b      	str	r3, [r1, #4]
 801bcdc:	4630      	mov	r0, r6
 801bcde:	f000 f82f 	bl	801bd40 <__malloc_unlock>
 801bce2:	f104 000b 	add.w	r0, r4, #11
 801bce6:	1d23      	adds	r3, r4, #4
 801bce8:	f020 0007 	bic.w	r0, r0, #7
 801bcec:	1ac2      	subs	r2, r0, r3
 801bcee:	bf1c      	itt	ne
 801bcf0:	1a1b      	subne	r3, r3, r0
 801bcf2:	50a3      	strne	r3, [r4, r2]
 801bcf4:	e7af      	b.n	801bc56 <_malloc_r+0x22>
 801bcf6:	6862      	ldr	r2, [r4, #4]
 801bcf8:	42a3      	cmp	r3, r4
 801bcfa:	bf0c      	ite	eq
 801bcfc:	f8c8 2000 	streq.w	r2, [r8]
 801bd00:	605a      	strne	r2, [r3, #4]
 801bd02:	e7eb      	b.n	801bcdc <_malloc_r+0xa8>
 801bd04:	4623      	mov	r3, r4
 801bd06:	6864      	ldr	r4, [r4, #4]
 801bd08:	e7ae      	b.n	801bc68 <_malloc_r+0x34>
 801bd0a:	463c      	mov	r4, r7
 801bd0c:	687f      	ldr	r7, [r7, #4]
 801bd0e:	e7b6      	b.n	801bc7e <_malloc_r+0x4a>
 801bd10:	461a      	mov	r2, r3
 801bd12:	685b      	ldr	r3, [r3, #4]
 801bd14:	42a3      	cmp	r3, r4
 801bd16:	d1fb      	bne.n	801bd10 <_malloc_r+0xdc>
 801bd18:	2300      	movs	r3, #0
 801bd1a:	6053      	str	r3, [r2, #4]
 801bd1c:	e7de      	b.n	801bcdc <_malloc_r+0xa8>
 801bd1e:	230c      	movs	r3, #12
 801bd20:	6033      	str	r3, [r6, #0]
 801bd22:	4630      	mov	r0, r6
 801bd24:	f000 f80c 	bl	801bd40 <__malloc_unlock>
 801bd28:	e794      	b.n	801bc54 <_malloc_r+0x20>
 801bd2a:	6005      	str	r5, [r0, #0]
 801bd2c:	e7d6      	b.n	801bcdc <_malloc_r+0xa8>
 801bd2e:	bf00      	nop
 801bd30:	24014230 	.word	0x24014230

0801bd34 <__malloc_lock>:
 801bd34:	4801      	ldr	r0, [pc, #4]	@ (801bd3c <__malloc_lock+0x8>)
 801bd36:	f7ff b90a 	b.w	801af4e <__retarget_lock_acquire_recursive>
 801bd3a:	bf00      	nop
 801bd3c:	24014228 	.word	0x24014228

0801bd40 <__malloc_unlock>:
 801bd40:	4801      	ldr	r0, [pc, #4]	@ (801bd48 <__malloc_unlock+0x8>)
 801bd42:	f7ff b905 	b.w	801af50 <__retarget_lock_release_recursive>
 801bd46:	bf00      	nop
 801bd48:	24014228 	.word	0x24014228

0801bd4c <_Balloc>:
 801bd4c:	b570      	push	{r4, r5, r6, lr}
 801bd4e:	69c6      	ldr	r6, [r0, #28]
 801bd50:	4604      	mov	r4, r0
 801bd52:	460d      	mov	r5, r1
 801bd54:	b976      	cbnz	r6, 801bd74 <_Balloc+0x28>
 801bd56:	2010      	movs	r0, #16
 801bd58:	f7ff ff42 	bl	801bbe0 <malloc>
 801bd5c:	4602      	mov	r2, r0
 801bd5e:	61e0      	str	r0, [r4, #28]
 801bd60:	b920      	cbnz	r0, 801bd6c <_Balloc+0x20>
 801bd62:	4b18      	ldr	r3, [pc, #96]	@ (801bdc4 <_Balloc+0x78>)
 801bd64:	4818      	ldr	r0, [pc, #96]	@ (801bdc8 <_Balloc+0x7c>)
 801bd66:	216b      	movs	r1, #107	@ 0x6b
 801bd68:	f002 f9f2 	bl	801e150 <__assert_func>
 801bd6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd70:	6006      	str	r6, [r0, #0]
 801bd72:	60c6      	str	r6, [r0, #12]
 801bd74:	69e6      	ldr	r6, [r4, #28]
 801bd76:	68f3      	ldr	r3, [r6, #12]
 801bd78:	b183      	cbz	r3, 801bd9c <_Balloc+0x50>
 801bd7a:	69e3      	ldr	r3, [r4, #28]
 801bd7c:	68db      	ldr	r3, [r3, #12]
 801bd7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bd82:	b9b8      	cbnz	r0, 801bdb4 <_Balloc+0x68>
 801bd84:	2101      	movs	r1, #1
 801bd86:	fa01 f605 	lsl.w	r6, r1, r5
 801bd8a:	1d72      	adds	r2, r6, #5
 801bd8c:	0092      	lsls	r2, r2, #2
 801bd8e:	4620      	mov	r0, r4
 801bd90:	f002 f9fc 	bl	801e18c <_calloc_r>
 801bd94:	b160      	cbz	r0, 801bdb0 <_Balloc+0x64>
 801bd96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bd9a:	e00e      	b.n	801bdba <_Balloc+0x6e>
 801bd9c:	2221      	movs	r2, #33	@ 0x21
 801bd9e:	2104      	movs	r1, #4
 801bda0:	4620      	mov	r0, r4
 801bda2:	f002 f9f3 	bl	801e18c <_calloc_r>
 801bda6:	69e3      	ldr	r3, [r4, #28]
 801bda8:	60f0      	str	r0, [r6, #12]
 801bdaa:	68db      	ldr	r3, [r3, #12]
 801bdac:	2b00      	cmp	r3, #0
 801bdae:	d1e4      	bne.n	801bd7a <_Balloc+0x2e>
 801bdb0:	2000      	movs	r0, #0
 801bdb2:	bd70      	pop	{r4, r5, r6, pc}
 801bdb4:	6802      	ldr	r2, [r0, #0]
 801bdb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bdba:	2300      	movs	r3, #0
 801bdbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bdc0:	e7f7      	b.n	801bdb2 <_Balloc+0x66>
 801bdc2:	bf00      	nop
 801bdc4:	0801f615 	.word	0x0801f615
 801bdc8:	0801f695 	.word	0x0801f695

0801bdcc <_Bfree>:
 801bdcc:	b570      	push	{r4, r5, r6, lr}
 801bdce:	69c6      	ldr	r6, [r0, #28]
 801bdd0:	4605      	mov	r5, r0
 801bdd2:	460c      	mov	r4, r1
 801bdd4:	b976      	cbnz	r6, 801bdf4 <_Bfree+0x28>
 801bdd6:	2010      	movs	r0, #16
 801bdd8:	f7ff ff02 	bl	801bbe0 <malloc>
 801bddc:	4602      	mov	r2, r0
 801bdde:	61e8      	str	r0, [r5, #28]
 801bde0:	b920      	cbnz	r0, 801bdec <_Bfree+0x20>
 801bde2:	4b09      	ldr	r3, [pc, #36]	@ (801be08 <_Bfree+0x3c>)
 801bde4:	4809      	ldr	r0, [pc, #36]	@ (801be0c <_Bfree+0x40>)
 801bde6:	218f      	movs	r1, #143	@ 0x8f
 801bde8:	f002 f9b2 	bl	801e150 <__assert_func>
 801bdec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bdf0:	6006      	str	r6, [r0, #0]
 801bdf2:	60c6      	str	r6, [r0, #12]
 801bdf4:	b13c      	cbz	r4, 801be06 <_Bfree+0x3a>
 801bdf6:	69eb      	ldr	r3, [r5, #28]
 801bdf8:	6862      	ldr	r2, [r4, #4]
 801bdfa:	68db      	ldr	r3, [r3, #12]
 801bdfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801be00:	6021      	str	r1, [r4, #0]
 801be02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801be06:	bd70      	pop	{r4, r5, r6, pc}
 801be08:	0801f615 	.word	0x0801f615
 801be0c:	0801f695 	.word	0x0801f695

0801be10 <__multadd>:
 801be10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be14:	690d      	ldr	r5, [r1, #16]
 801be16:	4607      	mov	r7, r0
 801be18:	460c      	mov	r4, r1
 801be1a:	461e      	mov	r6, r3
 801be1c:	f101 0c14 	add.w	ip, r1, #20
 801be20:	2000      	movs	r0, #0
 801be22:	f8dc 3000 	ldr.w	r3, [ip]
 801be26:	b299      	uxth	r1, r3
 801be28:	fb02 6101 	mla	r1, r2, r1, r6
 801be2c:	0c1e      	lsrs	r6, r3, #16
 801be2e:	0c0b      	lsrs	r3, r1, #16
 801be30:	fb02 3306 	mla	r3, r2, r6, r3
 801be34:	b289      	uxth	r1, r1
 801be36:	3001      	adds	r0, #1
 801be38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801be3c:	4285      	cmp	r5, r0
 801be3e:	f84c 1b04 	str.w	r1, [ip], #4
 801be42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801be46:	dcec      	bgt.n	801be22 <__multadd+0x12>
 801be48:	b30e      	cbz	r6, 801be8e <__multadd+0x7e>
 801be4a:	68a3      	ldr	r3, [r4, #8]
 801be4c:	42ab      	cmp	r3, r5
 801be4e:	dc19      	bgt.n	801be84 <__multadd+0x74>
 801be50:	6861      	ldr	r1, [r4, #4]
 801be52:	4638      	mov	r0, r7
 801be54:	3101      	adds	r1, #1
 801be56:	f7ff ff79 	bl	801bd4c <_Balloc>
 801be5a:	4680      	mov	r8, r0
 801be5c:	b928      	cbnz	r0, 801be6a <__multadd+0x5a>
 801be5e:	4602      	mov	r2, r0
 801be60:	4b0c      	ldr	r3, [pc, #48]	@ (801be94 <__multadd+0x84>)
 801be62:	480d      	ldr	r0, [pc, #52]	@ (801be98 <__multadd+0x88>)
 801be64:	21ba      	movs	r1, #186	@ 0xba
 801be66:	f002 f973 	bl	801e150 <__assert_func>
 801be6a:	6922      	ldr	r2, [r4, #16]
 801be6c:	3202      	adds	r2, #2
 801be6e:	f104 010c 	add.w	r1, r4, #12
 801be72:	0092      	lsls	r2, r2, #2
 801be74:	300c      	adds	r0, #12
 801be76:	f7ff f86c 	bl	801af52 <memcpy>
 801be7a:	4621      	mov	r1, r4
 801be7c:	4638      	mov	r0, r7
 801be7e:	f7ff ffa5 	bl	801bdcc <_Bfree>
 801be82:	4644      	mov	r4, r8
 801be84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801be88:	3501      	adds	r5, #1
 801be8a:	615e      	str	r6, [r3, #20]
 801be8c:	6125      	str	r5, [r4, #16]
 801be8e:	4620      	mov	r0, r4
 801be90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be94:	0801f684 	.word	0x0801f684
 801be98:	0801f695 	.word	0x0801f695

0801be9c <__s2b>:
 801be9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bea0:	460c      	mov	r4, r1
 801bea2:	4615      	mov	r5, r2
 801bea4:	461f      	mov	r7, r3
 801bea6:	2209      	movs	r2, #9
 801bea8:	3308      	adds	r3, #8
 801beaa:	4606      	mov	r6, r0
 801beac:	fb93 f3f2 	sdiv	r3, r3, r2
 801beb0:	2100      	movs	r1, #0
 801beb2:	2201      	movs	r2, #1
 801beb4:	429a      	cmp	r2, r3
 801beb6:	db09      	blt.n	801becc <__s2b+0x30>
 801beb8:	4630      	mov	r0, r6
 801beba:	f7ff ff47 	bl	801bd4c <_Balloc>
 801bebe:	b940      	cbnz	r0, 801bed2 <__s2b+0x36>
 801bec0:	4602      	mov	r2, r0
 801bec2:	4b19      	ldr	r3, [pc, #100]	@ (801bf28 <__s2b+0x8c>)
 801bec4:	4819      	ldr	r0, [pc, #100]	@ (801bf2c <__s2b+0x90>)
 801bec6:	21d3      	movs	r1, #211	@ 0xd3
 801bec8:	f002 f942 	bl	801e150 <__assert_func>
 801becc:	0052      	lsls	r2, r2, #1
 801bece:	3101      	adds	r1, #1
 801bed0:	e7f0      	b.n	801beb4 <__s2b+0x18>
 801bed2:	9b08      	ldr	r3, [sp, #32]
 801bed4:	6143      	str	r3, [r0, #20]
 801bed6:	2d09      	cmp	r5, #9
 801bed8:	f04f 0301 	mov.w	r3, #1
 801bedc:	6103      	str	r3, [r0, #16]
 801bede:	dd16      	ble.n	801bf0e <__s2b+0x72>
 801bee0:	f104 0909 	add.w	r9, r4, #9
 801bee4:	46c8      	mov	r8, r9
 801bee6:	442c      	add	r4, r5
 801bee8:	f818 3b01 	ldrb.w	r3, [r8], #1
 801beec:	4601      	mov	r1, r0
 801beee:	3b30      	subs	r3, #48	@ 0x30
 801bef0:	220a      	movs	r2, #10
 801bef2:	4630      	mov	r0, r6
 801bef4:	f7ff ff8c 	bl	801be10 <__multadd>
 801bef8:	45a0      	cmp	r8, r4
 801befa:	d1f5      	bne.n	801bee8 <__s2b+0x4c>
 801befc:	f1a5 0408 	sub.w	r4, r5, #8
 801bf00:	444c      	add	r4, r9
 801bf02:	1b2d      	subs	r5, r5, r4
 801bf04:	1963      	adds	r3, r4, r5
 801bf06:	42bb      	cmp	r3, r7
 801bf08:	db04      	blt.n	801bf14 <__s2b+0x78>
 801bf0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bf0e:	340a      	adds	r4, #10
 801bf10:	2509      	movs	r5, #9
 801bf12:	e7f6      	b.n	801bf02 <__s2b+0x66>
 801bf14:	f814 3b01 	ldrb.w	r3, [r4], #1
 801bf18:	4601      	mov	r1, r0
 801bf1a:	3b30      	subs	r3, #48	@ 0x30
 801bf1c:	220a      	movs	r2, #10
 801bf1e:	4630      	mov	r0, r6
 801bf20:	f7ff ff76 	bl	801be10 <__multadd>
 801bf24:	e7ee      	b.n	801bf04 <__s2b+0x68>
 801bf26:	bf00      	nop
 801bf28:	0801f684 	.word	0x0801f684
 801bf2c:	0801f695 	.word	0x0801f695

0801bf30 <__hi0bits>:
 801bf30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801bf34:	4603      	mov	r3, r0
 801bf36:	bf36      	itet	cc
 801bf38:	0403      	lslcc	r3, r0, #16
 801bf3a:	2000      	movcs	r0, #0
 801bf3c:	2010      	movcc	r0, #16
 801bf3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801bf42:	bf3c      	itt	cc
 801bf44:	021b      	lslcc	r3, r3, #8
 801bf46:	3008      	addcc	r0, #8
 801bf48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801bf4c:	bf3c      	itt	cc
 801bf4e:	011b      	lslcc	r3, r3, #4
 801bf50:	3004      	addcc	r0, #4
 801bf52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801bf56:	bf3c      	itt	cc
 801bf58:	009b      	lslcc	r3, r3, #2
 801bf5a:	3002      	addcc	r0, #2
 801bf5c:	2b00      	cmp	r3, #0
 801bf5e:	db05      	blt.n	801bf6c <__hi0bits+0x3c>
 801bf60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801bf64:	f100 0001 	add.w	r0, r0, #1
 801bf68:	bf08      	it	eq
 801bf6a:	2020      	moveq	r0, #32
 801bf6c:	4770      	bx	lr

0801bf6e <__lo0bits>:
 801bf6e:	6803      	ldr	r3, [r0, #0]
 801bf70:	4602      	mov	r2, r0
 801bf72:	f013 0007 	ands.w	r0, r3, #7
 801bf76:	d00b      	beq.n	801bf90 <__lo0bits+0x22>
 801bf78:	07d9      	lsls	r1, r3, #31
 801bf7a:	d421      	bmi.n	801bfc0 <__lo0bits+0x52>
 801bf7c:	0798      	lsls	r0, r3, #30
 801bf7e:	bf49      	itett	mi
 801bf80:	085b      	lsrmi	r3, r3, #1
 801bf82:	089b      	lsrpl	r3, r3, #2
 801bf84:	2001      	movmi	r0, #1
 801bf86:	6013      	strmi	r3, [r2, #0]
 801bf88:	bf5c      	itt	pl
 801bf8a:	6013      	strpl	r3, [r2, #0]
 801bf8c:	2002      	movpl	r0, #2
 801bf8e:	4770      	bx	lr
 801bf90:	b299      	uxth	r1, r3
 801bf92:	b909      	cbnz	r1, 801bf98 <__lo0bits+0x2a>
 801bf94:	0c1b      	lsrs	r3, r3, #16
 801bf96:	2010      	movs	r0, #16
 801bf98:	b2d9      	uxtb	r1, r3
 801bf9a:	b909      	cbnz	r1, 801bfa0 <__lo0bits+0x32>
 801bf9c:	3008      	adds	r0, #8
 801bf9e:	0a1b      	lsrs	r3, r3, #8
 801bfa0:	0719      	lsls	r1, r3, #28
 801bfa2:	bf04      	itt	eq
 801bfa4:	091b      	lsreq	r3, r3, #4
 801bfa6:	3004      	addeq	r0, #4
 801bfa8:	0799      	lsls	r1, r3, #30
 801bfaa:	bf04      	itt	eq
 801bfac:	089b      	lsreq	r3, r3, #2
 801bfae:	3002      	addeq	r0, #2
 801bfb0:	07d9      	lsls	r1, r3, #31
 801bfb2:	d403      	bmi.n	801bfbc <__lo0bits+0x4e>
 801bfb4:	085b      	lsrs	r3, r3, #1
 801bfb6:	f100 0001 	add.w	r0, r0, #1
 801bfba:	d003      	beq.n	801bfc4 <__lo0bits+0x56>
 801bfbc:	6013      	str	r3, [r2, #0]
 801bfbe:	4770      	bx	lr
 801bfc0:	2000      	movs	r0, #0
 801bfc2:	4770      	bx	lr
 801bfc4:	2020      	movs	r0, #32
 801bfc6:	4770      	bx	lr

0801bfc8 <__i2b>:
 801bfc8:	b510      	push	{r4, lr}
 801bfca:	460c      	mov	r4, r1
 801bfcc:	2101      	movs	r1, #1
 801bfce:	f7ff febd 	bl	801bd4c <_Balloc>
 801bfd2:	4602      	mov	r2, r0
 801bfd4:	b928      	cbnz	r0, 801bfe2 <__i2b+0x1a>
 801bfd6:	4b05      	ldr	r3, [pc, #20]	@ (801bfec <__i2b+0x24>)
 801bfd8:	4805      	ldr	r0, [pc, #20]	@ (801bff0 <__i2b+0x28>)
 801bfda:	f240 1145 	movw	r1, #325	@ 0x145
 801bfde:	f002 f8b7 	bl	801e150 <__assert_func>
 801bfe2:	2301      	movs	r3, #1
 801bfe4:	6144      	str	r4, [r0, #20]
 801bfe6:	6103      	str	r3, [r0, #16]
 801bfe8:	bd10      	pop	{r4, pc}
 801bfea:	bf00      	nop
 801bfec:	0801f684 	.word	0x0801f684
 801bff0:	0801f695 	.word	0x0801f695

0801bff4 <__multiply>:
 801bff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bff8:	4617      	mov	r7, r2
 801bffa:	690a      	ldr	r2, [r1, #16]
 801bffc:	693b      	ldr	r3, [r7, #16]
 801bffe:	429a      	cmp	r2, r3
 801c000:	bfa8      	it	ge
 801c002:	463b      	movge	r3, r7
 801c004:	4689      	mov	r9, r1
 801c006:	bfa4      	itt	ge
 801c008:	460f      	movge	r7, r1
 801c00a:	4699      	movge	r9, r3
 801c00c:	693d      	ldr	r5, [r7, #16]
 801c00e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801c012:	68bb      	ldr	r3, [r7, #8]
 801c014:	6879      	ldr	r1, [r7, #4]
 801c016:	eb05 060a 	add.w	r6, r5, sl
 801c01a:	42b3      	cmp	r3, r6
 801c01c:	b085      	sub	sp, #20
 801c01e:	bfb8      	it	lt
 801c020:	3101      	addlt	r1, #1
 801c022:	f7ff fe93 	bl	801bd4c <_Balloc>
 801c026:	b930      	cbnz	r0, 801c036 <__multiply+0x42>
 801c028:	4602      	mov	r2, r0
 801c02a:	4b41      	ldr	r3, [pc, #260]	@ (801c130 <__multiply+0x13c>)
 801c02c:	4841      	ldr	r0, [pc, #260]	@ (801c134 <__multiply+0x140>)
 801c02e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801c032:	f002 f88d 	bl	801e150 <__assert_func>
 801c036:	f100 0414 	add.w	r4, r0, #20
 801c03a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801c03e:	4623      	mov	r3, r4
 801c040:	2200      	movs	r2, #0
 801c042:	4573      	cmp	r3, lr
 801c044:	d320      	bcc.n	801c088 <__multiply+0x94>
 801c046:	f107 0814 	add.w	r8, r7, #20
 801c04a:	f109 0114 	add.w	r1, r9, #20
 801c04e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801c052:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801c056:	9302      	str	r3, [sp, #8]
 801c058:	1beb      	subs	r3, r5, r7
 801c05a:	3b15      	subs	r3, #21
 801c05c:	f023 0303 	bic.w	r3, r3, #3
 801c060:	3304      	adds	r3, #4
 801c062:	3715      	adds	r7, #21
 801c064:	42bd      	cmp	r5, r7
 801c066:	bf38      	it	cc
 801c068:	2304      	movcc	r3, #4
 801c06a:	9301      	str	r3, [sp, #4]
 801c06c:	9b02      	ldr	r3, [sp, #8]
 801c06e:	9103      	str	r1, [sp, #12]
 801c070:	428b      	cmp	r3, r1
 801c072:	d80c      	bhi.n	801c08e <__multiply+0x9a>
 801c074:	2e00      	cmp	r6, #0
 801c076:	dd03      	ble.n	801c080 <__multiply+0x8c>
 801c078:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801c07c:	2b00      	cmp	r3, #0
 801c07e:	d055      	beq.n	801c12c <__multiply+0x138>
 801c080:	6106      	str	r6, [r0, #16]
 801c082:	b005      	add	sp, #20
 801c084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c088:	f843 2b04 	str.w	r2, [r3], #4
 801c08c:	e7d9      	b.n	801c042 <__multiply+0x4e>
 801c08e:	f8b1 a000 	ldrh.w	sl, [r1]
 801c092:	f1ba 0f00 	cmp.w	sl, #0
 801c096:	d01f      	beq.n	801c0d8 <__multiply+0xe4>
 801c098:	46c4      	mov	ip, r8
 801c09a:	46a1      	mov	r9, r4
 801c09c:	2700      	movs	r7, #0
 801c09e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801c0a2:	f8d9 3000 	ldr.w	r3, [r9]
 801c0a6:	fa1f fb82 	uxth.w	fp, r2
 801c0aa:	b29b      	uxth	r3, r3
 801c0ac:	fb0a 330b 	mla	r3, sl, fp, r3
 801c0b0:	443b      	add	r3, r7
 801c0b2:	f8d9 7000 	ldr.w	r7, [r9]
 801c0b6:	0c12      	lsrs	r2, r2, #16
 801c0b8:	0c3f      	lsrs	r7, r7, #16
 801c0ba:	fb0a 7202 	mla	r2, sl, r2, r7
 801c0be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801c0c2:	b29b      	uxth	r3, r3
 801c0c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c0c8:	4565      	cmp	r5, ip
 801c0ca:	f849 3b04 	str.w	r3, [r9], #4
 801c0ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801c0d2:	d8e4      	bhi.n	801c09e <__multiply+0xaa>
 801c0d4:	9b01      	ldr	r3, [sp, #4]
 801c0d6:	50e7      	str	r7, [r4, r3]
 801c0d8:	9b03      	ldr	r3, [sp, #12]
 801c0da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801c0de:	3104      	adds	r1, #4
 801c0e0:	f1b9 0f00 	cmp.w	r9, #0
 801c0e4:	d020      	beq.n	801c128 <__multiply+0x134>
 801c0e6:	6823      	ldr	r3, [r4, #0]
 801c0e8:	4647      	mov	r7, r8
 801c0ea:	46a4      	mov	ip, r4
 801c0ec:	f04f 0a00 	mov.w	sl, #0
 801c0f0:	f8b7 b000 	ldrh.w	fp, [r7]
 801c0f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801c0f8:	fb09 220b 	mla	r2, r9, fp, r2
 801c0fc:	4452      	add	r2, sl
 801c0fe:	b29b      	uxth	r3, r3
 801c100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c104:	f84c 3b04 	str.w	r3, [ip], #4
 801c108:	f857 3b04 	ldr.w	r3, [r7], #4
 801c10c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c110:	f8bc 3000 	ldrh.w	r3, [ip]
 801c114:	fb09 330a 	mla	r3, r9, sl, r3
 801c118:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801c11c:	42bd      	cmp	r5, r7
 801c11e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c122:	d8e5      	bhi.n	801c0f0 <__multiply+0xfc>
 801c124:	9a01      	ldr	r2, [sp, #4]
 801c126:	50a3      	str	r3, [r4, r2]
 801c128:	3404      	adds	r4, #4
 801c12a:	e79f      	b.n	801c06c <__multiply+0x78>
 801c12c:	3e01      	subs	r6, #1
 801c12e:	e7a1      	b.n	801c074 <__multiply+0x80>
 801c130:	0801f684 	.word	0x0801f684
 801c134:	0801f695 	.word	0x0801f695

0801c138 <__pow5mult>:
 801c138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c13c:	4615      	mov	r5, r2
 801c13e:	f012 0203 	ands.w	r2, r2, #3
 801c142:	4607      	mov	r7, r0
 801c144:	460e      	mov	r6, r1
 801c146:	d007      	beq.n	801c158 <__pow5mult+0x20>
 801c148:	4c25      	ldr	r4, [pc, #148]	@ (801c1e0 <__pow5mult+0xa8>)
 801c14a:	3a01      	subs	r2, #1
 801c14c:	2300      	movs	r3, #0
 801c14e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c152:	f7ff fe5d 	bl	801be10 <__multadd>
 801c156:	4606      	mov	r6, r0
 801c158:	10ad      	asrs	r5, r5, #2
 801c15a:	d03d      	beq.n	801c1d8 <__pow5mult+0xa0>
 801c15c:	69fc      	ldr	r4, [r7, #28]
 801c15e:	b97c      	cbnz	r4, 801c180 <__pow5mult+0x48>
 801c160:	2010      	movs	r0, #16
 801c162:	f7ff fd3d 	bl	801bbe0 <malloc>
 801c166:	4602      	mov	r2, r0
 801c168:	61f8      	str	r0, [r7, #28]
 801c16a:	b928      	cbnz	r0, 801c178 <__pow5mult+0x40>
 801c16c:	4b1d      	ldr	r3, [pc, #116]	@ (801c1e4 <__pow5mult+0xac>)
 801c16e:	481e      	ldr	r0, [pc, #120]	@ (801c1e8 <__pow5mult+0xb0>)
 801c170:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801c174:	f001 ffec 	bl	801e150 <__assert_func>
 801c178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c17c:	6004      	str	r4, [r0, #0]
 801c17e:	60c4      	str	r4, [r0, #12]
 801c180:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801c184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c188:	b94c      	cbnz	r4, 801c19e <__pow5mult+0x66>
 801c18a:	f240 2171 	movw	r1, #625	@ 0x271
 801c18e:	4638      	mov	r0, r7
 801c190:	f7ff ff1a 	bl	801bfc8 <__i2b>
 801c194:	2300      	movs	r3, #0
 801c196:	f8c8 0008 	str.w	r0, [r8, #8]
 801c19a:	4604      	mov	r4, r0
 801c19c:	6003      	str	r3, [r0, #0]
 801c19e:	f04f 0900 	mov.w	r9, #0
 801c1a2:	07eb      	lsls	r3, r5, #31
 801c1a4:	d50a      	bpl.n	801c1bc <__pow5mult+0x84>
 801c1a6:	4631      	mov	r1, r6
 801c1a8:	4622      	mov	r2, r4
 801c1aa:	4638      	mov	r0, r7
 801c1ac:	f7ff ff22 	bl	801bff4 <__multiply>
 801c1b0:	4631      	mov	r1, r6
 801c1b2:	4680      	mov	r8, r0
 801c1b4:	4638      	mov	r0, r7
 801c1b6:	f7ff fe09 	bl	801bdcc <_Bfree>
 801c1ba:	4646      	mov	r6, r8
 801c1bc:	106d      	asrs	r5, r5, #1
 801c1be:	d00b      	beq.n	801c1d8 <__pow5mult+0xa0>
 801c1c0:	6820      	ldr	r0, [r4, #0]
 801c1c2:	b938      	cbnz	r0, 801c1d4 <__pow5mult+0x9c>
 801c1c4:	4622      	mov	r2, r4
 801c1c6:	4621      	mov	r1, r4
 801c1c8:	4638      	mov	r0, r7
 801c1ca:	f7ff ff13 	bl	801bff4 <__multiply>
 801c1ce:	6020      	str	r0, [r4, #0]
 801c1d0:	f8c0 9000 	str.w	r9, [r0]
 801c1d4:	4604      	mov	r4, r0
 801c1d6:	e7e4      	b.n	801c1a2 <__pow5mult+0x6a>
 801c1d8:	4630      	mov	r0, r6
 801c1da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c1de:	bf00      	nop
 801c1e0:	0801f7c0 	.word	0x0801f7c0
 801c1e4:	0801f615 	.word	0x0801f615
 801c1e8:	0801f695 	.word	0x0801f695

0801c1ec <__lshift>:
 801c1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c1f0:	460c      	mov	r4, r1
 801c1f2:	6849      	ldr	r1, [r1, #4]
 801c1f4:	6923      	ldr	r3, [r4, #16]
 801c1f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c1fa:	68a3      	ldr	r3, [r4, #8]
 801c1fc:	4607      	mov	r7, r0
 801c1fe:	4691      	mov	r9, r2
 801c200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c204:	f108 0601 	add.w	r6, r8, #1
 801c208:	42b3      	cmp	r3, r6
 801c20a:	db0b      	blt.n	801c224 <__lshift+0x38>
 801c20c:	4638      	mov	r0, r7
 801c20e:	f7ff fd9d 	bl	801bd4c <_Balloc>
 801c212:	4605      	mov	r5, r0
 801c214:	b948      	cbnz	r0, 801c22a <__lshift+0x3e>
 801c216:	4602      	mov	r2, r0
 801c218:	4b28      	ldr	r3, [pc, #160]	@ (801c2bc <__lshift+0xd0>)
 801c21a:	4829      	ldr	r0, [pc, #164]	@ (801c2c0 <__lshift+0xd4>)
 801c21c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801c220:	f001 ff96 	bl	801e150 <__assert_func>
 801c224:	3101      	adds	r1, #1
 801c226:	005b      	lsls	r3, r3, #1
 801c228:	e7ee      	b.n	801c208 <__lshift+0x1c>
 801c22a:	2300      	movs	r3, #0
 801c22c:	f100 0114 	add.w	r1, r0, #20
 801c230:	f100 0210 	add.w	r2, r0, #16
 801c234:	4618      	mov	r0, r3
 801c236:	4553      	cmp	r3, sl
 801c238:	db33      	blt.n	801c2a2 <__lshift+0xb6>
 801c23a:	6920      	ldr	r0, [r4, #16]
 801c23c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c240:	f104 0314 	add.w	r3, r4, #20
 801c244:	f019 091f 	ands.w	r9, r9, #31
 801c248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c24c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c250:	d02b      	beq.n	801c2aa <__lshift+0xbe>
 801c252:	f1c9 0e20 	rsb	lr, r9, #32
 801c256:	468a      	mov	sl, r1
 801c258:	2200      	movs	r2, #0
 801c25a:	6818      	ldr	r0, [r3, #0]
 801c25c:	fa00 f009 	lsl.w	r0, r0, r9
 801c260:	4310      	orrs	r0, r2
 801c262:	f84a 0b04 	str.w	r0, [sl], #4
 801c266:	f853 2b04 	ldr.w	r2, [r3], #4
 801c26a:	459c      	cmp	ip, r3
 801c26c:	fa22 f20e 	lsr.w	r2, r2, lr
 801c270:	d8f3      	bhi.n	801c25a <__lshift+0x6e>
 801c272:	ebac 0304 	sub.w	r3, ip, r4
 801c276:	3b15      	subs	r3, #21
 801c278:	f023 0303 	bic.w	r3, r3, #3
 801c27c:	3304      	adds	r3, #4
 801c27e:	f104 0015 	add.w	r0, r4, #21
 801c282:	4560      	cmp	r0, ip
 801c284:	bf88      	it	hi
 801c286:	2304      	movhi	r3, #4
 801c288:	50ca      	str	r2, [r1, r3]
 801c28a:	b10a      	cbz	r2, 801c290 <__lshift+0xa4>
 801c28c:	f108 0602 	add.w	r6, r8, #2
 801c290:	3e01      	subs	r6, #1
 801c292:	4638      	mov	r0, r7
 801c294:	612e      	str	r6, [r5, #16]
 801c296:	4621      	mov	r1, r4
 801c298:	f7ff fd98 	bl	801bdcc <_Bfree>
 801c29c:	4628      	mov	r0, r5
 801c29e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c2a2:	f842 0f04 	str.w	r0, [r2, #4]!
 801c2a6:	3301      	adds	r3, #1
 801c2a8:	e7c5      	b.n	801c236 <__lshift+0x4a>
 801c2aa:	3904      	subs	r1, #4
 801c2ac:	f853 2b04 	ldr.w	r2, [r3], #4
 801c2b0:	f841 2f04 	str.w	r2, [r1, #4]!
 801c2b4:	459c      	cmp	ip, r3
 801c2b6:	d8f9      	bhi.n	801c2ac <__lshift+0xc0>
 801c2b8:	e7ea      	b.n	801c290 <__lshift+0xa4>
 801c2ba:	bf00      	nop
 801c2bc:	0801f684 	.word	0x0801f684
 801c2c0:	0801f695 	.word	0x0801f695

0801c2c4 <__mcmp>:
 801c2c4:	690a      	ldr	r2, [r1, #16]
 801c2c6:	4603      	mov	r3, r0
 801c2c8:	6900      	ldr	r0, [r0, #16]
 801c2ca:	1a80      	subs	r0, r0, r2
 801c2cc:	b530      	push	{r4, r5, lr}
 801c2ce:	d10e      	bne.n	801c2ee <__mcmp+0x2a>
 801c2d0:	3314      	adds	r3, #20
 801c2d2:	3114      	adds	r1, #20
 801c2d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801c2d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801c2dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801c2e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801c2e4:	4295      	cmp	r5, r2
 801c2e6:	d003      	beq.n	801c2f0 <__mcmp+0x2c>
 801c2e8:	d205      	bcs.n	801c2f6 <__mcmp+0x32>
 801c2ea:	f04f 30ff 	mov.w	r0, #4294967295
 801c2ee:	bd30      	pop	{r4, r5, pc}
 801c2f0:	42a3      	cmp	r3, r4
 801c2f2:	d3f3      	bcc.n	801c2dc <__mcmp+0x18>
 801c2f4:	e7fb      	b.n	801c2ee <__mcmp+0x2a>
 801c2f6:	2001      	movs	r0, #1
 801c2f8:	e7f9      	b.n	801c2ee <__mcmp+0x2a>
	...

0801c2fc <__mdiff>:
 801c2fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c300:	4689      	mov	r9, r1
 801c302:	4606      	mov	r6, r0
 801c304:	4611      	mov	r1, r2
 801c306:	4648      	mov	r0, r9
 801c308:	4614      	mov	r4, r2
 801c30a:	f7ff ffdb 	bl	801c2c4 <__mcmp>
 801c30e:	1e05      	subs	r5, r0, #0
 801c310:	d112      	bne.n	801c338 <__mdiff+0x3c>
 801c312:	4629      	mov	r1, r5
 801c314:	4630      	mov	r0, r6
 801c316:	f7ff fd19 	bl	801bd4c <_Balloc>
 801c31a:	4602      	mov	r2, r0
 801c31c:	b928      	cbnz	r0, 801c32a <__mdiff+0x2e>
 801c31e:	4b3f      	ldr	r3, [pc, #252]	@ (801c41c <__mdiff+0x120>)
 801c320:	f240 2137 	movw	r1, #567	@ 0x237
 801c324:	483e      	ldr	r0, [pc, #248]	@ (801c420 <__mdiff+0x124>)
 801c326:	f001 ff13 	bl	801e150 <__assert_func>
 801c32a:	2301      	movs	r3, #1
 801c32c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c330:	4610      	mov	r0, r2
 801c332:	b003      	add	sp, #12
 801c334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c338:	bfbc      	itt	lt
 801c33a:	464b      	movlt	r3, r9
 801c33c:	46a1      	movlt	r9, r4
 801c33e:	4630      	mov	r0, r6
 801c340:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801c344:	bfba      	itte	lt
 801c346:	461c      	movlt	r4, r3
 801c348:	2501      	movlt	r5, #1
 801c34a:	2500      	movge	r5, #0
 801c34c:	f7ff fcfe 	bl	801bd4c <_Balloc>
 801c350:	4602      	mov	r2, r0
 801c352:	b918      	cbnz	r0, 801c35c <__mdiff+0x60>
 801c354:	4b31      	ldr	r3, [pc, #196]	@ (801c41c <__mdiff+0x120>)
 801c356:	f240 2145 	movw	r1, #581	@ 0x245
 801c35a:	e7e3      	b.n	801c324 <__mdiff+0x28>
 801c35c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801c360:	6926      	ldr	r6, [r4, #16]
 801c362:	60c5      	str	r5, [r0, #12]
 801c364:	f109 0310 	add.w	r3, r9, #16
 801c368:	f109 0514 	add.w	r5, r9, #20
 801c36c:	f104 0e14 	add.w	lr, r4, #20
 801c370:	f100 0b14 	add.w	fp, r0, #20
 801c374:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801c378:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801c37c:	9301      	str	r3, [sp, #4]
 801c37e:	46d9      	mov	r9, fp
 801c380:	f04f 0c00 	mov.w	ip, #0
 801c384:	9b01      	ldr	r3, [sp, #4]
 801c386:	f85e 0b04 	ldr.w	r0, [lr], #4
 801c38a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801c38e:	9301      	str	r3, [sp, #4]
 801c390:	fa1f f38a 	uxth.w	r3, sl
 801c394:	4619      	mov	r1, r3
 801c396:	b283      	uxth	r3, r0
 801c398:	1acb      	subs	r3, r1, r3
 801c39a:	0c00      	lsrs	r0, r0, #16
 801c39c:	4463      	add	r3, ip
 801c39e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801c3a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801c3a6:	b29b      	uxth	r3, r3
 801c3a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801c3ac:	4576      	cmp	r6, lr
 801c3ae:	f849 3b04 	str.w	r3, [r9], #4
 801c3b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c3b6:	d8e5      	bhi.n	801c384 <__mdiff+0x88>
 801c3b8:	1b33      	subs	r3, r6, r4
 801c3ba:	3b15      	subs	r3, #21
 801c3bc:	f023 0303 	bic.w	r3, r3, #3
 801c3c0:	3415      	adds	r4, #21
 801c3c2:	3304      	adds	r3, #4
 801c3c4:	42a6      	cmp	r6, r4
 801c3c6:	bf38      	it	cc
 801c3c8:	2304      	movcc	r3, #4
 801c3ca:	441d      	add	r5, r3
 801c3cc:	445b      	add	r3, fp
 801c3ce:	461e      	mov	r6, r3
 801c3d0:	462c      	mov	r4, r5
 801c3d2:	4544      	cmp	r4, r8
 801c3d4:	d30e      	bcc.n	801c3f4 <__mdiff+0xf8>
 801c3d6:	f108 0103 	add.w	r1, r8, #3
 801c3da:	1b49      	subs	r1, r1, r5
 801c3dc:	f021 0103 	bic.w	r1, r1, #3
 801c3e0:	3d03      	subs	r5, #3
 801c3e2:	45a8      	cmp	r8, r5
 801c3e4:	bf38      	it	cc
 801c3e6:	2100      	movcc	r1, #0
 801c3e8:	440b      	add	r3, r1
 801c3ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c3ee:	b191      	cbz	r1, 801c416 <__mdiff+0x11a>
 801c3f0:	6117      	str	r7, [r2, #16]
 801c3f2:	e79d      	b.n	801c330 <__mdiff+0x34>
 801c3f4:	f854 1b04 	ldr.w	r1, [r4], #4
 801c3f8:	46e6      	mov	lr, ip
 801c3fa:	0c08      	lsrs	r0, r1, #16
 801c3fc:	fa1c fc81 	uxtah	ip, ip, r1
 801c400:	4471      	add	r1, lr
 801c402:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801c406:	b289      	uxth	r1, r1
 801c408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801c40c:	f846 1b04 	str.w	r1, [r6], #4
 801c410:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801c414:	e7dd      	b.n	801c3d2 <__mdiff+0xd6>
 801c416:	3f01      	subs	r7, #1
 801c418:	e7e7      	b.n	801c3ea <__mdiff+0xee>
 801c41a:	bf00      	nop
 801c41c:	0801f684 	.word	0x0801f684
 801c420:	0801f695 	.word	0x0801f695

0801c424 <__ulp>:
 801c424:	b082      	sub	sp, #8
 801c426:	ed8d 0b00 	vstr	d0, [sp]
 801c42a:	9a01      	ldr	r2, [sp, #4]
 801c42c:	4b0f      	ldr	r3, [pc, #60]	@ (801c46c <__ulp+0x48>)
 801c42e:	4013      	ands	r3, r2
 801c430:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801c434:	2b00      	cmp	r3, #0
 801c436:	dc08      	bgt.n	801c44a <__ulp+0x26>
 801c438:	425b      	negs	r3, r3
 801c43a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801c43e:	ea4f 5223 	mov.w	r2, r3, asr #20
 801c442:	da04      	bge.n	801c44e <__ulp+0x2a>
 801c444:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801c448:	4113      	asrs	r3, r2
 801c44a:	2200      	movs	r2, #0
 801c44c:	e008      	b.n	801c460 <__ulp+0x3c>
 801c44e:	f1a2 0314 	sub.w	r3, r2, #20
 801c452:	2b1e      	cmp	r3, #30
 801c454:	bfda      	itte	le
 801c456:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801c45a:	40da      	lsrle	r2, r3
 801c45c:	2201      	movgt	r2, #1
 801c45e:	2300      	movs	r3, #0
 801c460:	4619      	mov	r1, r3
 801c462:	4610      	mov	r0, r2
 801c464:	ec41 0b10 	vmov	d0, r0, r1
 801c468:	b002      	add	sp, #8
 801c46a:	4770      	bx	lr
 801c46c:	7ff00000 	.word	0x7ff00000

0801c470 <__b2d>:
 801c470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c474:	6906      	ldr	r6, [r0, #16]
 801c476:	f100 0814 	add.w	r8, r0, #20
 801c47a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801c47e:	1f37      	subs	r7, r6, #4
 801c480:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801c484:	4610      	mov	r0, r2
 801c486:	f7ff fd53 	bl	801bf30 <__hi0bits>
 801c48a:	f1c0 0320 	rsb	r3, r0, #32
 801c48e:	280a      	cmp	r0, #10
 801c490:	600b      	str	r3, [r1, #0]
 801c492:	491b      	ldr	r1, [pc, #108]	@ (801c500 <__b2d+0x90>)
 801c494:	dc15      	bgt.n	801c4c2 <__b2d+0x52>
 801c496:	f1c0 0c0b 	rsb	ip, r0, #11
 801c49a:	fa22 f30c 	lsr.w	r3, r2, ip
 801c49e:	45b8      	cmp	r8, r7
 801c4a0:	ea43 0501 	orr.w	r5, r3, r1
 801c4a4:	bf34      	ite	cc
 801c4a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c4aa:	2300      	movcs	r3, #0
 801c4ac:	3015      	adds	r0, #21
 801c4ae:	fa02 f000 	lsl.w	r0, r2, r0
 801c4b2:	fa23 f30c 	lsr.w	r3, r3, ip
 801c4b6:	4303      	orrs	r3, r0
 801c4b8:	461c      	mov	r4, r3
 801c4ba:	ec45 4b10 	vmov	d0, r4, r5
 801c4be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c4c2:	45b8      	cmp	r8, r7
 801c4c4:	bf3a      	itte	cc
 801c4c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801c4ca:	f1a6 0708 	subcc.w	r7, r6, #8
 801c4ce:	2300      	movcs	r3, #0
 801c4d0:	380b      	subs	r0, #11
 801c4d2:	d012      	beq.n	801c4fa <__b2d+0x8a>
 801c4d4:	f1c0 0120 	rsb	r1, r0, #32
 801c4d8:	fa23 f401 	lsr.w	r4, r3, r1
 801c4dc:	4082      	lsls	r2, r0
 801c4de:	4322      	orrs	r2, r4
 801c4e0:	4547      	cmp	r7, r8
 801c4e2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801c4e6:	bf8c      	ite	hi
 801c4e8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801c4ec:	2200      	movls	r2, #0
 801c4ee:	4083      	lsls	r3, r0
 801c4f0:	40ca      	lsrs	r2, r1
 801c4f2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801c4f6:	4313      	orrs	r3, r2
 801c4f8:	e7de      	b.n	801c4b8 <__b2d+0x48>
 801c4fa:	ea42 0501 	orr.w	r5, r2, r1
 801c4fe:	e7db      	b.n	801c4b8 <__b2d+0x48>
 801c500:	3ff00000 	.word	0x3ff00000

0801c504 <__d2b>:
 801c504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c508:	460f      	mov	r7, r1
 801c50a:	2101      	movs	r1, #1
 801c50c:	ec59 8b10 	vmov	r8, r9, d0
 801c510:	4616      	mov	r6, r2
 801c512:	f7ff fc1b 	bl	801bd4c <_Balloc>
 801c516:	4604      	mov	r4, r0
 801c518:	b930      	cbnz	r0, 801c528 <__d2b+0x24>
 801c51a:	4602      	mov	r2, r0
 801c51c:	4b23      	ldr	r3, [pc, #140]	@ (801c5ac <__d2b+0xa8>)
 801c51e:	4824      	ldr	r0, [pc, #144]	@ (801c5b0 <__d2b+0xac>)
 801c520:	f240 310f 	movw	r1, #783	@ 0x30f
 801c524:	f001 fe14 	bl	801e150 <__assert_func>
 801c528:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801c52c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c530:	b10d      	cbz	r5, 801c536 <__d2b+0x32>
 801c532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c536:	9301      	str	r3, [sp, #4]
 801c538:	f1b8 0300 	subs.w	r3, r8, #0
 801c53c:	d023      	beq.n	801c586 <__d2b+0x82>
 801c53e:	4668      	mov	r0, sp
 801c540:	9300      	str	r3, [sp, #0]
 801c542:	f7ff fd14 	bl	801bf6e <__lo0bits>
 801c546:	e9dd 1200 	ldrd	r1, r2, [sp]
 801c54a:	b1d0      	cbz	r0, 801c582 <__d2b+0x7e>
 801c54c:	f1c0 0320 	rsb	r3, r0, #32
 801c550:	fa02 f303 	lsl.w	r3, r2, r3
 801c554:	430b      	orrs	r3, r1
 801c556:	40c2      	lsrs	r2, r0
 801c558:	6163      	str	r3, [r4, #20]
 801c55a:	9201      	str	r2, [sp, #4]
 801c55c:	9b01      	ldr	r3, [sp, #4]
 801c55e:	61a3      	str	r3, [r4, #24]
 801c560:	2b00      	cmp	r3, #0
 801c562:	bf0c      	ite	eq
 801c564:	2201      	moveq	r2, #1
 801c566:	2202      	movne	r2, #2
 801c568:	6122      	str	r2, [r4, #16]
 801c56a:	b1a5      	cbz	r5, 801c596 <__d2b+0x92>
 801c56c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801c570:	4405      	add	r5, r0
 801c572:	603d      	str	r5, [r7, #0]
 801c574:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801c578:	6030      	str	r0, [r6, #0]
 801c57a:	4620      	mov	r0, r4
 801c57c:	b003      	add	sp, #12
 801c57e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c582:	6161      	str	r1, [r4, #20]
 801c584:	e7ea      	b.n	801c55c <__d2b+0x58>
 801c586:	a801      	add	r0, sp, #4
 801c588:	f7ff fcf1 	bl	801bf6e <__lo0bits>
 801c58c:	9b01      	ldr	r3, [sp, #4]
 801c58e:	6163      	str	r3, [r4, #20]
 801c590:	3020      	adds	r0, #32
 801c592:	2201      	movs	r2, #1
 801c594:	e7e8      	b.n	801c568 <__d2b+0x64>
 801c596:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c59a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801c59e:	6038      	str	r0, [r7, #0]
 801c5a0:	6918      	ldr	r0, [r3, #16]
 801c5a2:	f7ff fcc5 	bl	801bf30 <__hi0bits>
 801c5a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c5aa:	e7e5      	b.n	801c578 <__d2b+0x74>
 801c5ac:	0801f684 	.word	0x0801f684
 801c5b0:	0801f695 	.word	0x0801f695

0801c5b4 <__ratio>:
 801c5b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c5b8:	4688      	mov	r8, r1
 801c5ba:	4669      	mov	r1, sp
 801c5bc:	4681      	mov	r9, r0
 801c5be:	f7ff ff57 	bl	801c470 <__b2d>
 801c5c2:	a901      	add	r1, sp, #4
 801c5c4:	4640      	mov	r0, r8
 801c5c6:	ec55 4b10 	vmov	r4, r5, d0
 801c5ca:	f7ff ff51 	bl	801c470 <__b2d>
 801c5ce:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801c5d2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801c5d6:	1ad2      	subs	r2, r2, r3
 801c5d8:	e9dd 3100 	ldrd	r3, r1, [sp]
 801c5dc:	1a5b      	subs	r3, r3, r1
 801c5de:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801c5e2:	ec57 6b10 	vmov	r6, r7, d0
 801c5e6:	2b00      	cmp	r3, #0
 801c5e8:	bfd6      	itet	le
 801c5ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c5ee:	462a      	movgt	r2, r5
 801c5f0:	463a      	movle	r2, r7
 801c5f2:	46ab      	mov	fp, r5
 801c5f4:	46a2      	mov	sl, r4
 801c5f6:	bfce      	itee	gt
 801c5f8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801c5fc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801c600:	ee00 3a90 	vmovle	s1, r3
 801c604:	ec4b ab17 	vmov	d7, sl, fp
 801c608:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801c60c:	b003      	add	sp, #12
 801c60e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c612 <__copybits>:
 801c612:	3901      	subs	r1, #1
 801c614:	b570      	push	{r4, r5, r6, lr}
 801c616:	1149      	asrs	r1, r1, #5
 801c618:	6914      	ldr	r4, [r2, #16]
 801c61a:	3101      	adds	r1, #1
 801c61c:	f102 0314 	add.w	r3, r2, #20
 801c620:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c624:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c628:	1f05      	subs	r5, r0, #4
 801c62a:	42a3      	cmp	r3, r4
 801c62c:	d30c      	bcc.n	801c648 <__copybits+0x36>
 801c62e:	1aa3      	subs	r3, r4, r2
 801c630:	3b11      	subs	r3, #17
 801c632:	f023 0303 	bic.w	r3, r3, #3
 801c636:	3211      	adds	r2, #17
 801c638:	42a2      	cmp	r2, r4
 801c63a:	bf88      	it	hi
 801c63c:	2300      	movhi	r3, #0
 801c63e:	4418      	add	r0, r3
 801c640:	2300      	movs	r3, #0
 801c642:	4288      	cmp	r0, r1
 801c644:	d305      	bcc.n	801c652 <__copybits+0x40>
 801c646:	bd70      	pop	{r4, r5, r6, pc}
 801c648:	f853 6b04 	ldr.w	r6, [r3], #4
 801c64c:	f845 6f04 	str.w	r6, [r5, #4]!
 801c650:	e7eb      	b.n	801c62a <__copybits+0x18>
 801c652:	f840 3b04 	str.w	r3, [r0], #4
 801c656:	e7f4      	b.n	801c642 <__copybits+0x30>

0801c658 <__any_on>:
 801c658:	f100 0214 	add.w	r2, r0, #20
 801c65c:	6900      	ldr	r0, [r0, #16]
 801c65e:	114b      	asrs	r3, r1, #5
 801c660:	4298      	cmp	r0, r3
 801c662:	b510      	push	{r4, lr}
 801c664:	db11      	blt.n	801c68a <__any_on+0x32>
 801c666:	dd0a      	ble.n	801c67e <__any_on+0x26>
 801c668:	f011 011f 	ands.w	r1, r1, #31
 801c66c:	d007      	beq.n	801c67e <__any_on+0x26>
 801c66e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c672:	fa24 f001 	lsr.w	r0, r4, r1
 801c676:	fa00 f101 	lsl.w	r1, r0, r1
 801c67a:	428c      	cmp	r4, r1
 801c67c:	d10b      	bne.n	801c696 <__any_on+0x3e>
 801c67e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c682:	4293      	cmp	r3, r2
 801c684:	d803      	bhi.n	801c68e <__any_on+0x36>
 801c686:	2000      	movs	r0, #0
 801c688:	bd10      	pop	{r4, pc}
 801c68a:	4603      	mov	r3, r0
 801c68c:	e7f7      	b.n	801c67e <__any_on+0x26>
 801c68e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c692:	2900      	cmp	r1, #0
 801c694:	d0f5      	beq.n	801c682 <__any_on+0x2a>
 801c696:	2001      	movs	r0, #1
 801c698:	e7f6      	b.n	801c688 <__any_on+0x30>

0801c69a <sulp>:
 801c69a:	b570      	push	{r4, r5, r6, lr}
 801c69c:	4604      	mov	r4, r0
 801c69e:	460d      	mov	r5, r1
 801c6a0:	4616      	mov	r6, r2
 801c6a2:	ec45 4b10 	vmov	d0, r4, r5
 801c6a6:	f7ff febd 	bl	801c424 <__ulp>
 801c6aa:	b17e      	cbz	r6, 801c6cc <sulp+0x32>
 801c6ac:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801c6b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	dd09      	ble.n	801c6cc <sulp+0x32>
 801c6b8:	051b      	lsls	r3, r3, #20
 801c6ba:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801c6be:	2000      	movs	r0, #0
 801c6c0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801c6c4:	ec41 0b17 	vmov	d7, r0, r1
 801c6c8:	ee20 0b07 	vmul.f64	d0, d0, d7
 801c6cc:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c6d0 <_strtod_l>:
 801c6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6d4:	ed2d 8b0a 	vpush	{d8-d12}
 801c6d8:	b097      	sub	sp, #92	@ 0x5c
 801c6da:	4688      	mov	r8, r1
 801c6dc:	920e      	str	r2, [sp, #56]	@ 0x38
 801c6de:	2200      	movs	r2, #0
 801c6e0:	9212      	str	r2, [sp, #72]	@ 0x48
 801c6e2:	9005      	str	r0, [sp, #20]
 801c6e4:	f04f 0a00 	mov.w	sl, #0
 801c6e8:	f04f 0b00 	mov.w	fp, #0
 801c6ec:	460a      	mov	r2, r1
 801c6ee:	9211      	str	r2, [sp, #68]	@ 0x44
 801c6f0:	7811      	ldrb	r1, [r2, #0]
 801c6f2:	292b      	cmp	r1, #43	@ 0x2b
 801c6f4:	d04c      	beq.n	801c790 <_strtod_l+0xc0>
 801c6f6:	d839      	bhi.n	801c76c <_strtod_l+0x9c>
 801c6f8:	290d      	cmp	r1, #13
 801c6fa:	d833      	bhi.n	801c764 <_strtod_l+0x94>
 801c6fc:	2908      	cmp	r1, #8
 801c6fe:	d833      	bhi.n	801c768 <_strtod_l+0x98>
 801c700:	2900      	cmp	r1, #0
 801c702:	d03c      	beq.n	801c77e <_strtod_l+0xae>
 801c704:	2200      	movs	r2, #0
 801c706:	9208      	str	r2, [sp, #32]
 801c708:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801c70a:	782a      	ldrb	r2, [r5, #0]
 801c70c:	2a30      	cmp	r2, #48	@ 0x30
 801c70e:	f040 80b7 	bne.w	801c880 <_strtod_l+0x1b0>
 801c712:	786a      	ldrb	r2, [r5, #1]
 801c714:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c718:	2a58      	cmp	r2, #88	@ 0x58
 801c71a:	d170      	bne.n	801c7fe <_strtod_l+0x12e>
 801c71c:	9302      	str	r3, [sp, #8]
 801c71e:	9b08      	ldr	r3, [sp, #32]
 801c720:	9301      	str	r3, [sp, #4]
 801c722:	ab12      	add	r3, sp, #72	@ 0x48
 801c724:	9300      	str	r3, [sp, #0]
 801c726:	4a90      	ldr	r2, [pc, #576]	@ (801c968 <_strtod_l+0x298>)
 801c728:	9805      	ldr	r0, [sp, #20]
 801c72a:	ab13      	add	r3, sp, #76	@ 0x4c
 801c72c:	a911      	add	r1, sp, #68	@ 0x44
 801c72e:	f001 fda9 	bl	801e284 <__gethex>
 801c732:	f010 060f 	ands.w	r6, r0, #15
 801c736:	4604      	mov	r4, r0
 801c738:	d005      	beq.n	801c746 <_strtod_l+0x76>
 801c73a:	2e06      	cmp	r6, #6
 801c73c:	d12a      	bne.n	801c794 <_strtod_l+0xc4>
 801c73e:	3501      	adds	r5, #1
 801c740:	2300      	movs	r3, #0
 801c742:	9511      	str	r5, [sp, #68]	@ 0x44
 801c744:	9308      	str	r3, [sp, #32]
 801c746:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c748:	2b00      	cmp	r3, #0
 801c74a:	f040 8537 	bne.w	801d1bc <_strtod_l+0xaec>
 801c74e:	9b08      	ldr	r3, [sp, #32]
 801c750:	ec4b ab10 	vmov	d0, sl, fp
 801c754:	b1cb      	cbz	r3, 801c78a <_strtod_l+0xba>
 801c756:	eeb1 0b40 	vneg.f64	d0, d0
 801c75a:	b017      	add	sp, #92	@ 0x5c
 801c75c:	ecbd 8b0a 	vpop	{d8-d12}
 801c760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c764:	2920      	cmp	r1, #32
 801c766:	d1cd      	bne.n	801c704 <_strtod_l+0x34>
 801c768:	3201      	adds	r2, #1
 801c76a:	e7c0      	b.n	801c6ee <_strtod_l+0x1e>
 801c76c:	292d      	cmp	r1, #45	@ 0x2d
 801c76e:	d1c9      	bne.n	801c704 <_strtod_l+0x34>
 801c770:	2101      	movs	r1, #1
 801c772:	9108      	str	r1, [sp, #32]
 801c774:	1c51      	adds	r1, r2, #1
 801c776:	9111      	str	r1, [sp, #68]	@ 0x44
 801c778:	7852      	ldrb	r2, [r2, #1]
 801c77a:	2a00      	cmp	r2, #0
 801c77c:	d1c4      	bne.n	801c708 <_strtod_l+0x38>
 801c77e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801c780:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c784:	2b00      	cmp	r3, #0
 801c786:	f040 8517 	bne.w	801d1b8 <_strtod_l+0xae8>
 801c78a:	ec4b ab10 	vmov	d0, sl, fp
 801c78e:	e7e4      	b.n	801c75a <_strtod_l+0x8a>
 801c790:	2100      	movs	r1, #0
 801c792:	e7ee      	b.n	801c772 <_strtod_l+0xa2>
 801c794:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801c796:	b13a      	cbz	r2, 801c7a8 <_strtod_l+0xd8>
 801c798:	2135      	movs	r1, #53	@ 0x35
 801c79a:	a814      	add	r0, sp, #80	@ 0x50
 801c79c:	f7ff ff39 	bl	801c612 <__copybits>
 801c7a0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801c7a2:	9805      	ldr	r0, [sp, #20]
 801c7a4:	f7ff fb12 	bl	801bdcc <_Bfree>
 801c7a8:	1e73      	subs	r3, r6, #1
 801c7aa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801c7ac:	2b04      	cmp	r3, #4
 801c7ae:	d806      	bhi.n	801c7be <_strtod_l+0xee>
 801c7b0:	e8df f003 	tbb	[pc, r3]
 801c7b4:	201d0314 	.word	0x201d0314
 801c7b8:	14          	.byte	0x14
 801c7b9:	00          	.byte	0x00
 801c7ba:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801c7be:	05e3      	lsls	r3, r4, #23
 801c7c0:	bf48      	it	mi
 801c7c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801c7c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801c7ca:	0d1b      	lsrs	r3, r3, #20
 801c7cc:	051b      	lsls	r3, r3, #20
 801c7ce:	2b00      	cmp	r3, #0
 801c7d0:	d1b9      	bne.n	801c746 <_strtod_l+0x76>
 801c7d2:	f7fe fb91 	bl	801aef8 <__errno>
 801c7d6:	2322      	movs	r3, #34	@ 0x22
 801c7d8:	6003      	str	r3, [r0, #0]
 801c7da:	e7b4      	b.n	801c746 <_strtod_l+0x76>
 801c7dc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801c7e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801c7e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801c7e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801c7ec:	e7e7      	b.n	801c7be <_strtod_l+0xee>
 801c7ee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801c970 <_strtod_l+0x2a0>
 801c7f2:	e7e4      	b.n	801c7be <_strtod_l+0xee>
 801c7f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801c7f8:	f04f 3aff 	mov.w	sl, #4294967295
 801c7fc:	e7df      	b.n	801c7be <_strtod_l+0xee>
 801c7fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c800:	1c5a      	adds	r2, r3, #1
 801c802:	9211      	str	r2, [sp, #68]	@ 0x44
 801c804:	785b      	ldrb	r3, [r3, #1]
 801c806:	2b30      	cmp	r3, #48	@ 0x30
 801c808:	d0f9      	beq.n	801c7fe <_strtod_l+0x12e>
 801c80a:	2b00      	cmp	r3, #0
 801c80c:	d09b      	beq.n	801c746 <_strtod_l+0x76>
 801c80e:	2301      	movs	r3, #1
 801c810:	9307      	str	r3, [sp, #28]
 801c812:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c814:	930a      	str	r3, [sp, #40]	@ 0x28
 801c816:	2300      	movs	r3, #0
 801c818:	9306      	str	r3, [sp, #24]
 801c81a:	4699      	mov	r9, r3
 801c81c:	461d      	mov	r5, r3
 801c81e:	220a      	movs	r2, #10
 801c820:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801c822:	7804      	ldrb	r4, [r0, #0]
 801c824:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801c828:	b2d9      	uxtb	r1, r3
 801c82a:	2909      	cmp	r1, #9
 801c82c:	d92a      	bls.n	801c884 <_strtod_l+0x1b4>
 801c82e:	494f      	ldr	r1, [pc, #316]	@ (801c96c <_strtod_l+0x29c>)
 801c830:	2201      	movs	r2, #1
 801c832:	f001 fc40 	bl	801e0b6 <strncmp>
 801c836:	b398      	cbz	r0, 801c8a0 <_strtod_l+0x1d0>
 801c838:	2000      	movs	r0, #0
 801c83a:	4622      	mov	r2, r4
 801c83c:	462b      	mov	r3, r5
 801c83e:	4607      	mov	r7, r0
 801c840:	4601      	mov	r1, r0
 801c842:	2a65      	cmp	r2, #101	@ 0x65
 801c844:	d001      	beq.n	801c84a <_strtod_l+0x17a>
 801c846:	2a45      	cmp	r2, #69	@ 0x45
 801c848:	d118      	bne.n	801c87c <_strtod_l+0x1ac>
 801c84a:	b91b      	cbnz	r3, 801c854 <_strtod_l+0x184>
 801c84c:	9b07      	ldr	r3, [sp, #28]
 801c84e:	4303      	orrs	r3, r0
 801c850:	d095      	beq.n	801c77e <_strtod_l+0xae>
 801c852:	2300      	movs	r3, #0
 801c854:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801c858:	f108 0201 	add.w	r2, r8, #1
 801c85c:	9211      	str	r2, [sp, #68]	@ 0x44
 801c85e:	f898 2001 	ldrb.w	r2, [r8, #1]
 801c862:	2a2b      	cmp	r2, #43	@ 0x2b
 801c864:	d074      	beq.n	801c950 <_strtod_l+0x280>
 801c866:	2a2d      	cmp	r2, #45	@ 0x2d
 801c868:	d07a      	beq.n	801c960 <_strtod_l+0x290>
 801c86a:	f04f 0e00 	mov.w	lr, #0
 801c86e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801c872:	2c09      	cmp	r4, #9
 801c874:	f240 8082 	bls.w	801c97c <_strtod_l+0x2ac>
 801c878:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801c87c:	2400      	movs	r4, #0
 801c87e:	e09d      	b.n	801c9bc <_strtod_l+0x2ec>
 801c880:	2300      	movs	r3, #0
 801c882:	e7c5      	b.n	801c810 <_strtod_l+0x140>
 801c884:	2d08      	cmp	r5, #8
 801c886:	bfc8      	it	gt
 801c888:	9906      	ldrgt	r1, [sp, #24]
 801c88a:	f100 0001 	add.w	r0, r0, #1
 801c88e:	bfca      	itet	gt
 801c890:	fb02 3301 	mlagt	r3, r2, r1, r3
 801c894:	fb02 3909 	mlale	r9, r2, r9, r3
 801c898:	9306      	strgt	r3, [sp, #24]
 801c89a:	3501      	adds	r5, #1
 801c89c:	9011      	str	r0, [sp, #68]	@ 0x44
 801c89e:	e7bf      	b.n	801c820 <_strtod_l+0x150>
 801c8a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c8a2:	1c5a      	adds	r2, r3, #1
 801c8a4:	9211      	str	r2, [sp, #68]	@ 0x44
 801c8a6:	785a      	ldrb	r2, [r3, #1]
 801c8a8:	b3bd      	cbz	r5, 801c91a <_strtod_l+0x24a>
 801c8aa:	4607      	mov	r7, r0
 801c8ac:	462b      	mov	r3, r5
 801c8ae:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801c8b2:	2909      	cmp	r1, #9
 801c8b4:	d912      	bls.n	801c8dc <_strtod_l+0x20c>
 801c8b6:	2101      	movs	r1, #1
 801c8b8:	e7c3      	b.n	801c842 <_strtod_l+0x172>
 801c8ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c8bc:	1c5a      	adds	r2, r3, #1
 801c8be:	9211      	str	r2, [sp, #68]	@ 0x44
 801c8c0:	785a      	ldrb	r2, [r3, #1]
 801c8c2:	3001      	adds	r0, #1
 801c8c4:	2a30      	cmp	r2, #48	@ 0x30
 801c8c6:	d0f8      	beq.n	801c8ba <_strtod_l+0x1ea>
 801c8c8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801c8cc:	2b08      	cmp	r3, #8
 801c8ce:	f200 847a 	bhi.w	801d1c6 <_strtod_l+0xaf6>
 801c8d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c8d4:	930a      	str	r3, [sp, #40]	@ 0x28
 801c8d6:	4607      	mov	r7, r0
 801c8d8:	2000      	movs	r0, #0
 801c8da:	4603      	mov	r3, r0
 801c8dc:	3a30      	subs	r2, #48	@ 0x30
 801c8de:	f100 0101 	add.w	r1, r0, #1
 801c8e2:	d014      	beq.n	801c90e <_strtod_l+0x23e>
 801c8e4:	440f      	add	r7, r1
 801c8e6:	469c      	mov	ip, r3
 801c8e8:	f04f 0e0a 	mov.w	lr, #10
 801c8ec:	f10c 0401 	add.w	r4, ip, #1
 801c8f0:	1ae6      	subs	r6, r4, r3
 801c8f2:	42b1      	cmp	r1, r6
 801c8f4:	dc13      	bgt.n	801c91e <_strtod_l+0x24e>
 801c8f6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801c8fa:	1819      	adds	r1, r3, r0
 801c8fc:	2908      	cmp	r1, #8
 801c8fe:	f103 0301 	add.w	r3, r3, #1
 801c902:	4403      	add	r3, r0
 801c904:	dc19      	bgt.n	801c93a <_strtod_l+0x26a>
 801c906:	210a      	movs	r1, #10
 801c908:	fb01 2909 	mla	r9, r1, r9, r2
 801c90c:	2100      	movs	r1, #0
 801c90e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c910:	1c50      	adds	r0, r2, #1
 801c912:	9011      	str	r0, [sp, #68]	@ 0x44
 801c914:	7852      	ldrb	r2, [r2, #1]
 801c916:	4608      	mov	r0, r1
 801c918:	e7c9      	b.n	801c8ae <_strtod_l+0x1de>
 801c91a:	4628      	mov	r0, r5
 801c91c:	e7d2      	b.n	801c8c4 <_strtod_l+0x1f4>
 801c91e:	f1bc 0f08 	cmp.w	ip, #8
 801c922:	dc03      	bgt.n	801c92c <_strtod_l+0x25c>
 801c924:	fb0e f909 	mul.w	r9, lr, r9
 801c928:	46a4      	mov	ip, r4
 801c92a:	e7df      	b.n	801c8ec <_strtod_l+0x21c>
 801c92c:	2c10      	cmp	r4, #16
 801c92e:	bfde      	ittt	le
 801c930:	9e06      	ldrle	r6, [sp, #24]
 801c932:	fb0e f606 	mulle.w	r6, lr, r6
 801c936:	9606      	strle	r6, [sp, #24]
 801c938:	e7f6      	b.n	801c928 <_strtod_l+0x258>
 801c93a:	290f      	cmp	r1, #15
 801c93c:	bfdf      	itttt	le
 801c93e:	9806      	ldrle	r0, [sp, #24]
 801c940:	210a      	movle	r1, #10
 801c942:	fb01 2200 	mlale	r2, r1, r0, r2
 801c946:	9206      	strle	r2, [sp, #24]
 801c948:	e7e0      	b.n	801c90c <_strtod_l+0x23c>
 801c94a:	2700      	movs	r7, #0
 801c94c:	2101      	movs	r1, #1
 801c94e:	e77d      	b.n	801c84c <_strtod_l+0x17c>
 801c950:	f04f 0e00 	mov.w	lr, #0
 801c954:	f108 0202 	add.w	r2, r8, #2
 801c958:	9211      	str	r2, [sp, #68]	@ 0x44
 801c95a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801c95e:	e786      	b.n	801c86e <_strtod_l+0x19e>
 801c960:	f04f 0e01 	mov.w	lr, #1
 801c964:	e7f6      	b.n	801c954 <_strtod_l+0x284>
 801c966:	bf00      	nop
 801c968:	0801f8d4 	.word	0x0801f8d4
 801c96c:	0801f6ee 	.word	0x0801f6ee
 801c970:	7ff00000 	.word	0x7ff00000
 801c974:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c976:	1c54      	adds	r4, r2, #1
 801c978:	9411      	str	r4, [sp, #68]	@ 0x44
 801c97a:	7852      	ldrb	r2, [r2, #1]
 801c97c:	2a30      	cmp	r2, #48	@ 0x30
 801c97e:	d0f9      	beq.n	801c974 <_strtod_l+0x2a4>
 801c980:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801c984:	2c08      	cmp	r4, #8
 801c986:	f63f af79 	bhi.w	801c87c <_strtod_l+0x1ac>
 801c98a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801c98e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c990:	9209      	str	r2, [sp, #36]	@ 0x24
 801c992:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801c994:	1c54      	adds	r4, r2, #1
 801c996:	9411      	str	r4, [sp, #68]	@ 0x44
 801c998:	7852      	ldrb	r2, [r2, #1]
 801c99a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801c99e:	2e09      	cmp	r6, #9
 801c9a0:	d937      	bls.n	801ca12 <_strtod_l+0x342>
 801c9a2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801c9a4:	1ba4      	subs	r4, r4, r6
 801c9a6:	2c08      	cmp	r4, #8
 801c9a8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801c9ac:	dc02      	bgt.n	801c9b4 <_strtod_l+0x2e4>
 801c9ae:	4564      	cmp	r4, ip
 801c9b0:	bfa8      	it	ge
 801c9b2:	4664      	movge	r4, ip
 801c9b4:	f1be 0f00 	cmp.w	lr, #0
 801c9b8:	d000      	beq.n	801c9bc <_strtod_l+0x2ec>
 801c9ba:	4264      	negs	r4, r4
 801c9bc:	2b00      	cmp	r3, #0
 801c9be:	d14d      	bne.n	801ca5c <_strtod_l+0x38c>
 801c9c0:	9b07      	ldr	r3, [sp, #28]
 801c9c2:	4318      	orrs	r0, r3
 801c9c4:	f47f aebf 	bne.w	801c746 <_strtod_l+0x76>
 801c9c8:	2900      	cmp	r1, #0
 801c9ca:	f47f aed8 	bne.w	801c77e <_strtod_l+0xae>
 801c9ce:	2a69      	cmp	r2, #105	@ 0x69
 801c9d0:	d027      	beq.n	801ca22 <_strtod_l+0x352>
 801c9d2:	dc24      	bgt.n	801ca1e <_strtod_l+0x34e>
 801c9d4:	2a49      	cmp	r2, #73	@ 0x49
 801c9d6:	d024      	beq.n	801ca22 <_strtod_l+0x352>
 801c9d8:	2a4e      	cmp	r2, #78	@ 0x4e
 801c9da:	f47f aed0 	bne.w	801c77e <_strtod_l+0xae>
 801c9de:	4997      	ldr	r1, [pc, #604]	@ (801cc3c <_strtod_l+0x56c>)
 801c9e0:	a811      	add	r0, sp, #68	@ 0x44
 801c9e2:	f001 fe71 	bl	801e6c8 <__match>
 801c9e6:	2800      	cmp	r0, #0
 801c9e8:	f43f aec9 	beq.w	801c77e <_strtod_l+0xae>
 801c9ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801c9ee:	781b      	ldrb	r3, [r3, #0]
 801c9f0:	2b28      	cmp	r3, #40	@ 0x28
 801c9f2:	d12d      	bne.n	801ca50 <_strtod_l+0x380>
 801c9f4:	4992      	ldr	r1, [pc, #584]	@ (801cc40 <_strtod_l+0x570>)
 801c9f6:	aa14      	add	r2, sp, #80	@ 0x50
 801c9f8:	a811      	add	r0, sp, #68	@ 0x44
 801c9fa:	f001 fe79 	bl	801e6f0 <__hexnan>
 801c9fe:	2805      	cmp	r0, #5
 801ca00:	d126      	bne.n	801ca50 <_strtod_l+0x380>
 801ca02:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ca04:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801ca08:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801ca0c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801ca10:	e699      	b.n	801c746 <_strtod_l+0x76>
 801ca12:	240a      	movs	r4, #10
 801ca14:	fb04 2c0c 	mla	ip, r4, ip, r2
 801ca18:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801ca1c:	e7b9      	b.n	801c992 <_strtod_l+0x2c2>
 801ca1e:	2a6e      	cmp	r2, #110	@ 0x6e
 801ca20:	e7db      	b.n	801c9da <_strtod_l+0x30a>
 801ca22:	4988      	ldr	r1, [pc, #544]	@ (801cc44 <_strtod_l+0x574>)
 801ca24:	a811      	add	r0, sp, #68	@ 0x44
 801ca26:	f001 fe4f 	bl	801e6c8 <__match>
 801ca2a:	2800      	cmp	r0, #0
 801ca2c:	f43f aea7 	beq.w	801c77e <_strtod_l+0xae>
 801ca30:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801ca32:	4985      	ldr	r1, [pc, #532]	@ (801cc48 <_strtod_l+0x578>)
 801ca34:	3b01      	subs	r3, #1
 801ca36:	a811      	add	r0, sp, #68	@ 0x44
 801ca38:	9311      	str	r3, [sp, #68]	@ 0x44
 801ca3a:	f001 fe45 	bl	801e6c8 <__match>
 801ca3e:	b910      	cbnz	r0, 801ca46 <_strtod_l+0x376>
 801ca40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801ca42:	3301      	adds	r3, #1
 801ca44:	9311      	str	r3, [sp, #68]	@ 0x44
 801ca46:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801cc5c <_strtod_l+0x58c>
 801ca4a:	f04f 0a00 	mov.w	sl, #0
 801ca4e:	e67a      	b.n	801c746 <_strtod_l+0x76>
 801ca50:	487e      	ldr	r0, [pc, #504]	@ (801cc4c <_strtod_l+0x57c>)
 801ca52:	f001 fb75 	bl	801e140 <nan>
 801ca56:	ec5b ab10 	vmov	sl, fp, d0
 801ca5a:	e674      	b.n	801c746 <_strtod_l+0x76>
 801ca5c:	ee07 9a90 	vmov	s15, r9
 801ca60:	1be2      	subs	r2, r4, r7
 801ca62:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801ca66:	2d00      	cmp	r5, #0
 801ca68:	bf08      	it	eq
 801ca6a:	461d      	moveq	r5, r3
 801ca6c:	2b10      	cmp	r3, #16
 801ca6e:	9209      	str	r2, [sp, #36]	@ 0x24
 801ca70:	461a      	mov	r2, r3
 801ca72:	bfa8      	it	ge
 801ca74:	2210      	movge	r2, #16
 801ca76:	2b09      	cmp	r3, #9
 801ca78:	ec5b ab17 	vmov	sl, fp, d7
 801ca7c:	dc15      	bgt.n	801caaa <_strtod_l+0x3da>
 801ca7e:	1be1      	subs	r1, r4, r7
 801ca80:	2900      	cmp	r1, #0
 801ca82:	f43f ae60 	beq.w	801c746 <_strtod_l+0x76>
 801ca86:	eba4 0107 	sub.w	r1, r4, r7
 801ca8a:	dd72      	ble.n	801cb72 <_strtod_l+0x4a2>
 801ca8c:	2916      	cmp	r1, #22
 801ca8e:	dc59      	bgt.n	801cb44 <_strtod_l+0x474>
 801ca90:	4b6f      	ldr	r3, [pc, #444]	@ (801cc50 <_strtod_l+0x580>)
 801ca92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ca94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ca98:	ed93 7b00 	vldr	d7, [r3]
 801ca9c:	ec4b ab16 	vmov	d6, sl, fp
 801caa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801caa4:	ec5b ab17 	vmov	sl, fp, d7
 801caa8:	e64d      	b.n	801c746 <_strtod_l+0x76>
 801caaa:	4969      	ldr	r1, [pc, #420]	@ (801cc50 <_strtod_l+0x580>)
 801caac:	eddd 6a06 	vldr	s13, [sp, #24]
 801cab0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801cab4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801cab8:	2b0f      	cmp	r3, #15
 801caba:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801cabe:	eea7 6b05 	vfma.f64	d6, d7, d5
 801cac2:	ec5b ab16 	vmov	sl, fp, d6
 801cac6:	ddda      	ble.n	801ca7e <_strtod_l+0x3ae>
 801cac8:	1a9a      	subs	r2, r3, r2
 801caca:	1be1      	subs	r1, r4, r7
 801cacc:	440a      	add	r2, r1
 801cace:	2a00      	cmp	r2, #0
 801cad0:	f340 8094 	ble.w	801cbfc <_strtod_l+0x52c>
 801cad4:	f012 000f 	ands.w	r0, r2, #15
 801cad8:	d00a      	beq.n	801caf0 <_strtod_l+0x420>
 801cada:	495d      	ldr	r1, [pc, #372]	@ (801cc50 <_strtod_l+0x580>)
 801cadc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801cae0:	ed91 7b00 	vldr	d7, [r1]
 801cae4:	ec4b ab16 	vmov	d6, sl, fp
 801cae8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801caec:	ec5b ab17 	vmov	sl, fp, d7
 801caf0:	f032 020f 	bics.w	r2, r2, #15
 801caf4:	d073      	beq.n	801cbde <_strtod_l+0x50e>
 801caf6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801cafa:	dd47      	ble.n	801cb8c <_strtod_l+0x4bc>
 801cafc:	2400      	movs	r4, #0
 801cafe:	4625      	mov	r5, r4
 801cb00:	9407      	str	r4, [sp, #28]
 801cb02:	4626      	mov	r6, r4
 801cb04:	9a05      	ldr	r2, [sp, #20]
 801cb06:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801cc5c <_strtod_l+0x58c>
 801cb0a:	2322      	movs	r3, #34	@ 0x22
 801cb0c:	6013      	str	r3, [r2, #0]
 801cb0e:	f04f 0a00 	mov.w	sl, #0
 801cb12:	9b07      	ldr	r3, [sp, #28]
 801cb14:	2b00      	cmp	r3, #0
 801cb16:	f43f ae16 	beq.w	801c746 <_strtod_l+0x76>
 801cb1a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cb1c:	9805      	ldr	r0, [sp, #20]
 801cb1e:	f7ff f955 	bl	801bdcc <_Bfree>
 801cb22:	9805      	ldr	r0, [sp, #20]
 801cb24:	4631      	mov	r1, r6
 801cb26:	f7ff f951 	bl	801bdcc <_Bfree>
 801cb2a:	9805      	ldr	r0, [sp, #20]
 801cb2c:	4629      	mov	r1, r5
 801cb2e:	f7ff f94d 	bl	801bdcc <_Bfree>
 801cb32:	9907      	ldr	r1, [sp, #28]
 801cb34:	9805      	ldr	r0, [sp, #20]
 801cb36:	f7ff f949 	bl	801bdcc <_Bfree>
 801cb3a:	9805      	ldr	r0, [sp, #20]
 801cb3c:	4621      	mov	r1, r4
 801cb3e:	f7ff f945 	bl	801bdcc <_Bfree>
 801cb42:	e600      	b.n	801c746 <_strtod_l+0x76>
 801cb44:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801cb48:	1be0      	subs	r0, r4, r7
 801cb4a:	4281      	cmp	r1, r0
 801cb4c:	dbbc      	blt.n	801cac8 <_strtod_l+0x3f8>
 801cb4e:	4a40      	ldr	r2, [pc, #256]	@ (801cc50 <_strtod_l+0x580>)
 801cb50:	f1c3 030f 	rsb	r3, r3, #15
 801cb54:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801cb58:	ed91 7b00 	vldr	d7, [r1]
 801cb5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801cb5e:	ec4b ab16 	vmov	d6, sl, fp
 801cb62:	1acb      	subs	r3, r1, r3
 801cb64:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801cb68:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb6c:	ed92 6b00 	vldr	d6, [r2]
 801cb70:	e796      	b.n	801caa0 <_strtod_l+0x3d0>
 801cb72:	3116      	adds	r1, #22
 801cb74:	dba8      	blt.n	801cac8 <_strtod_l+0x3f8>
 801cb76:	4b36      	ldr	r3, [pc, #216]	@ (801cc50 <_strtod_l+0x580>)
 801cb78:	1b3c      	subs	r4, r7, r4
 801cb7a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801cb7e:	ed94 7b00 	vldr	d7, [r4]
 801cb82:	ec4b ab16 	vmov	d6, sl, fp
 801cb86:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801cb8a:	e78b      	b.n	801caa4 <_strtod_l+0x3d4>
 801cb8c:	2000      	movs	r0, #0
 801cb8e:	ec4b ab17 	vmov	d7, sl, fp
 801cb92:	4e30      	ldr	r6, [pc, #192]	@ (801cc54 <_strtod_l+0x584>)
 801cb94:	1112      	asrs	r2, r2, #4
 801cb96:	4601      	mov	r1, r0
 801cb98:	2a01      	cmp	r2, #1
 801cb9a:	dc23      	bgt.n	801cbe4 <_strtod_l+0x514>
 801cb9c:	b108      	cbz	r0, 801cba2 <_strtod_l+0x4d2>
 801cb9e:	ec5b ab17 	vmov	sl, fp, d7
 801cba2:	4a2c      	ldr	r2, [pc, #176]	@ (801cc54 <_strtod_l+0x584>)
 801cba4:	482c      	ldr	r0, [pc, #176]	@ (801cc58 <_strtod_l+0x588>)
 801cba6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801cbaa:	ed92 7b00 	vldr	d7, [r2]
 801cbae:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801cbb2:	ec4b ab16 	vmov	d6, sl, fp
 801cbb6:	4a29      	ldr	r2, [pc, #164]	@ (801cc5c <_strtod_l+0x58c>)
 801cbb8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cbbc:	ee17 1a90 	vmov	r1, s15
 801cbc0:	400a      	ands	r2, r1
 801cbc2:	4282      	cmp	r2, r0
 801cbc4:	ec5b ab17 	vmov	sl, fp, d7
 801cbc8:	d898      	bhi.n	801cafc <_strtod_l+0x42c>
 801cbca:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801cbce:	4282      	cmp	r2, r0
 801cbd0:	bf86      	itte	hi
 801cbd2:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801cc60 <_strtod_l+0x590>
 801cbd6:	f04f 3aff 	movhi.w	sl, #4294967295
 801cbda:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801cbde:	2200      	movs	r2, #0
 801cbe0:	9206      	str	r2, [sp, #24]
 801cbe2:	e076      	b.n	801ccd2 <_strtod_l+0x602>
 801cbe4:	f012 0f01 	tst.w	r2, #1
 801cbe8:	d004      	beq.n	801cbf4 <_strtod_l+0x524>
 801cbea:	ed96 6b00 	vldr	d6, [r6]
 801cbee:	2001      	movs	r0, #1
 801cbf0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cbf4:	3101      	adds	r1, #1
 801cbf6:	1052      	asrs	r2, r2, #1
 801cbf8:	3608      	adds	r6, #8
 801cbfa:	e7cd      	b.n	801cb98 <_strtod_l+0x4c8>
 801cbfc:	d0ef      	beq.n	801cbde <_strtod_l+0x50e>
 801cbfe:	4252      	negs	r2, r2
 801cc00:	f012 000f 	ands.w	r0, r2, #15
 801cc04:	d00a      	beq.n	801cc1c <_strtod_l+0x54c>
 801cc06:	4912      	ldr	r1, [pc, #72]	@ (801cc50 <_strtod_l+0x580>)
 801cc08:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801cc0c:	ed91 7b00 	vldr	d7, [r1]
 801cc10:	ec4b ab16 	vmov	d6, sl, fp
 801cc14:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801cc18:	ec5b ab17 	vmov	sl, fp, d7
 801cc1c:	1112      	asrs	r2, r2, #4
 801cc1e:	d0de      	beq.n	801cbde <_strtod_l+0x50e>
 801cc20:	2a1f      	cmp	r2, #31
 801cc22:	dd1f      	ble.n	801cc64 <_strtod_l+0x594>
 801cc24:	2400      	movs	r4, #0
 801cc26:	4625      	mov	r5, r4
 801cc28:	9407      	str	r4, [sp, #28]
 801cc2a:	4626      	mov	r6, r4
 801cc2c:	9a05      	ldr	r2, [sp, #20]
 801cc2e:	2322      	movs	r3, #34	@ 0x22
 801cc30:	f04f 0a00 	mov.w	sl, #0
 801cc34:	f04f 0b00 	mov.w	fp, #0
 801cc38:	6013      	str	r3, [r2, #0]
 801cc3a:	e76a      	b.n	801cb12 <_strtod_l+0x442>
 801cc3c:	0801f5de 	.word	0x0801f5de
 801cc40:	0801f8c0 	.word	0x0801f8c0
 801cc44:	0801f5d6 	.word	0x0801f5d6
 801cc48:	0801f60b 	.word	0x0801f60b
 801cc4c:	0801f75f 	.word	0x0801f75f
 801cc50:	0801f7f8 	.word	0x0801f7f8
 801cc54:	0801f7d0 	.word	0x0801f7d0
 801cc58:	7ca00000 	.word	0x7ca00000
 801cc5c:	7ff00000 	.word	0x7ff00000
 801cc60:	7fefffff 	.word	0x7fefffff
 801cc64:	f012 0110 	ands.w	r1, r2, #16
 801cc68:	bf18      	it	ne
 801cc6a:	216a      	movne	r1, #106	@ 0x6a
 801cc6c:	9106      	str	r1, [sp, #24]
 801cc6e:	ec4b ab17 	vmov	d7, sl, fp
 801cc72:	49af      	ldr	r1, [pc, #700]	@ (801cf30 <_strtod_l+0x860>)
 801cc74:	2000      	movs	r0, #0
 801cc76:	07d6      	lsls	r6, r2, #31
 801cc78:	d504      	bpl.n	801cc84 <_strtod_l+0x5b4>
 801cc7a:	ed91 6b00 	vldr	d6, [r1]
 801cc7e:	2001      	movs	r0, #1
 801cc80:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cc84:	1052      	asrs	r2, r2, #1
 801cc86:	f101 0108 	add.w	r1, r1, #8
 801cc8a:	d1f4      	bne.n	801cc76 <_strtod_l+0x5a6>
 801cc8c:	b108      	cbz	r0, 801cc92 <_strtod_l+0x5c2>
 801cc8e:	ec5b ab17 	vmov	sl, fp, d7
 801cc92:	9a06      	ldr	r2, [sp, #24]
 801cc94:	b1b2      	cbz	r2, 801ccc4 <_strtod_l+0x5f4>
 801cc96:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801cc9a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801cc9e:	2a00      	cmp	r2, #0
 801cca0:	4658      	mov	r0, fp
 801cca2:	dd0f      	ble.n	801ccc4 <_strtod_l+0x5f4>
 801cca4:	2a1f      	cmp	r2, #31
 801cca6:	dd55      	ble.n	801cd54 <_strtod_l+0x684>
 801cca8:	2a34      	cmp	r2, #52	@ 0x34
 801ccaa:	bfde      	ittt	le
 801ccac:	f04f 32ff 	movle.w	r2, #4294967295
 801ccb0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801ccb4:	408a      	lslle	r2, r1
 801ccb6:	f04f 0a00 	mov.w	sl, #0
 801ccba:	bfcc      	ite	gt
 801ccbc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801ccc0:	ea02 0b00 	andle.w	fp, r2, r0
 801ccc4:	ec4b ab17 	vmov	d7, sl, fp
 801ccc8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ccd0:	d0a8      	beq.n	801cc24 <_strtod_l+0x554>
 801ccd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ccd4:	9805      	ldr	r0, [sp, #20]
 801ccd6:	f8cd 9000 	str.w	r9, [sp]
 801ccda:	462a      	mov	r2, r5
 801ccdc:	f7ff f8de 	bl	801be9c <__s2b>
 801cce0:	9007      	str	r0, [sp, #28]
 801cce2:	2800      	cmp	r0, #0
 801cce4:	f43f af0a 	beq.w	801cafc <_strtod_l+0x42c>
 801cce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ccea:	1b3f      	subs	r7, r7, r4
 801ccec:	2b00      	cmp	r3, #0
 801ccee:	bfb4      	ite	lt
 801ccf0:	463b      	movlt	r3, r7
 801ccf2:	2300      	movge	r3, #0
 801ccf4:	930a      	str	r3, [sp, #40]	@ 0x28
 801ccf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ccf8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801cf20 <_strtod_l+0x850>
 801ccfc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801cd00:	2400      	movs	r4, #0
 801cd02:	930d      	str	r3, [sp, #52]	@ 0x34
 801cd04:	4625      	mov	r5, r4
 801cd06:	9b07      	ldr	r3, [sp, #28]
 801cd08:	9805      	ldr	r0, [sp, #20]
 801cd0a:	6859      	ldr	r1, [r3, #4]
 801cd0c:	f7ff f81e 	bl	801bd4c <_Balloc>
 801cd10:	4606      	mov	r6, r0
 801cd12:	2800      	cmp	r0, #0
 801cd14:	f43f aef6 	beq.w	801cb04 <_strtod_l+0x434>
 801cd18:	9b07      	ldr	r3, [sp, #28]
 801cd1a:	691a      	ldr	r2, [r3, #16]
 801cd1c:	ec4b ab19 	vmov	d9, sl, fp
 801cd20:	3202      	adds	r2, #2
 801cd22:	f103 010c 	add.w	r1, r3, #12
 801cd26:	0092      	lsls	r2, r2, #2
 801cd28:	300c      	adds	r0, #12
 801cd2a:	f7fe f912 	bl	801af52 <memcpy>
 801cd2e:	eeb0 0b49 	vmov.f64	d0, d9
 801cd32:	9805      	ldr	r0, [sp, #20]
 801cd34:	aa14      	add	r2, sp, #80	@ 0x50
 801cd36:	a913      	add	r1, sp, #76	@ 0x4c
 801cd38:	f7ff fbe4 	bl	801c504 <__d2b>
 801cd3c:	9012      	str	r0, [sp, #72]	@ 0x48
 801cd3e:	2800      	cmp	r0, #0
 801cd40:	f43f aee0 	beq.w	801cb04 <_strtod_l+0x434>
 801cd44:	9805      	ldr	r0, [sp, #20]
 801cd46:	2101      	movs	r1, #1
 801cd48:	f7ff f93e 	bl	801bfc8 <__i2b>
 801cd4c:	4605      	mov	r5, r0
 801cd4e:	b940      	cbnz	r0, 801cd62 <_strtod_l+0x692>
 801cd50:	2500      	movs	r5, #0
 801cd52:	e6d7      	b.n	801cb04 <_strtod_l+0x434>
 801cd54:	f04f 31ff 	mov.w	r1, #4294967295
 801cd58:	fa01 f202 	lsl.w	r2, r1, r2
 801cd5c:	ea02 0a0a 	and.w	sl, r2, sl
 801cd60:	e7b0      	b.n	801ccc4 <_strtod_l+0x5f4>
 801cd62:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801cd64:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801cd66:	2f00      	cmp	r7, #0
 801cd68:	bfab      	itete	ge
 801cd6a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801cd6c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801cd6e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801cd72:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801cd76:	bfac      	ite	ge
 801cd78:	eb07 0903 	addge.w	r9, r7, r3
 801cd7c:	eba3 0807 	sublt.w	r8, r3, r7
 801cd80:	9b06      	ldr	r3, [sp, #24]
 801cd82:	1aff      	subs	r7, r7, r3
 801cd84:	4417      	add	r7, r2
 801cd86:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801cd8a:	4a6a      	ldr	r2, [pc, #424]	@ (801cf34 <_strtod_l+0x864>)
 801cd8c:	3f01      	subs	r7, #1
 801cd8e:	4297      	cmp	r7, r2
 801cd90:	da51      	bge.n	801ce36 <_strtod_l+0x766>
 801cd92:	1bd1      	subs	r1, r2, r7
 801cd94:	291f      	cmp	r1, #31
 801cd96:	eba3 0301 	sub.w	r3, r3, r1
 801cd9a:	f04f 0201 	mov.w	r2, #1
 801cd9e:	dc3e      	bgt.n	801ce1e <_strtod_l+0x74e>
 801cda0:	408a      	lsls	r2, r1
 801cda2:	920c      	str	r2, [sp, #48]	@ 0x30
 801cda4:	2200      	movs	r2, #0
 801cda6:	920b      	str	r2, [sp, #44]	@ 0x2c
 801cda8:	eb09 0703 	add.w	r7, r9, r3
 801cdac:	4498      	add	r8, r3
 801cdae:	9b06      	ldr	r3, [sp, #24]
 801cdb0:	45b9      	cmp	r9, r7
 801cdb2:	4498      	add	r8, r3
 801cdb4:	464b      	mov	r3, r9
 801cdb6:	bfa8      	it	ge
 801cdb8:	463b      	movge	r3, r7
 801cdba:	4543      	cmp	r3, r8
 801cdbc:	bfa8      	it	ge
 801cdbe:	4643      	movge	r3, r8
 801cdc0:	2b00      	cmp	r3, #0
 801cdc2:	bfc2      	ittt	gt
 801cdc4:	1aff      	subgt	r7, r7, r3
 801cdc6:	eba8 0803 	subgt.w	r8, r8, r3
 801cdca:	eba9 0903 	subgt.w	r9, r9, r3
 801cdce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801cdd0:	2b00      	cmp	r3, #0
 801cdd2:	dd16      	ble.n	801ce02 <_strtod_l+0x732>
 801cdd4:	4629      	mov	r1, r5
 801cdd6:	9805      	ldr	r0, [sp, #20]
 801cdd8:	461a      	mov	r2, r3
 801cdda:	f7ff f9ad 	bl	801c138 <__pow5mult>
 801cdde:	4605      	mov	r5, r0
 801cde0:	2800      	cmp	r0, #0
 801cde2:	d0b5      	beq.n	801cd50 <_strtod_l+0x680>
 801cde4:	4601      	mov	r1, r0
 801cde6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cde8:	9805      	ldr	r0, [sp, #20]
 801cdea:	f7ff f903 	bl	801bff4 <__multiply>
 801cdee:	900f      	str	r0, [sp, #60]	@ 0x3c
 801cdf0:	2800      	cmp	r0, #0
 801cdf2:	f43f ae87 	beq.w	801cb04 <_strtod_l+0x434>
 801cdf6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801cdf8:	9805      	ldr	r0, [sp, #20]
 801cdfa:	f7fe ffe7 	bl	801bdcc <_Bfree>
 801cdfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ce00:	9312      	str	r3, [sp, #72]	@ 0x48
 801ce02:	2f00      	cmp	r7, #0
 801ce04:	dc1b      	bgt.n	801ce3e <_strtod_l+0x76e>
 801ce06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ce08:	2b00      	cmp	r3, #0
 801ce0a:	dd21      	ble.n	801ce50 <_strtod_l+0x780>
 801ce0c:	4631      	mov	r1, r6
 801ce0e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ce10:	9805      	ldr	r0, [sp, #20]
 801ce12:	f7ff f991 	bl	801c138 <__pow5mult>
 801ce16:	4606      	mov	r6, r0
 801ce18:	b9d0      	cbnz	r0, 801ce50 <_strtod_l+0x780>
 801ce1a:	2600      	movs	r6, #0
 801ce1c:	e672      	b.n	801cb04 <_strtod_l+0x434>
 801ce1e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801ce22:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801ce26:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801ce2a:	37e2      	adds	r7, #226	@ 0xe2
 801ce2c:	fa02 f107 	lsl.w	r1, r2, r7
 801ce30:	910b      	str	r1, [sp, #44]	@ 0x2c
 801ce32:	920c      	str	r2, [sp, #48]	@ 0x30
 801ce34:	e7b8      	b.n	801cda8 <_strtod_l+0x6d8>
 801ce36:	2200      	movs	r2, #0
 801ce38:	920b      	str	r2, [sp, #44]	@ 0x2c
 801ce3a:	2201      	movs	r2, #1
 801ce3c:	e7f9      	b.n	801ce32 <_strtod_l+0x762>
 801ce3e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ce40:	9805      	ldr	r0, [sp, #20]
 801ce42:	463a      	mov	r2, r7
 801ce44:	f7ff f9d2 	bl	801c1ec <__lshift>
 801ce48:	9012      	str	r0, [sp, #72]	@ 0x48
 801ce4a:	2800      	cmp	r0, #0
 801ce4c:	d1db      	bne.n	801ce06 <_strtod_l+0x736>
 801ce4e:	e659      	b.n	801cb04 <_strtod_l+0x434>
 801ce50:	f1b8 0f00 	cmp.w	r8, #0
 801ce54:	dd07      	ble.n	801ce66 <_strtod_l+0x796>
 801ce56:	4631      	mov	r1, r6
 801ce58:	9805      	ldr	r0, [sp, #20]
 801ce5a:	4642      	mov	r2, r8
 801ce5c:	f7ff f9c6 	bl	801c1ec <__lshift>
 801ce60:	4606      	mov	r6, r0
 801ce62:	2800      	cmp	r0, #0
 801ce64:	d0d9      	beq.n	801ce1a <_strtod_l+0x74a>
 801ce66:	f1b9 0f00 	cmp.w	r9, #0
 801ce6a:	dd08      	ble.n	801ce7e <_strtod_l+0x7ae>
 801ce6c:	4629      	mov	r1, r5
 801ce6e:	9805      	ldr	r0, [sp, #20]
 801ce70:	464a      	mov	r2, r9
 801ce72:	f7ff f9bb 	bl	801c1ec <__lshift>
 801ce76:	4605      	mov	r5, r0
 801ce78:	2800      	cmp	r0, #0
 801ce7a:	f43f ae43 	beq.w	801cb04 <_strtod_l+0x434>
 801ce7e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801ce80:	9805      	ldr	r0, [sp, #20]
 801ce82:	4632      	mov	r2, r6
 801ce84:	f7ff fa3a 	bl	801c2fc <__mdiff>
 801ce88:	4604      	mov	r4, r0
 801ce8a:	2800      	cmp	r0, #0
 801ce8c:	f43f ae3a 	beq.w	801cb04 <_strtod_l+0x434>
 801ce90:	2300      	movs	r3, #0
 801ce92:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801ce96:	60c3      	str	r3, [r0, #12]
 801ce98:	4629      	mov	r1, r5
 801ce9a:	f7ff fa13 	bl	801c2c4 <__mcmp>
 801ce9e:	2800      	cmp	r0, #0
 801cea0:	da4c      	bge.n	801cf3c <_strtod_l+0x86c>
 801cea2:	ea58 080a 	orrs.w	r8, r8, sl
 801cea6:	d172      	bne.n	801cf8e <_strtod_l+0x8be>
 801cea8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801ceac:	2b00      	cmp	r3, #0
 801ceae:	d16e      	bne.n	801cf8e <_strtod_l+0x8be>
 801ceb0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801ceb4:	0d1b      	lsrs	r3, r3, #20
 801ceb6:	051b      	lsls	r3, r3, #20
 801ceb8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801cebc:	d967      	bls.n	801cf8e <_strtod_l+0x8be>
 801cebe:	6963      	ldr	r3, [r4, #20]
 801cec0:	b913      	cbnz	r3, 801cec8 <_strtod_l+0x7f8>
 801cec2:	6923      	ldr	r3, [r4, #16]
 801cec4:	2b01      	cmp	r3, #1
 801cec6:	dd62      	ble.n	801cf8e <_strtod_l+0x8be>
 801cec8:	4621      	mov	r1, r4
 801ceca:	2201      	movs	r2, #1
 801cecc:	9805      	ldr	r0, [sp, #20]
 801cece:	f7ff f98d 	bl	801c1ec <__lshift>
 801ced2:	4629      	mov	r1, r5
 801ced4:	4604      	mov	r4, r0
 801ced6:	f7ff f9f5 	bl	801c2c4 <__mcmp>
 801ceda:	2800      	cmp	r0, #0
 801cedc:	dd57      	ble.n	801cf8e <_strtod_l+0x8be>
 801cede:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801cee2:	9a06      	ldr	r2, [sp, #24]
 801cee4:	0d1b      	lsrs	r3, r3, #20
 801cee6:	051b      	lsls	r3, r3, #20
 801cee8:	2a00      	cmp	r2, #0
 801ceea:	d06e      	beq.n	801cfca <_strtod_l+0x8fa>
 801ceec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801cef0:	d86b      	bhi.n	801cfca <_strtod_l+0x8fa>
 801cef2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801cef6:	f67f ae99 	bls.w	801cc2c <_strtod_l+0x55c>
 801cefa:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801cf28 <_strtod_l+0x858>
 801cefe:	ec4b ab16 	vmov	d6, sl, fp
 801cf02:	4b0d      	ldr	r3, [pc, #52]	@ (801cf38 <_strtod_l+0x868>)
 801cf04:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cf08:	ee17 2a90 	vmov	r2, s15
 801cf0c:	4013      	ands	r3, r2
 801cf0e:	ec5b ab17 	vmov	sl, fp, d7
 801cf12:	2b00      	cmp	r3, #0
 801cf14:	f47f ae01 	bne.w	801cb1a <_strtod_l+0x44a>
 801cf18:	9a05      	ldr	r2, [sp, #20]
 801cf1a:	2322      	movs	r3, #34	@ 0x22
 801cf1c:	6013      	str	r3, [r2, #0]
 801cf1e:	e5fc      	b.n	801cb1a <_strtod_l+0x44a>
 801cf20:	ffc00000 	.word	0xffc00000
 801cf24:	41dfffff 	.word	0x41dfffff
 801cf28:	00000000 	.word	0x00000000
 801cf2c:	39500000 	.word	0x39500000
 801cf30:	0801f8e8 	.word	0x0801f8e8
 801cf34:	fffffc02 	.word	0xfffffc02
 801cf38:	7ff00000 	.word	0x7ff00000
 801cf3c:	46d9      	mov	r9, fp
 801cf3e:	d15d      	bne.n	801cffc <_strtod_l+0x92c>
 801cf40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801cf44:	f1b8 0f00 	cmp.w	r8, #0
 801cf48:	d02a      	beq.n	801cfa0 <_strtod_l+0x8d0>
 801cf4a:	4aa9      	ldr	r2, [pc, #676]	@ (801d1f0 <_strtod_l+0xb20>)
 801cf4c:	4293      	cmp	r3, r2
 801cf4e:	d12a      	bne.n	801cfa6 <_strtod_l+0x8d6>
 801cf50:	9b06      	ldr	r3, [sp, #24]
 801cf52:	4652      	mov	r2, sl
 801cf54:	b1fb      	cbz	r3, 801cf96 <_strtod_l+0x8c6>
 801cf56:	4ba7      	ldr	r3, [pc, #668]	@ (801d1f4 <_strtod_l+0xb24>)
 801cf58:	ea0b 0303 	and.w	r3, fp, r3
 801cf5c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801cf60:	f04f 31ff 	mov.w	r1, #4294967295
 801cf64:	d81a      	bhi.n	801cf9c <_strtod_l+0x8cc>
 801cf66:	0d1b      	lsrs	r3, r3, #20
 801cf68:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801cf6c:	fa01 f303 	lsl.w	r3, r1, r3
 801cf70:	429a      	cmp	r2, r3
 801cf72:	d118      	bne.n	801cfa6 <_strtod_l+0x8d6>
 801cf74:	4ba0      	ldr	r3, [pc, #640]	@ (801d1f8 <_strtod_l+0xb28>)
 801cf76:	4599      	cmp	r9, r3
 801cf78:	d102      	bne.n	801cf80 <_strtod_l+0x8b0>
 801cf7a:	3201      	adds	r2, #1
 801cf7c:	f43f adc2 	beq.w	801cb04 <_strtod_l+0x434>
 801cf80:	4b9c      	ldr	r3, [pc, #624]	@ (801d1f4 <_strtod_l+0xb24>)
 801cf82:	ea09 0303 	and.w	r3, r9, r3
 801cf86:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801cf8a:	f04f 0a00 	mov.w	sl, #0
 801cf8e:	9b06      	ldr	r3, [sp, #24]
 801cf90:	2b00      	cmp	r3, #0
 801cf92:	d1b2      	bne.n	801cefa <_strtod_l+0x82a>
 801cf94:	e5c1      	b.n	801cb1a <_strtod_l+0x44a>
 801cf96:	f04f 33ff 	mov.w	r3, #4294967295
 801cf9a:	e7e9      	b.n	801cf70 <_strtod_l+0x8a0>
 801cf9c:	460b      	mov	r3, r1
 801cf9e:	e7e7      	b.n	801cf70 <_strtod_l+0x8a0>
 801cfa0:	ea53 030a 	orrs.w	r3, r3, sl
 801cfa4:	d09b      	beq.n	801cede <_strtod_l+0x80e>
 801cfa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801cfa8:	b1c3      	cbz	r3, 801cfdc <_strtod_l+0x90c>
 801cfaa:	ea13 0f09 	tst.w	r3, r9
 801cfae:	d0ee      	beq.n	801cf8e <_strtod_l+0x8be>
 801cfb0:	9a06      	ldr	r2, [sp, #24]
 801cfb2:	4650      	mov	r0, sl
 801cfb4:	4659      	mov	r1, fp
 801cfb6:	f1b8 0f00 	cmp.w	r8, #0
 801cfba:	d013      	beq.n	801cfe4 <_strtod_l+0x914>
 801cfbc:	f7ff fb6d 	bl	801c69a <sulp>
 801cfc0:	ee39 7b00 	vadd.f64	d7, d9, d0
 801cfc4:	ec5b ab17 	vmov	sl, fp, d7
 801cfc8:	e7e1      	b.n	801cf8e <_strtod_l+0x8be>
 801cfca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801cfce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801cfd2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801cfd6:	f04f 3aff 	mov.w	sl, #4294967295
 801cfda:	e7d8      	b.n	801cf8e <_strtod_l+0x8be>
 801cfdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801cfde:	ea13 0f0a 	tst.w	r3, sl
 801cfe2:	e7e4      	b.n	801cfae <_strtod_l+0x8de>
 801cfe4:	f7ff fb59 	bl	801c69a <sulp>
 801cfe8:	ee39 0b40 	vsub.f64	d0, d9, d0
 801cfec:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801cff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cff4:	ec5b ab10 	vmov	sl, fp, d0
 801cff8:	d1c9      	bne.n	801cf8e <_strtod_l+0x8be>
 801cffa:	e617      	b.n	801cc2c <_strtod_l+0x55c>
 801cffc:	4629      	mov	r1, r5
 801cffe:	4620      	mov	r0, r4
 801d000:	f7ff fad8 	bl	801c5b4 <__ratio>
 801d004:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801d008:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801d00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d010:	d85d      	bhi.n	801d0ce <_strtod_l+0x9fe>
 801d012:	f1b8 0f00 	cmp.w	r8, #0
 801d016:	d164      	bne.n	801d0e2 <_strtod_l+0xa12>
 801d018:	f1ba 0f00 	cmp.w	sl, #0
 801d01c:	d14b      	bne.n	801d0b6 <_strtod_l+0x9e6>
 801d01e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d022:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d026:	2b00      	cmp	r3, #0
 801d028:	d160      	bne.n	801d0ec <_strtod_l+0xa1c>
 801d02a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801d02e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d036:	d401      	bmi.n	801d03c <_strtod_l+0x96c>
 801d038:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d03c:	eeb1 ab48 	vneg.f64	d10, d8
 801d040:	486c      	ldr	r0, [pc, #432]	@ (801d1f4 <_strtod_l+0xb24>)
 801d042:	496e      	ldr	r1, [pc, #440]	@ (801d1fc <_strtod_l+0xb2c>)
 801d044:	ea09 0700 	and.w	r7, r9, r0
 801d048:	428f      	cmp	r7, r1
 801d04a:	ec53 2b1a 	vmov	r2, r3, d10
 801d04e:	d17d      	bne.n	801d14c <_strtod_l+0xa7c>
 801d050:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801d054:	ec4b ab1c 	vmov	d12, sl, fp
 801d058:	eeb0 0b4c 	vmov.f64	d0, d12
 801d05c:	f7ff f9e2 	bl	801c424 <__ulp>
 801d060:	4864      	ldr	r0, [pc, #400]	@ (801d1f4 <_strtod_l+0xb24>)
 801d062:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801d066:	ee1c 3a90 	vmov	r3, s25
 801d06a:	4a65      	ldr	r2, [pc, #404]	@ (801d200 <_strtod_l+0xb30>)
 801d06c:	ea03 0100 	and.w	r1, r3, r0
 801d070:	4291      	cmp	r1, r2
 801d072:	ec5b ab1c 	vmov	sl, fp, d12
 801d076:	d93c      	bls.n	801d0f2 <_strtod_l+0xa22>
 801d078:	ee19 2a90 	vmov	r2, s19
 801d07c:	4b5e      	ldr	r3, [pc, #376]	@ (801d1f8 <_strtod_l+0xb28>)
 801d07e:	429a      	cmp	r2, r3
 801d080:	d104      	bne.n	801d08c <_strtod_l+0x9bc>
 801d082:	ee19 3a10 	vmov	r3, s18
 801d086:	3301      	adds	r3, #1
 801d088:	f43f ad3c 	beq.w	801cb04 <_strtod_l+0x434>
 801d08c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801d1f8 <_strtod_l+0xb28>
 801d090:	f04f 3aff 	mov.w	sl, #4294967295
 801d094:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d096:	9805      	ldr	r0, [sp, #20]
 801d098:	f7fe fe98 	bl	801bdcc <_Bfree>
 801d09c:	9805      	ldr	r0, [sp, #20]
 801d09e:	4631      	mov	r1, r6
 801d0a0:	f7fe fe94 	bl	801bdcc <_Bfree>
 801d0a4:	9805      	ldr	r0, [sp, #20]
 801d0a6:	4629      	mov	r1, r5
 801d0a8:	f7fe fe90 	bl	801bdcc <_Bfree>
 801d0ac:	9805      	ldr	r0, [sp, #20]
 801d0ae:	4621      	mov	r1, r4
 801d0b0:	f7fe fe8c 	bl	801bdcc <_Bfree>
 801d0b4:	e627      	b.n	801cd06 <_strtod_l+0x636>
 801d0b6:	f1ba 0f01 	cmp.w	sl, #1
 801d0ba:	d103      	bne.n	801d0c4 <_strtod_l+0x9f4>
 801d0bc:	f1bb 0f00 	cmp.w	fp, #0
 801d0c0:	f43f adb4 	beq.w	801cc2c <_strtod_l+0x55c>
 801d0c4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d0c8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d0cc:	e7b8      	b.n	801d040 <_strtod_l+0x970>
 801d0ce:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d0d2:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d0d6:	f1b8 0f00 	cmp.w	r8, #0
 801d0da:	d0af      	beq.n	801d03c <_strtod_l+0x96c>
 801d0dc:	eeb0 ab48 	vmov.f64	d10, d8
 801d0e0:	e7ae      	b.n	801d040 <_strtod_l+0x970>
 801d0e2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801d0e6:	eeb0 8b4a 	vmov.f64	d8, d10
 801d0ea:	e7a9      	b.n	801d040 <_strtod_l+0x970>
 801d0ec:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d0f0:	e7a6      	b.n	801d040 <_strtod_l+0x970>
 801d0f2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801d0f6:	9b06      	ldr	r3, [sp, #24]
 801d0f8:	46d9      	mov	r9, fp
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	d1ca      	bne.n	801d094 <_strtod_l+0x9c4>
 801d0fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d102:	0d1b      	lsrs	r3, r3, #20
 801d104:	051b      	lsls	r3, r3, #20
 801d106:	429f      	cmp	r7, r3
 801d108:	d1c4      	bne.n	801d094 <_strtod_l+0x9c4>
 801d10a:	ec51 0b18 	vmov	r0, r1, d8
 801d10e:	f7e3 fb3b 	bl	8000788 <__aeabi_d2lz>
 801d112:	f7e3 faf3 	bl	80006fc <__aeabi_l2d>
 801d116:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801d11a:	ec41 0b17 	vmov	d7, r0, r1
 801d11e:	ea49 090a 	orr.w	r9, r9, sl
 801d122:	ea59 0908 	orrs.w	r9, r9, r8
 801d126:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d12a:	d03c      	beq.n	801d1a6 <_strtod_l+0xad6>
 801d12c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d1d8 <_strtod_l+0xb08>
 801d130:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d138:	f53f acef 	bmi.w	801cb1a <_strtod_l+0x44a>
 801d13c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801d1e0 <_strtod_l+0xb10>
 801d140:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d148:	dda4      	ble.n	801d094 <_strtod_l+0x9c4>
 801d14a:	e4e6      	b.n	801cb1a <_strtod_l+0x44a>
 801d14c:	9906      	ldr	r1, [sp, #24]
 801d14e:	b1e1      	cbz	r1, 801d18a <_strtod_l+0xaba>
 801d150:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801d154:	d819      	bhi.n	801d18a <_strtod_l+0xaba>
 801d156:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801d15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d15e:	d811      	bhi.n	801d184 <_strtod_l+0xab4>
 801d160:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801d164:	ee18 3a10 	vmov	r3, s16
 801d168:	2b01      	cmp	r3, #1
 801d16a:	bf38      	it	cc
 801d16c:	2301      	movcc	r3, #1
 801d16e:	ee08 3a10 	vmov	s16, r3
 801d172:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801d176:	f1b8 0f00 	cmp.w	r8, #0
 801d17a:	d111      	bne.n	801d1a0 <_strtod_l+0xad0>
 801d17c:	eeb1 7b48 	vneg.f64	d7, d8
 801d180:	ec53 2b17 	vmov	r2, r3, d7
 801d184:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801d188:	1bcb      	subs	r3, r1, r7
 801d18a:	eeb0 0b49 	vmov.f64	d0, d9
 801d18e:	ec43 2b1a 	vmov	d10, r2, r3
 801d192:	f7ff f947 	bl	801c424 <__ulp>
 801d196:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801d19a:	ec5b ab19 	vmov	sl, fp, d9
 801d19e:	e7aa      	b.n	801d0f6 <_strtod_l+0xa26>
 801d1a0:	eeb0 7b48 	vmov.f64	d7, d8
 801d1a4:	e7ec      	b.n	801d180 <_strtod_l+0xab0>
 801d1a6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d1e8 <_strtod_l+0xb18>
 801d1aa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1b2:	f57f af6f 	bpl.w	801d094 <_strtod_l+0x9c4>
 801d1b6:	e4b0      	b.n	801cb1a <_strtod_l+0x44a>
 801d1b8:	2300      	movs	r3, #0
 801d1ba:	9308      	str	r3, [sp, #32]
 801d1bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801d1be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d1c0:	6013      	str	r3, [r2, #0]
 801d1c2:	f7ff bac4 	b.w	801c74e <_strtod_l+0x7e>
 801d1c6:	2a65      	cmp	r2, #101	@ 0x65
 801d1c8:	f43f abbf 	beq.w	801c94a <_strtod_l+0x27a>
 801d1cc:	2a45      	cmp	r2, #69	@ 0x45
 801d1ce:	f43f abbc 	beq.w	801c94a <_strtod_l+0x27a>
 801d1d2:	2101      	movs	r1, #1
 801d1d4:	f7ff bbf4 	b.w	801c9c0 <_strtod_l+0x2f0>
 801d1d8:	94a03595 	.word	0x94a03595
 801d1dc:	3fdfffff 	.word	0x3fdfffff
 801d1e0:	35afe535 	.word	0x35afe535
 801d1e4:	3fe00000 	.word	0x3fe00000
 801d1e8:	94a03595 	.word	0x94a03595
 801d1ec:	3fcfffff 	.word	0x3fcfffff
 801d1f0:	000fffff 	.word	0x000fffff
 801d1f4:	7ff00000 	.word	0x7ff00000
 801d1f8:	7fefffff 	.word	0x7fefffff
 801d1fc:	7fe00000 	.word	0x7fe00000
 801d200:	7c9fffff 	.word	0x7c9fffff

0801d204 <_strtod_r>:
 801d204:	4b01      	ldr	r3, [pc, #4]	@ (801d20c <_strtod_r+0x8>)
 801d206:	f7ff ba63 	b.w	801c6d0 <_strtod_l>
 801d20a:	bf00      	nop
 801d20c:	24000070 	.word	0x24000070

0801d210 <__ssputs_r>:
 801d210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d214:	688e      	ldr	r6, [r1, #8]
 801d216:	461f      	mov	r7, r3
 801d218:	42be      	cmp	r6, r7
 801d21a:	680b      	ldr	r3, [r1, #0]
 801d21c:	4682      	mov	sl, r0
 801d21e:	460c      	mov	r4, r1
 801d220:	4690      	mov	r8, r2
 801d222:	d82d      	bhi.n	801d280 <__ssputs_r+0x70>
 801d224:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d228:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801d22c:	d026      	beq.n	801d27c <__ssputs_r+0x6c>
 801d22e:	6965      	ldr	r5, [r4, #20]
 801d230:	6909      	ldr	r1, [r1, #16]
 801d232:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d236:	eba3 0901 	sub.w	r9, r3, r1
 801d23a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d23e:	1c7b      	adds	r3, r7, #1
 801d240:	444b      	add	r3, r9
 801d242:	106d      	asrs	r5, r5, #1
 801d244:	429d      	cmp	r5, r3
 801d246:	bf38      	it	cc
 801d248:	461d      	movcc	r5, r3
 801d24a:	0553      	lsls	r3, r2, #21
 801d24c:	d527      	bpl.n	801d29e <__ssputs_r+0x8e>
 801d24e:	4629      	mov	r1, r5
 801d250:	f7fe fcf0 	bl	801bc34 <_malloc_r>
 801d254:	4606      	mov	r6, r0
 801d256:	b360      	cbz	r0, 801d2b2 <__ssputs_r+0xa2>
 801d258:	6921      	ldr	r1, [r4, #16]
 801d25a:	464a      	mov	r2, r9
 801d25c:	f7fd fe79 	bl	801af52 <memcpy>
 801d260:	89a3      	ldrh	r3, [r4, #12]
 801d262:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d26a:	81a3      	strh	r3, [r4, #12]
 801d26c:	6126      	str	r6, [r4, #16]
 801d26e:	6165      	str	r5, [r4, #20]
 801d270:	444e      	add	r6, r9
 801d272:	eba5 0509 	sub.w	r5, r5, r9
 801d276:	6026      	str	r6, [r4, #0]
 801d278:	60a5      	str	r5, [r4, #8]
 801d27a:	463e      	mov	r6, r7
 801d27c:	42be      	cmp	r6, r7
 801d27e:	d900      	bls.n	801d282 <__ssputs_r+0x72>
 801d280:	463e      	mov	r6, r7
 801d282:	6820      	ldr	r0, [r4, #0]
 801d284:	4632      	mov	r2, r6
 801d286:	4641      	mov	r1, r8
 801d288:	f000 fefb 	bl	801e082 <memmove>
 801d28c:	68a3      	ldr	r3, [r4, #8]
 801d28e:	1b9b      	subs	r3, r3, r6
 801d290:	60a3      	str	r3, [r4, #8]
 801d292:	6823      	ldr	r3, [r4, #0]
 801d294:	4433      	add	r3, r6
 801d296:	6023      	str	r3, [r4, #0]
 801d298:	2000      	movs	r0, #0
 801d29a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d29e:	462a      	mov	r2, r5
 801d2a0:	f001 fad3 	bl	801e84a <_realloc_r>
 801d2a4:	4606      	mov	r6, r0
 801d2a6:	2800      	cmp	r0, #0
 801d2a8:	d1e0      	bne.n	801d26c <__ssputs_r+0x5c>
 801d2aa:	6921      	ldr	r1, [r4, #16]
 801d2ac:	4650      	mov	r0, sl
 801d2ae:	f7fe fc4d 	bl	801bb4c <_free_r>
 801d2b2:	230c      	movs	r3, #12
 801d2b4:	f8ca 3000 	str.w	r3, [sl]
 801d2b8:	89a3      	ldrh	r3, [r4, #12]
 801d2ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d2be:	81a3      	strh	r3, [r4, #12]
 801d2c0:	f04f 30ff 	mov.w	r0, #4294967295
 801d2c4:	e7e9      	b.n	801d29a <__ssputs_r+0x8a>
	...

0801d2c8 <_svfiprintf_r>:
 801d2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d2cc:	4698      	mov	r8, r3
 801d2ce:	898b      	ldrh	r3, [r1, #12]
 801d2d0:	061b      	lsls	r3, r3, #24
 801d2d2:	b09d      	sub	sp, #116	@ 0x74
 801d2d4:	4607      	mov	r7, r0
 801d2d6:	460d      	mov	r5, r1
 801d2d8:	4614      	mov	r4, r2
 801d2da:	d510      	bpl.n	801d2fe <_svfiprintf_r+0x36>
 801d2dc:	690b      	ldr	r3, [r1, #16]
 801d2de:	b973      	cbnz	r3, 801d2fe <_svfiprintf_r+0x36>
 801d2e0:	2140      	movs	r1, #64	@ 0x40
 801d2e2:	f7fe fca7 	bl	801bc34 <_malloc_r>
 801d2e6:	6028      	str	r0, [r5, #0]
 801d2e8:	6128      	str	r0, [r5, #16]
 801d2ea:	b930      	cbnz	r0, 801d2fa <_svfiprintf_r+0x32>
 801d2ec:	230c      	movs	r3, #12
 801d2ee:	603b      	str	r3, [r7, #0]
 801d2f0:	f04f 30ff 	mov.w	r0, #4294967295
 801d2f4:	b01d      	add	sp, #116	@ 0x74
 801d2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d2fa:	2340      	movs	r3, #64	@ 0x40
 801d2fc:	616b      	str	r3, [r5, #20]
 801d2fe:	2300      	movs	r3, #0
 801d300:	9309      	str	r3, [sp, #36]	@ 0x24
 801d302:	2320      	movs	r3, #32
 801d304:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d308:	f8cd 800c 	str.w	r8, [sp, #12]
 801d30c:	2330      	movs	r3, #48	@ 0x30
 801d30e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d4ac <_svfiprintf_r+0x1e4>
 801d312:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d316:	f04f 0901 	mov.w	r9, #1
 801d31a:	4623      	mov	r3, r4
 801d31c:	469a      	mov	sl, r3
 801d31e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d322:	b10a      	cbz	r2, 801d328 <_svfiprintf_r+0x60>
 801d324:	2a25      	cmp	r2, #37	@ 0x25
 801d326:	d1f9      	bne.n	801d31c <_svfiprintf_r+0x54>
 801d328:	ebba 0b04 	subs.w	fp, sl, r4
 801d32c:	d00b      	beq.n	801d346 <_svfiprintf_r+0x7e>
 801d32e:	465b      	mov	r3, fp
 801d330:	4622      	mov	r2, r4
 801d332:	4629      	mov	r1, r5
 801d334:	4638      	mov	r0, r7
 801d336:	f7ff ff6b 	bl	801d210 <__ssputs_r>
 801d33a:	3001      	adds	r0, #1
 801d33c:	f000 80a7 	beq.w	801d48e <_svfiprintf_r+0x1c6>
 801d340:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d342:	445a      	add	r2, fp
 801d344:	9209      	str	r2, [sp, #36]	@ 0x24
 801d346:	f89a 3000 	ldrb.w	r3, [sl]
 801d34a:	2b00      	cmp	r3, #0
 801d34c:	f000 809f 	beq.w	801d48e <_svfiprintf_r+0x1c6>
 801d350:	2300      	movs	r3, #0
 801d352:	f04f 32ff 	mov.w	r2, #4294967295
 801d356:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d35a:	f10a 0a01 	add.w	sl, sl, #1
 801d35e:	9304      	str	r3, [sp, #16]
 801d360:	9307      	str	r3, [sp, #28]
 801d362:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d366:	931a      	str	r3, [sp, #104]	@ 0x68
 801d368:	4654      	mov	r4, sl
 801d36a:	2205      	movs	r2, #5
 801d36c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d370:	484e      	ldr	r0, [pc, #312]	@ (801d4ac <_svfiprintf_r+0x1e4>)
 801d372:	f7e2 ffdd 	bl	8000330 <memchr>
 801d376:	9a04      	ldr	r2, [sp, #16]
 801d378:	b9d8      	cbnz	r0, 801d3b2 <_svfiprintf_r+0xea>
 801d37a:	06d0      	lsls	r0, r2, #27
 801d37c:	bf44      	itt	mi
 801d37e:	2320      	movmi	r3, #32
 801d380:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d384:	0711      	lsls	r1, r2, #28
 801d386:	bf44      	itt	mi
 801d388:	232b      	movmi	r3, #43	@ 0x2b
 801d38a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d38e:	f89a 3000 	ldrb.w	r3, [sl]
 801d392:	2b2a      	cmp	r3, #42	@ 0x2a
 801d394:	d015      	beq.n	801d3c2 <_svfiprintf_r+0xfa>
 801d396:	9a07      	ldr	r2, [sp, #28]
 801d398:	4654      	mov	r4, sl
 801d39a:	2000      	movs	r0, #0
 801d39c:	f04f 0c0a 	mov.w	ip, #10
 801d3a0:	4621      	mov	r1, r4
 801d3a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d3a6:	3b30      	subs	r3, #48	@ 0x30
 801d3a8:	2b09      	cmp	r3, #9
 801d3aa:	d94b      	bls.n	801d444 <_svfiprintf_r+0x17c>
 801d3ac:	b1b0      	cbz	r0, 801d3dc <_svfiprintf_r+0x114>
 801d3ae:	9207      	str	r2, [sp, #28]
 801d3b0:	e014      	b.n	801d3dc <_svfiprintf_r+0x114>
 801d3b2:	eba0 0308 	sub.w	r3, r0, r8
 801d3b6:	fa09 f303 	lsl.w	r3, r9, r3
 801d3ba:	4313      	orrs	r3, r2
 801d3bc:	9304      	str	r3, [sp, #16]
 801d3be:	46a2      	mov	sl, r4
 801d3c0:	e7d2      	b.n	801d368 <_svfiprintf_r+0xa0>
 801d3c2:	9b03      	ldr	r3, [sp, #12]
 801d3c4:	1d19      	adds	r1, r3, #4
 801d3c6:	681b      	ldr	r3, [r3, #0]
 801d3c8:	9103      	str	r1, [sp, #12]
 801d3ca:	2b00      	cmp	r3, #0
 801d3cc:	bfbb      	ittet	lt
 801d3ce:	425b      	neglt	r3, r3
 801d3d0:	f042 0202 	orrlt.w	r2, r2, #2
 801d3d4:	9307      	strge	r3, [sp, #28]
 801d3d6:	9307      	strlt	r3, [sp, #28]
 801d3d8:	bfb8      	it	lt
 801d3da:	9204      	strlt	r2, [sp, #16]
 801d3dc:	7823      	ldrb	r3, [r4, #0]
 801d3de:	2b2e      	cmp	r3, #46	@ 0x2e
 801d3e0:	d10a      	bne.n	801d3f8 <_svfiprintf_r+0x130>
 801d3e2:	7863      	ldrb	r3, [r4, #1]
 801d3e4:	2b2a      	cmp	r3, #42	@ 0x2a
 801d3e6:	d132      	bne.n	801d44e <_svfiprintf_r+0x186>
 801d3e8:	9b03      	ldr	r3, [sp, #12]
 801d3ea:	1d1a      	adds	r2, r3, #4
 801d3ec:	681b      	ldr	r3, [r3, #0]
 801d3ee:	9203      	str	r2, [sp, #12]
 801d3f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d3f4:	3402      	adds	r4, #2
 801d3f6:	9305      	str	r3, [sp, #20]
 801d3f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d4bc <_svfiprintf_r+0x1f4>
 801d3fc:	7821      	ldrb	r1, [r4, #0]
 801d3fe:	2203      	movs	r2, #3
 801d400:	4650      	mov	r0, sl
 801d402:	f7e2 ff95 	bl	8000330 <memchr>
 801d406:	b138      	cbz	r0, 801d418 <_svfiprintf_r+0x150>
 801d408:	9b04      	ldr	r3, [sp, #16]
 801d40a:	eba0 000a 	sub.w	r0, r0, sl
 801d40e:	2240      	movs	r2, #64	@ 0x40
 801d410:	4082      	lsls	r2, r0
 801d412:	4313      	orrs	r3, r2
 801d414:	3401      	adds	r4, #1
 801d416:	9304      	str	r3, [sp, #16]
 801d418:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d41c:	4824      	ldr	r0, [pc, #144]	@ (801d4b0 <_svfiprintf_r+0x1e8>)
 801d41e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d422:	2206      	movs	r2, #6
 801d424:	f7e2 ff84 	bl	8000330 <memchr>
 801d428:	2800      	cmp	r0, #0
 801d42a:	d036      	beq.n	801d49a <_svfiprintf_r+0x1d2>
 801d42c:	4b21      	ldr	r3, [pc, #132]	@ (801d4b4 <_svfiprintf_r+0x1ec>)
 801d42e:	bb1b      	cbnz	r3, 801d478 <_svfiprintf_r+0x1b0>
 801d430:	9b03      	ldr	r3, [sp, #12]
 801d432:	3307      	adds	r3, #7
 801d434:	f023 0307 	bic.w	r3, r3, #7
 801d438:	3308      	adds	r3, #8
 801d43a:	9303      	str	r3, [sp, #12]
 801d43c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d43e:	4433      	add	r3, r6
 801d440:	9309      	str	r3, [sp, #36]	@ 0x24
 801d442:	e76a      	b.n	801d31a <_svfiprintf_r+0x52>
 801d444:	fb0c 3202 	mla	r2, ip, r2, r3
 801d448:	460c      	mov	r4, r1
 801d44a:	2001      	movs	r0, #1
 801d44c:	e7a8      	b.n	801d3a0 <_svfiprintf_r+0xd8>
 801d44e:	2300      	movs	r3, #0
 801d450:	3401      	adds	r4, #1
 801d452:	9305      	str	r3, [sp, #20]
 801d454:	4619      	mov	r1, r3
 801d456:	f04f 0c0a 	mov.w	ip, #10
 801d45a:	4620      	mov	r0, r4
 801d45c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d460:	3a30      	subs	r2, #48	@ 0x30
 801d462:	2a09      	cmp	r2, #9
 801d464:	d903      	bls.n	801d46e <_svfiprintf_r+0x1a6>
 801d466:	2b00      	cmp	r3, #0
 801d468:	d0c6      	beq.n	801d3f8 <_svfiprintf_r+0x130>
 801d46a:	9105      	str	r1, [sp, #20]
 801d46c:	e7c4      	b.n	801d3f8 <_svfiprintf_r+0x130>
 801d46e:	fb0c 2101 	mla	r1, ip, r1, r2
 801d472:	4604      	mov	r4, r0
 801d474:	2301      	movs	r3, #1
 801d476:	e7f0      	b.n	801d45a <_svfiprintf_r+0x192>
 801d478:	ab03      	add	r3, sp, #12
 801d47a:	9300      	str	r3, [sp, #0]
 801d47c:	462a      	mov	r2, r5
 801d47e:	4b0e      	ldr	r3, [pc, #56]	@ (801d4b8 <_svfiprintf_r+0x1f0>)
 801d480:	a904      	add	r1, sp, #16
 801d482:	4638      	mov	r0, r7
 801d484:	f7fc fb48 	bl	8019b18 <_printf_float>
 801d488:	1c42      	adds	r2, r0, #1
 801d48a:	4606      	mov	r6, r0
 801d48c:	d1d6      	bne.n	801d43c <_svfiprintf_r+0x174>
 801d48e:	89ab      	ldrh	r3, [r5, #12]
 801d490:	065b      	lsls	r3, r3, #25
 801d492:	f53f af2d 	bmi.w	801d2f0 <_svfiprintf_r+0x28>
 801d496:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d498:	e72c      	b.n	801d2f4 <_svfiprintf_r+0x2c>
 801d49a:	ab03      	add	r3, sp, #12
 801d49c:	9300      	str	r3, [sp, #0]
 801d49e:	462a      	mov	r2, r5
 801d4a0:	4b05      	ldr	r3, [pc, #20]	@ (801d4b8 <_svfiprintf_r+0x1f0>)
 801d4a2:	a904      	add	r1, sp, #16
 801d4a4:	4638      	mov	r0, r7
 801d4a6:	f7fc fdbf 	bl	801a028 <_printf_i>
 801d4aa:	e7ed      	b.n	801d488 <_svfiprintf_r+0x1c0>
 801d4ac:	0801f6f0 	.word	0x0801f6f0
 801d4b0:	0801f6fa 	.word	0x0801f6fa
 801d4b4:	08019b19 	.word	0x08019b19
 801d4b8:	0801d211 	.word	0x0801d211
 801d4bc:	0801f6f6 	.word	0x0801f6f6

0801d4c0 <_sungetc_r>:
 801d4c0:	b538      	push	{r3, r4, r5, lr}
 801d4c2:	1c4b      	adds	r3, r1, #1
 801d4c4:	4614      	mov	r4, r2
 801d4c6:	d103      	bne.n	801d4d0 <_sungetc_r+0x10>
 801d4c8:	f04f 35ff 	mov.w	r5, #4294967295
 801d4cc:	4628      	mov	r0, r5
 801d4ce:	bd38      	pop	{r3, r4, r5, pc}
 801d4d0:	8993      	ldrh	r3, [r2, #12]
 801d4d2:	f023 0320 	bic.w	r3, r3, #32
 801d4d6:	8193      	strh	r3, [r2, #12]
 801d4d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d4da:	6852      	ldr	r2, [r2, #4]
 801d4dc:	b2cd      	uxtb	r5, r1
 801d4de:	b18b      	cbz	r3, 801d504 <_sungetc_r+0x44>
 801d4e0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801d4e2:	4293      	cmp	r3, r2
 801d4e4:	dd08      	ble.n	801d4f8 <_sungetc_r+0x38>
 801d4e6:	6823      	ldr	r3, [r4, #0]
 801d4e8:	1e5a      	subs	r2, r3, #1
 801d4ea:	6022      	str	r2, [r4, #0]
 801d4ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 801d4f0:	6863      	ldr	r3, [r4, #4]
 801d4f2:	3301      	adds	r3, #1
 801d4f4:	6063      	str	r3, [r4, #4]
 801d4f6:	e7e9      	b.n	801d4cc <_sungetc_r+0xc>
 801d4f8:	4621      	mov	r1, r4
 801d4fa:	f000 fd88 	bl	801e00e <__submore>
 801d4fe:	2800      	cmp	r0, #0
 801d500:	d0f1      	beq.n	801d4e6 <_sungetc_r+0x26>
 801d502:	e7e1      	b.n	801d4c8 <_sungetc_r+0x8>
 801d504:	6921      	ldr	r1, [r4, #16]
 801d506:	6823      	ldr	r3, [r4, #0]
 801d508:	b151      	cbz	r1, 801d520 <_sungetc_r+0x60>
 801d50a:	4299      	cmp	r1, r3
 801d50c:	d208      	bcs.n	801d520 <_sungetc_r+0x60>
 801d50e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801d512:	42a9      	cmp	r1, r5
 801d514:	d104      	bne.n	801d520 <_sungetc_r+0x60>
 801d516:	3b01      	subs	r3, #1
 801d518:	3201      	adds	r2, #1
 801d51a:	6023      	str	r3, [r4, #0]
 801d51c:	6062      	str	r2, [r4, #4]
 801d51e:	e7d5      	b.n	801d4cc <_sungetc_r+0xc>
 801d520:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801d524:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d528:	6363      	str	r3, [r4, #52]	@ 0x34
 801d52a:	2303      	movs	r3, #3
 801d52c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801d52e:	4623      	mov	r3, r4
 801d530:	f803 5f46 	strb.w	r5, [r3, #70]!
 801d534:	6023      	str	r3, [r4, #0]
 801d536:	2301      	movs	r3, #1
 801d538:	e7dc      	b.n	801d4f4 <_sungetc_r+0x34>

0801d53a <__ssrefill_r>:
 801d53a:	b510      	push	{r4, lr}
 801d53c:	460c      	mov	r4, r1
 801d53e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801d540:	b169      	cbz	r1, 801d55e <__ssrefill_r+0x24>
 801d542:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d546:	4299      	cmp	r1, r3
 801d548:	d001      	beq.n	801d54e <__ssrefill_r+0x14>
 801d54a:	f7fe faff 	bl	801bb4c <_free_r>
 801d54e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d550:	6063      	str	r3, [r4, #4]
 801d552:	2000      	movs	r0, #0
 801d554:	6360      	str	r0, [r4, #52]	@ 0x34
 801d556:	b113      	cbz	r3, 801d55e <__ssrefill_r+0x24>
 801d558:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801d55a:	6023      	str	r3, [r4, #0]
 801d55c:	bd10      	pop	{r4, pc}
 801d55e:	6923      	ldr	r3, [r4, #16]
 801d560:	6023      	str	r3, [r4, #0]
 801d562:	2300      	movs	r3, #0
 801d564:	6063      	str	r3, [r4, #4]
 801d566:	89a3      	ldrh	r3, [r4, #12]
 801d568:	f043 0320 	orr.w	r3, r3, #32
 801d56c:	81a3      	strh	r3, [r4, #12]
 801d56e:	f04f 30ff 	mov.w	r0, #4294967295
 801d572:	e7f3      	b.n	801d55c <__ssrefill_r+0x22>

0801d574 <__ssvfiscanf_r>:
 801d574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d578:	460c      	mov	r4, r1
 801d57a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801d57e:	2100      	movs	r1, #0
 801d580:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801d584:	49a6      	ldr	r1, [pc, #664]	@ (801d820 <__ssvfiscanf_r+0x2ac>)
 801d586:	91a0      	str	r1, [sp, #640]	@ 0x280
 801d588:	f10d 0804 	add.w	r8, sp, #4
 801d58c:	49a5      	ldr	r1, [pc, #660]	@ (801d824 <__ssvfiscanf_r+0x2b0>)
 801d58e:	4fa6      	ldr	r7, [pc, #664]	@ (801d828 <__ssvfiscanf_r+0x2b4>)
 801d590:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801d594:	4606      	mov	r6, r0
 801d596:	91a1      	str	r1, [sp, #644]	@ 0x284
 801d598:	9300      	str	r3, [sp, #0]
 801d59a:	f892 9000 	ldrb.w	r9, [r2]
 801d59e:	f1b9 0f00 	cmp.w	r9, #0
 801d5a2:	f000 8158 	beq.w	801d856 <__ssvfiscanf_r+0x2e2>
 801d5a6:	f817 3009 	ldrb.w	r3, [r7, r9]
 801d5aa:	f013 0308 	ands.w	r3, r3, #8
 801d5ae:	f102 0501 	add.w	r5, r2, #1
 801d5b2:	d019      	beq.n	801d5e8 <__ssvfiscanf_r+0x74>
 801d5b4:	6863      	ldr	r3, [r4, #4]
 801d5b6:	2b00      	cmp	r3, #0
 801d5b8:	dd0f      	ble.n	801d5da <__ssvfiscanf_r+0x66>
 801d5ba:	6823      	ldr	r3, [r4, #0]
 801d5bc:	781a      	ldrb	r2, [r3, #0]
 801d5be:	5cba      	ldrb	r2, [r7, r2]
 801d5c0:	0712      	lsls	r2, r2, #28
 801d5c2:	d401      	bmi.n	801d5c8 <__ssvfiscanf_r+0x54>
 801d5c4:	462a      	mov	r2, r5
 801d5c6:	e7e8      	b.n	801d59a <__ssvfiscanf_r+0x26>
 801d5c8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d5ca:	3201      	adds	r2, #1
 801d5cc:	9245      	str	r2, [sp, #276]	@ 0x114
 801d5ce:	6862      	ldr	r2, [r4, #4]
 801d5d0:	3301      	adds	r3, #1
 801d5d2:	3a01      	subs	r2, #1
 801d5d4:	6062      	str	r2, [r4, #4]
 801d5d6:	6023      	str	r3, [r4, #0]
 801d5d8:	e7ec      	b.n	801d5b4 <__ssvfiscanf_r+0x40>
 801d5da:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d5dc:	4621      	mov	r1, r4
 801d5de:	4630      	mov	r0, r6
 801d5e0:	4798      	blx	r3
 801d5e2:	2800      	cmp	r0, #0
 801d5e4:	d0e9      	beq.n	801d5ba <__ssvfiscanf_r+0x46>
 801d5e6:	e7ed      	b.n	801d5c4 <__ssvfiscanf_r+0x50>
 801d5e8:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801d5ec:	f040 8085 	bne.w	801d6fa <__ssvfiscanf_r+0x186>
 801d5f0:	9341      	str	r3, [sp, #260]	@ 0x104
 801d5f2:	9343      	str	r3, [sp, #268]	@ 0x10c
 801d5f4:	7853      	ldrb	r3, [r2, #1]
 801d5f6:	2b2a      	cmp	r3, #42	@ 0x2a
 801d5f8:	bf02      	ittt	eq
 801d5fa:	2310      	moveq	r3, #16
 801d5fc:	1c95      	addeq	r5, r2, #2
 801d5fe:	9341      	streq	r3, [sp, #260]	@ 0x104
 801d600:	220a      	movs	r2, #10
 801d602:	46aa      	mov	sl, r5
 801d604:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801d608:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801d60c:	2b09      	cmp	r3, #9
 801d60e:	d91e      	bls.n	801d64e <__ssvfiscanf_r+0xda>
 801d610:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801d82c <__ssvfiscanf_r+0x2b8>
 801d614:	2203      	movs	r2, #3
 801d616:	4658      	mov	r0, fp
 801d618:	f7e2 fe8a 	bl	8000330 <memchr>
 801d61c:	b138      	cbz	r0, 801d62e <__ssvfiscanf_r+0xba>
 801d61e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d620:	eba0 000b 	sub.w	r0, r0, fp
 801d624:	2301      	movs	r3, #1
 801d626:	4083      	lsls	r3, r0
 801d628:	4313      	orrs	r3, r2
 801d62a:	9341      	str	r3, [sp, #260]	@ 0x104
 801d62c:	4655      	mov	r5, sl
 801d62e:	f815 3b01 	ldrb.w	r3, [r5], #1
 801d632:	2b78      	cmp	r3, #120	@ 0x78
 801d634:	d806      	bhi.n	801d644 <__ssvfiscanf_r+0xd0>
 801d636:	2b57      	cmp	r3, #87	@ 0x57
 801d638:	d810      	bhi.n	801d65c <__ssvfiscanf_r+0xe8>
 801d63a:	2b25      	cmp	r3, #37	@ 0x25
 801d63c:	d05d      	beq.n	801d6fa <__ssvfiscanf_r+0x186>
 801d63e:	d857      	bhi.n	801d6f0 <__ssvfiscanf_r+0x17c>
 801d640:	2b00      	cmp	r3, #0
 801d642:	d075      	beq.n	801d730 <__ssvfiscanf_r+0x1bc>
 801d644:	2303      	movs	r3, #3
 801d646:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d648:	230a      	movs	r3, #10
 801d64a:	9342      	str	r3, [sp, #264]	@ 0x108
 801d64c:	e088      	b.n	801d760 <__ssvfiscanf_r+0x1ec>
 801d64e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801d650:	fb02 1103 	mla	r1, r2, r3, r1
 801d654:	3930      	subs	r1, #48	@ 0x30
 801d656:	9143      	str	r1, [sp, #268]	@ 0x10c
 801d658:	4655      	mov	r5, sl
 801d65a:	e7d2      	b.n	801d602 <__ssvfiscanf_r+0x8e>
 801d65c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801d660:	2a20      	cmp	r2, #32
 801d662:	d8ef      	bhi.n	801d644 <__ssvfiscanf_r+0xd0>
 801d664:	a101      	add	r1, pc, #4	@ (adr r1, 801d66c <__ssvfiscanf_r+0xf8>)
 801d666:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d66a:	bf00      	nop
 801d66c:	0801d73f 	.word	0x0801d73f
 801d670:	0801d645 	.word	0x0801d645
 801d674:	0801d645 	.word	0x0801d645
 801d678:	0801d799 	.word	0x0801d799
 801d67c:	0801d645 	.word	0x0801d645
 801d680:	0801d645 	.word	0x0801d645
 801d684:	0801d645 	.word	0x0801d645
 801d688:	0801d645 	.word	0x0801d645
 801d68c:	0801d645 	.word	0x0801d645
 801d690:	0801d645 	.word	0x0801d645
 801d694:	0801d645 	.word	0x0801d645
 801d698:	0801d7af 	.word	0x0801d7af
 801d69c:	0801d795 	.word	0x0801d795
 801d6a0:	0801d6f7 	.word	0x0801d6f7
 801d6a4:	0801d6f7 	.word	0x0801d6f7
 801d6a8:	0801d6f7 	.word	0x0801d6f7
 801d6ac:	0801d645 	.word	0x0801d645
 801d6b0:	0801d751 	.word	0x0801d751
 801d6b4:	0801d645 	.word	0x0801d645
 801d6b8:	0801d645 	.word	0x0801d645
 801d6bc:	0801d645 	.word	0x0801d645
 801d6c0:	0801d645 	.word	0x0801d645
 801d6c4:	0801d7bf 	.word	0x0801d7bf
 801d6c8:	0801d759 	.word	0x0801d759
 801d6cc:	0801d737 	.word	0x0801d737
 801d6d0:	0801d645 	.word	0x0801d645
 801d6d4:	0801d645 	.word	0x0801d645
 801d6d8:	0801d7bb 	.word	0x0801d7bb
 801d6dc:	0801d645 	.word	0x0801d645
 801d6e0:	0801d795 	.word	0x0801d795
 801d6e4:	0801d645 	.word	0x0801d645
 801d6e8:	0801d645 	.word	0x0801d645
 801d6ec:	0801d73f 	.word	0x0801d73f
 801d6f0:	3b45      	subs	r3, #69	@ 0x45
 801d6f2:	2b02      	cmp	r3, #2
 801d6f4:	d8a6      	bhi.n	801d644 <__ssvfiscanf_r+0xd0>
 801d6f6:	2305      	movs	r3, #5
 801d6f8:	e031      	b.n	801d75e <__ssvfiscanf_r+0x1ea>
 801d6fa:	6863      	ldr	r3, [r4, #4]
 801d6fc:	2b00      	cmp	r3, #0
 801d6fe:	dd0d      	ble.n	801d71c <__ssvfiscanf_r+0x1a8>
 801d700:	6823      	ldr	r3, [r4, #0]
 801d702:	781a      	ldrb	r2, [r3, #0]
 801d704:	454a      	cmp	r2, r9
 801d706:	f040 80a6 	bne.w	801d856 <__ssvfiscanf_r+0x2e2>
 801d70a:	3301      	adds	r3, #1
 801d70c:	6862      	ldr	r2, [r4, #4]
 801d70e:	6023      	str	r3, [r4, #0]
 801d710:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801d712:	3a01      	subs	r2, #1
 801d714:	3301      	adds	r3, #1
 801d716:	6062      	str	r2, [r4, #4]
 801d718:	9345      	str	r3, [sp, #276]	@ 0x114
 801d71a:	e753      	b.n	801d5c4 <__ssvfiscanf_r+0x50>
 801d71c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d71e:	4621      	mov	r1, r4
 801d720:	4630      	mov	r0, r6
 801d722:	4798      	blx	r3
 801d724:	2800      	cmp	r0, #0
 801d726:	d0eb      	beq.n	801d700 <__ssvfiscanf_r+0x18c>
 801d728:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d72a:	2800      	cmp	r0, #0
 801d72c:	f040 808b 	bne.w	801d846 <__ssvfiscanf_r+0x2d2>
 801d730:	f04f 30ff 	mov.w	r0, #4294967295
 801d734:	e08b      	b.n	801d84e <__ssvfiscanf_r+0x2da>
 801d736:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d738:	f042 0220 	orr.w	r2, r2, #32
 801d73c:	9241      	str	r2, [sp, #260]	@ 0x104
 801d73e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801d740:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801d744:	9241      	str	r2, [sp, #260]	@ 0x104
 801d746:	2210      	movs	r2, #16
 801d748:	2b6e      	cmp	r3, #110	@ 0x6e
 801d74a:	9242      	str	r2, [sp, #264]	@ 0x108
 801d74c:	d902      	bls.n	801d754 <__ssvfiscanf_r+0x1e0>
 801d74e:	e005      	b.n	801d75c <__ssvfiscanf_r+0x1e8>
 801d750:	2300      	movs	r3, #0
 801d752:	9342      	str	r3, [sp, #264]	@ 0x108
 801d754:	2303      	movs	r3, #3
 801d756:	e002      	b.n	801d75e <__ssvfiscanf_r+0x1ea>
 801d758:	2308      	movs	r3, #8
 801d75a:	9342      	str	r3, [sp, #264]	@ 0x108
 801d75c:	2304      	movs	r3, #4
 801d75e:	9347      	str	r3, [sp, #284]	@ 0x11c
 801d760:	6863      	ldr	r3, [r4, #4]
 801d762:	2b00      	cmp	r3, #0
 801d764:	dd39      	ble.n	801d7da <__ssvfiscanf_r+0x266>
 801d766:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d768:	0659      	lsls	r1, r3, #25
 801d76a:	d404      	bmi.n	801d776 <__ssvfiscanf_r+0x202>
 801d76c:	6823      	ldr	r3, [r4, #0]
 801d76e:	781a      	ldrb	r2, [r3, #0]
 801d770:	5cba      	ldrb	r2, [r7, r2]
 801d772:	0712      	lsls	r2, r2, #28
 801d774:	d438      	bmi.n	801d7e8 <__ssvfiscanf_r+0x274>
 801d776:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801d778:	2b02      	cmp	r3, #2
 801d77a:	dc47      	bgt.n	801d80c <__ssvfiscanf_r+0x298>
 801d77c:	466b      	mov	r3, sp
 801d77e:	4622      	mov	r2, r4
 801d780:	a941      	add	r1, sp, #260	@ 0x104
 801d782:	4630      	mov	r0, r6
 801d784:	f000 f9ae 	bl	801dae4 <_scanf_chars>
 801d788:	2801      	cmp	r0, #1
 801d78a:	d064      	beq.n	801d856 <__ssvfiscanf_r+0x2e2>
 801d78c:	2802      	cmp	r0, #2
 801d78e:	f47f af19 	bne.w	801d5c4 <__ssvfiscanf_r+0x50>
 801d792:	e7c9      	b.n	801d728 <__ssvfiscanf_r+0x1b4>
 801d794:	220a      	movs	r2, #10
 801d796:	e7d7      	b.n	801d748 <__ssvfiscanf_r+0x1d4>
 801d798:	4629      	mov	r1, r5
 801d79a:	4640      	mov	r0, r8
 801d79c:	f000 fbfe 	bl	801df9c <__sccl>
 801d7a0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d7a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d7a6:	9341      	str	r3, [sp, #260]	@ 0x104
 801d7a8:	4605      	mov	r5, r0
 801d7aa:	2301      	movs	r3, #1
 801d7ac:	e7d7      	b.n	801d75e <__ssvfiscanf_r+0x1ea>
 801d7ae:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801d7b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d7b4:	9341      	str	r3, [sp, #260]	@ 0x104
 801d7b6:	2300      	movs	r3, #0
 801d7b8:	e7d1      	b.n	801d75e <__ssvfiscanf_r+0x1ea>
 801d7ba:	2302      	movs	r3, #2
 801d7bc:	e7cf      	b.n	801d75e <__ssvfiscanf_r+0x1ea>
 801d7be:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801d7c0:	06c3      	lsls	r3, r0, #27
 801d7c2:	f53f aeff 	bmi.w	801d5c4 <__ssvfiscanf_r+0x50>
 801d7c6:	9b00      	ldr	r3, [sp, #0]
 801d7c8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d7ca:	1d19      	adds	r1, r3, #4
 801d7cc:	9100      	str	r1, [sp, #0]
 801d7ce:	681b      	ldr	r3, [r3, #0]
 801d7d0:	07c0      	lsls	r0, r0, #31
 801d7d2:	bf4c      	ite	mi
 801d7d4:	801a      	strhmi	r2, [r3, #0]
 801d7d6:	601a      	strpl	r2, [r3, #0]
 801d7d8:	e6f4      	b.n	801d5c4 <__ssvfiscanf_r+0x50>
 801d7da:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d7dc:	4621      	mov	r1, r4
 801d7de:	4630      	mov	r0, r6
 801d7e0:	4798      	blx	r3
 801d7e2:	2800      	cmp	r0, #0
 801d7e4:	d0bf      	beq.n	801d766 <__ssvfiscanf_r+0x1f2>
 801d7e6:	e79f      	b.n	801d728 <__ssvfiscanf_r+0x1b4>
 801d7e8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801d7ea:	3201      	adds	r2, #1
 801d7ec:	9245      	str	r2, [sp, #276]	@ 0x114
 801d7ee:	6862      	ldr	r2, [r4, #4]
 801d7f0:	3a01      	subs	r2, #1
 801d7f2:	2a00      	cmp	r2, #0
 801d7f4:	6062      	str	r2, [r4, #4]
 801d7f6:	dd02      	ble.n	801d7fe <__ssvfiscanf_r+0x28a>
 801d7f8:	3301      	adds	r3, #1
 801d7fa:	6023      	str	r3, [r4, #0]
 801d7fc:	e7b6      	b.n	801d76c <__ssvfiscanf_r+0x1f8>
 801d7fe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801d800:	4621      	mov	r1, r4
 801d802:	4630      	mov	r0, r6
 801d804:	4798      	blx	r3
 801d806:	2800      	cmp	r0, #0
 801d808:	d0b0      	beq.n	801d76c <__ssvfiscanf_r+0x1f8>
 801d80a:	e78d      	b.n	801d728 <__ssvfiscanf_r+0x1b4>
 801d80c:	2b04      	cmp	r3, #4
 801d80e:	dc0f      	bgt.n	801d830 <__ssvfiscanf_r+0x2bc>
 801d810:	466b      	mov	r3, sp
 801d812:	4622      	mov	r2, r4
 801d814:	a941      	add	r1, sp, #260	@ 0x104
 801d816:	4630      	mov	r0, r6
 801d818:	f000 f9be 	bl	801db98 <_scanf_i>
 801d81c:	e7b4      	b.n	801d788 <__ssvfiscanf_r+0x214>
 801d81e:	bf00      	nop
 801d820:	0801d4c1 	.word	0x0801d4c1
 801d824:	0801d53b 	.word	0x0801d53b
 801d828:	0801f4d1 	.word	0x0801f4d1
 801d82c:	0801f6f6 	.word	0x0801f6f6
 801d830:	4b0a      	ldr	r3, [pc, #40]	@ (801d85c <__ssvfiscanf_r+0x2e8>)
 801d832:	2b00      	cmp	r3, #0
 801d834:	f43f aec6 	beq.w	801d5c4 <__ssvfiscanf_r+0x50>
 801d838:	466b      	mov	r3, sp
 801d83a:	4622      	mov	r2, r4
 801d83c:	a941      	add	r1, sp, #260	@ 0x104
 801d83e:	4630      	mov	r0, r6
 801d840:	f7fc fd10 	bl	801a264 <_scanf_float>
 801d844:	e7a0      	b.n	801d788 <__ssvfiscanf_r+0x214>
 801d846:	89a3      	ldrh	r3, [r4, #12]
 801d848:	065b      	lsls	r3, r3, #25
 801d84a:	f53f af71 	bmi.w	801d730 <__ssvfiscanf_r+0x1bc>
 801d84e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801d852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d856:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801d858:	e7f9      	b.n	801d84e <__ssvfiscanf_r+0x2da>
 801d85a:	bf00      	nop
 801d85c:	0801a265 	.word	0x0801a265

0801d860 <__sfputc_r>:
 801d860:	6893      	ldr	r3, [r2, #8]
 801d862:	3b01      	subs	r3, #1
 801d864:	2b00      	cmp	r3, #0
 801d866:	b410      	push	{r4}
 801d868:	6093      	str	r3, [r2, #8]
 801d86a:	da08      	bge.n	801d87e <__sfputc_r+0x1e>
 801d86c:	6994      	ldr	r4, [r2, #24]
 801d86e:	42a3      	cmp	r3, r4
 801d870:	db01      	blt.n	801d876 <__sfputc_r+0x16>
 801d872:	290a      	cmp	r1, #10
 801d874:	d103      	bne.n	801d87e <__sfputc_r+0x1e>
 801d876:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d87a:	f7fd b9ed 	b.w	801ac58 <__swbuf_r>
 801d87e:	6813      	ldr	r3, [r2, #0]
 801d880:	1c58      	adds	r0, r3, #1
 801d882:	6010      	str	r0, [r2, #0]
 801d884:	7019      	strb	r1, [r3, #0]
 801d886:	4608      	mov	r0, r1
 801d888:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d88c:	4770      	bx	lr

0801d88e <__sfputs_r>:
 801d88e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d890:	4606      	mov	r6, r0
 801d892:	460f      	mov	r7, r1
 801d894:	4614      	mov	r4, r2
 801d896:	18d5      	adds	r5, r2, r3
 801d898:	42ac      	cmp	r4, r5
 801d89a:	d101      	bne.n	801d8a0 <__sfputs_r+0x12>
 801d89c:	2000      	movs	r0, #0
 801d89e:	e007      	b.n	801d8b0 <__sfputs_r+0x22>
 801d8a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d8a4:	463a      	mov	r2, r7
 801d8a6:	4630      	mov	r0, r6
 801d8a8:	f7ff ffda 	bl	801d860 <__sfputc_r>
 801d8ac:	1c43      	adds	r3, r0, #1
 801d8ae:	d1f3      	bne.n	801d898 <__sfputs_r+0xa>
 801d8b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d8b4 <_vfiprintf_r>:
 801d8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d8b8:	460d      	mov	r5, r1
 801d8ba:	b09d      	sub	sp, #116	@ 0x74
 801d8bc:	4614      	mov	r4, r2
 801d8be:	4698      	mov	r8, r3
 801d8c0:	4606      	mov	r6, r0
 801d8c2:	b118      	cbz	r0, 801d8cc <_vfiprintf_r+0x18>
 801d8c4:	6a03      	ldr	r3, [r0, #32]
 801d8c6:	b90b      	cbnz	r3, 801d8cc <_vfiprintf_r+0x18>
 801d8c8:	f7fc ff5e 	bl	801a788 <__sinit>
 801d8cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d8ce:	07d9      	lsls	r1, r3, #31
 801d8d0:	d405      	bmi.n	801d8de <_vfiprintf_r+0x2a>
 801d8d2:	89ab      	ldrh	r3, [r5, #12]
 801d8d4:	059a      	lsls	r2, r3, #22
 801d8d6:	d402      	bmi.n	801d8de <_vfiprintf_r+0x2a>
 801d8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d8da:	f7fd fb38 	bl	801af4e <__retarget_lock_acquire_recursive>
 801d8de:	89ab      	ldrh	r3, [r5, #12]
 801d8e0:	071b      	lsls	r3, r3, #28
 801d8e2:	d501      	bpl.n	801d8e8 <_vfiprintf_r+0x34>
 801d8e4:	692b      	ldr	r3, [r5, #16]
 801d8e6:	b99b      	cbnz	r3, 801d910 <_vfiprintf_r+0x5c>
 801d8e8:	4629      	mov	r1, r5
 801d8ea:	4630      	mov	r0, r6
 801d8ec:	f7fd f9f2 	bl	801acd4 <__swsetup_r>
 801d8f0:	b170      	cbz	r0, 801d910 <_vfiprintf_r+0x5c>
 801d8f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d8f4:	07dc      	lsls	r4, r3, #31
 801d8f6:	d504      	bpl.n	801d902 <_vfiprintf_r+0x4e>
 801d8f8:	f04f 30ff 	mov.w	r0, #4294967295
 801d8fc:	b01d      	add	sp, #116	@ 0x74
 801d8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d902:	89ab      	ldrh	r3, [r5, #12]
 801d904:	0598      	lsls	r0, r3, #22
 801d906:	d4f7      	bmi.n	801d8f8 <_vfiprintf_r+0x44>
 801d908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d90a:	f7fd fb21 	bl	801af50 <__retarget_lock_release_recursive>
 801d90e:	e7f3      	b.n	801d8f8 <_vfiprintf_r+0x44>
 801d910:	2300      	movs	r3, #0
 801d912:	9309      	str	r3, [sp, #36]	@ 0x24
 801d914:	2320      	movs	r3, #32
 801d916:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d91a:	f8cd 800c 	str.w	r8, [sp, #12]
 801d91e:	2330      	movs	r3, #48	@ 0x30
 801d920:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801dad0 <_vfiprintf_r+0x21c>
 801d924:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d928:	f04f 0901 	mov.w	r9, #1
 801d92c:	4623      	mov	r3, r4
 801d92e:	469a      	mov	sl, r3
 801d930:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d934:	b10a      	cbz	r2, 801d93a <_vfiprintf_r+0x86>
 801d936:	2a25      	cmp	r2, #37	@ 0x25
 801d938:	d1f9      	bne.n	801d92e <_vfiprintf_r+0x7a>
 801d93a:	ebba 0b04 	subs.w	fp, sl, r4
 801d93e:	d00b      	beq.n	801d958 <_vfiprintf_r+0xa4>
 801d940:	465b      	mov	r3, fp
 801d942:	4622      	mov	r2, r4
 801d944:	4629      	mov	r1, r5
 801d946:	4630      	mov	r0, r6
 801d948:	f7ff ffa1 	bl	801d88e <__sfputs_r>
 801d94c:	3001      	adds	r0, #1
 801d94e:	f000 80a7 	beq.w	801daa0 <_vfiprintf_r+0x1ec>
 801d952:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d954:	445a      	add	r2, fp
 801d956:	9209      	str	r2, [sp, #36]	@ 0x24
 801d958:	f89a 3000 	ldrb.w	r3, [sl]
 801d95c:	2b00      	cmp	r3, #0
 801d95e:	f000 809f 	beq.w	801daa0 <_vfiprintf_r+0x1ec>
 801d962:	2300      	movs	r3, #0
 801d964:	f04f 32ff 	mov.w	r2, #4294967295
 801d968:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d96c:	f10a 0a01 	add.w	sl, sl, #1
 801d970:	9304      	str	r3, [sp, #16]
 801d972:	9307      	str	r3, [sp, #28]
 801d974:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d978:	931a      	str	r3, [sp, #104]	@ 0x68
 801d97a:	4654      	mov	r4, sl
 801d97c:	2205      	movs	r2, #5
 801d97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d982:	4853      	ldr	r0, [pc, #332]	@ (801dad0 <_vfiprintf_r+0x21c>)
 801d984:	f7e2 fcd4 	bl	8000330 <memchr>
 801d988:	9a04      	ldr	r2, [sp, #16]
 801d98a:	b9d8      	cbnz	r0, 801d9c4 <_vfiprintf_r+0x110>
 801d98c:	06d1      	lsls	r1, r2, #27
 801d98e:	bf44      	itt	mi
 801d990:	2320      	movmi	r3, #32
 801d992:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d996:	0713      	lsls	r3, r2, #28
 801d998:	bf44      	itt	mi
 801d99a:	232b      	movmi	r3, #43	@ 0x2b
 801d99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d9a0:	f89a 3000 	ldrb.w	r3, [sl]
 801d9a4:	2b2a      	cmp	r3, #42	@ 0x2a
 801d9a6:	d015      	beq.n	801d9d4 <_vfiprintf_r+0x120>
 801d9a8:	9a07      	ldr	r2, [sp, #28]
 801d9aa:	4654      	mov	r4, sl
 801d9ac:	2000      	movs	r0, #0
 801d9ae:	f04f 0c0a 	mov.w	ip, #10
 801d9b2:	4621      	mov	r1, r4
 801d9b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d9b8:	3b30      	subs	r3, #48	@ 0x30
 801d9ba:	2b09      	cmp	r3, #9
 801d9bc:	d94b      	bls.n	801da56 <_vfiprintf_r+0x1a2>
 801d9be:	b1b0      	cbz	r0, 801d9ee <_vfiprintf_r+0x13a>
 801d9c0:	9207      	str	r2, [sp, #28]
 801d9c2:	e014      	b.n	801d9ee <_vfiprintf_r+0x13a>
 801d9c4:	eba0 0308 	sub.w	r3, r0, r8
 801d9c8:	fa09 f303 	lsl.w	r3, r9, r3
 801d9cc:	4313      	orrs	r3, r2
 801d9ce:	9304      	str	r3, [sp, #16]
 801d9d0:	46a2      	mov	sl, r4
 801d9d2:	e7d2      	b.n	801d97a <_vfiprintf_r+0xc6>
 801d9d4:	9b03      	ldr	r3, [sp, #12]
 801d9d6:	1d19      	adds	r1, r3, #4
 801d9d8:	681b      	ldr	r3, [r3, #0]
 801d9da:	9103      	str	r1, [sp, #12]
 801d9dc:	2b00      	cmp	r3, #0
 801d9de:	bfbb      	ittet	lt
 801d9e0:	425b      	neglt	r3, r3
 801d9e2:	f042 0202 	orrlt.w	r2, r2, #2
 801d9e6:	9307      	strge	r3, [sp, #28]
 801d9e8:	9307      	strlt	r3, [sp, #28]
 801d9ea:	bfb8      	it	lt
 801d9ec:	9204      	strlt	r2, [sp, #16]
 801d9ee:	7823      	ldrb	r3, [r4, #0]
 801d9f0:	2b2e      	cmp	r3, #46	@ 0x2e
 801d9f2:	d10a      	bne.n	801da0a <_vfiprintf_r+0x156>
 801d9f4:	7863      	ldrb	r3, [r4, #1]
 801d9f6:	2b2a      	cmp	r3, #42	@ 0x2a
 801d9f8:	d132      	bne.n	801da60 <_vfiprintf_r+0x1ac>
 801d9fa:	9b03      	ldr	r3, [sp, #12]
 801d9fc:	1d1a      	adds	r2, r3, #4
 801d9fe:	681b      	ldr	r3, [r3, #0]
 801da00:	9203      	str	r2, [sp, #12]
 801da02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801da06:	3402      	adds	r4, #2
 801da08:	9305      	str	r3, [sp, #20]
 801da0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801dae0 <_vfiprintf_r+0x22c>
 801da0e:	7821      	ldrb	r1, [r4, #0]
 801da10:	2203      	movs	r2, #3
 801da12:	4650      	mov	r0, sl
 801da14:	f7e2 fc8c 	bl	8000330 <memchr>
 801da18:	b138      	cbz	r0, 801da2a <_vfiprintf_r+0x176>
 801da1a:	9b04      	ldr	r3, [sp, #16]
 801da1c:	eba0 000a 	sub.w	r0, r0, sl
 801da20:	2240      	movs	r2, #64	@ 0x40
 801da22:	4082      	lsls	r2, r0
 801da24:	4313      	orrs	r3, r2
 801da26:	3401      	adds	r4, #1
 801da28:	9304      	str	r3, [sp, #16]
 801da2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801da2e:	4829      	ldr	r0, [pc, #164]	@ (801dad4 <_vfiprintf_r+0x220>)
 801da30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801da34:	2206      	movs	r2, #6
 801da36:	f7e2 fc7b 	bl	8000330 <memchr>
 801da3a:	2800      	cmp	r0, #0
 801da3c:	d03f      	beq.n	801dabe <_vfiprintf_r+0x20a>
 801da3e:	4b26      	ldr	r3, [pc, #152]	@ (801dad8 <_vfiprintf_r+0x224>)
 801da40:	bb1b      	cbnz	r3, 801da8a <_vfiprintf_r+0x1d6>
 801da42:	9b03      	ldr	r3, [sp, #12]
 801da44:	3307      	adds	r3, #7
 801da46:	f023 0307 	bic.w	r3, r3, #7
 801da4a:	3308      	adds	r3, #8
 801da4c:	9303      	str	r3, [sp, #12]
 801da4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da50:	443b      	add	r3, r7
 801da52:	9309      	str	r3, [sp, #36]	@ 0x24
 801da54:	e76a      	b.n	801d92c <_vfiprintf_r+0x78>
 801da56:	fb0c 3202 	mla	r2, ip, r2, r3
 801da5a:	460c      	mov	r4, r1
 801da5c:	2001      	movs	r0, #1
 801da5e:	e7a8      	b.n	801d9b2 <_vfiprintf_r+0xfe>
 801da60:	2300      	movs	r3, #0
 801da62:	3401      	adds	r4, #1
 801da64:	9305      	str	r3, [sp, #20]
 801da66:	4619      	mov	r1, r3
 801da68:	f04f 0c0a 	mov.w	ip, #10
 801da6c:	4620      	mov	r0, r4
 801da6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801da72:	3a30      	subs	r2, #48	@ 0x30
 801da74:	2a09      	cmp	r2, #9
 801da76:	d903      	bls.n	801da80 <_vfiprintf_r+0x1cc>
 801da78:	2b00      	cmp	r3, #0
 801da7a:	d0c6      	beq.n	801da0a <_vfiprintf_r+0x156>
 801da7c:	9105      	str	r1, [sp, #20]
 801da7e:	e7c4      	b.n	801da0a <_vfiprintf_r+0x156>
 801da80:	fb0c 2101 	mla	r1, ip, r1, r2
 801da84:	4604      	mov	r4, r0
 801da86:	2301      	movs	r3, #1
 801da88:	e7f0      	b.n	801da6c <_vfiprintf_r+0x1b8>
 801da8a:	ab03      	add	r3, sp, #12
 801da8c:	9300      	str	r3, [sp, #0]
 801da8e:	462a      	mov	r2, r5
 801da90:	4b12      	ldr	r3, [pc, #72]	@ (801dadc <_vfiprintf_r+0x228>)
 801da92:	a904      	add	r1, sp, #16
 801da94:	4630      	mov	r0, r6
 801da96:	f7fc f83f 	bl	8019b18 <_printf_float>
 801da9a:	4607      	mov	r7, r0
 801da9c:	1c78      	adds	r0, r7, #1
 801da9e:	d1d6      	bne.n	801da4e <_vfiprintf_r+0x19a>
 801daa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801daa2:	07d9      	lsls	r1, r3, #31
 801daa4:	d405      	bmi.n	801dab2 <_vfiprintf_r+0x1fe>
 801daa6:	89ab      	ldrh	r3, [r5, #12]
 801daa8:	059a      	lsls	r2, r3, #22
 801daaa:	d402      	bmi.n	801dab2 <_vfiprintf_r+0x1fe>
 801daac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801daae:	f7fd fa4f 	bl	801af50 <__retarget_lock_release_recursive>
 801dab2:	89ab      	ldrh	r3, [r5, #12]
 801dab4:	065b      	lsls	r3, r3, #25
 801dab6:	f53f af1f 	bmi.w	801d8f8 <_vfiprintf_r+0x44>
 801daba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801dabc:	e71e      	b.n	801d8fc <_vfiprintf_r+0x48>
 801dabe:	ab03      	add	r3, sp, #12
 801dac0:	9300      	str	r3, [sp, #0]
 801dac2:	462a      	mov	r2, r5
 801dac4:	4b05      	ldr	r3, [pc, #20]	@ (801dadc <_vfiprintf_r+0x228>)
 801dac6:	a904      	add	r1, sp, #16
 801dac8:	4630      	mov	r0, r6
 801daca:	f7fc faad 	bl	801a028 <_printf_i>
 801dace:	e7e4      	b.n	801da9a <_vfiprintf_r+0x1e6>
 801dad0:	0801f6f0 	.word	0x0801f6f0
 801dad4:	0801f6fa 	.word	0x0801f6fa
 801dad8:	08019b19 	.word	0x08019b19
 801dadc:	0801d88f 	.word	0x0801d88f
 801dae0:	0801f6f6 	.word	0x0801f6f6

0801dae4 <_scanf_chars>:
 801dae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dae8:	4615      	mov	r5, r2
 801daea:	688a      	ldr	r2, [r1, #8]
 801daec:	4680      	mov	r8, r0
 801daee:	460c      	mov	r4, r1
 801daf0:	b932      	cbnz	r2, 801db00 <_scanf_chars+0x1c>
 801daf2:	698a      	ldr	r2, [r1, #24]
 801daf4:	2a00      	cmp	r2, #0
 801daf6:	bf14      	ite	ne
 801daf8:	f04f 32ff 	movne.w	r2, #4294967295
 801dafc:	2201      	moveq	r2, #1
 801dafe:	608a      	str	r2, [r1, #8]
 801db00:	6822      	ldr	r2, [r4, #0]
 801db02:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801db94 <_scanf_chars+0xb0>
 801db06:	06d1      	lsls	r1, r2, #27
 801db08:	bf5f      	itttt	pl
 801db0a:	681a      	ldrpl	r2, [r3, #0]
 801db0c:	1d11      	addpl	r1, r2, #4
 801db0e:	6019      	strpl	r1, [r3, #0]
 801db10:	6816      	ldrpl	r6, [r2, #0]
 801db12:	2700      	movs	r7, #0
 801db14:	69a0      	ldr	r0, [r4, #24]
 801db16:	b188      	cbz	r0, 801db3c <_scanf_chars+0x58>
 801db18:	2801      	cmp	r0, #1
 801db1a:	d107      	bne.n	801db2c <_scanf_chars+0x48>
 801db1c:	682b      	ldr	r3, [r5, #0]
 801db1e:	781a      	ldrb	r2, [r3, #0]
 801db20:	6963      	ldr	r3, [r4, #20]
 801db22:	5c9b      	ldrb	r3, [r3, r2]
 801db24:	b953      	cbnz	r3, 801db3c <_scanf_chars+0x58>
 801db26:	2f00      	cmp	r7, #0
 801db28:	d031      	beq.n	801db8e <_scanf_chars+0xaa>
 801db2a:	e022      	b.n	801db72 <_scanf_chars+0x8e>
 801db2c:	2802      	cmp	r0, #2
 801db2e:	d120      	bne.n	801db72 <_scanf_chars+0x8e>
 801db30:	682b      	ldr	r3, [r5, #0]
 801db32:	781b      	ldrb	r3, [r3, #0]
 801db34:	f819 3003 	ldrb.w	r3, [r9, r3]
 801db38:	071b      	lsls	r3, r3, #28
 801db3a:	d41a      	bmi.n	801db72 <_scanf_chars+0x8e>
 801db3c:	6823      	ldr	r3, [r4, #0]
 801db3e:	06da      	lsls	r2, r3, #27
 801db40:	bf5e      	ittt	pl
 801db42:	682b      	ldrpl	r3, [r5, #0]
 801db44:	781b      	ldrbpl	r3, [r3, #0]
 801db46:	f806 3b01 	strbpl.w	r3, [r6], #1
 801db4a:	682a      	ldr	r2, [r5, #0]
 801db4c:	686b      	ldr	r3, [r5, #4]
 801db4e:	3201      	adds	r2, #1
 801db50:	602a      	str	r2, [r5, #0]
 801db52:	68a2      	ldr	r2, [r4, #8]
 801db54:	3b01      	subs	r3, #1
 801db56:	3a01      	subs	r2, #1
 801db58:	606b      	str	r3, [r5, #4]
 801db5a:	3701      	adds	r7, #1
 801db5c:	60a2      	str	r2, [r4, #8]
 801db5e:	b142      	cbz	r2, 801db72 <_scanf_chars+0x8e>
 801db60:	2b00      	cmp	r3, #0
 801db62:	dcd7      	bgt.n	801db14 <_scanf_chars+0x30>
 801db64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801db68:	4629      	mov	r1, r5
 801db6a:	4640      	mov	r0, r8
 801db6c:	4798      	blx	r3
 801db6e:	2800      	cmp	r0, #0
 801db70:	d0d0      	beq.n	801db14 <_scanf_chars+0x30>
 801db72:	6823      	ldr	r3, [r4, #0]
 801db74:	f013 0310 	ands.w	r3, r3, #16
 801db78:	d105      	bne.n	801db86 <_scanf_chars+0xa2>
 801db7a:	68e2      	ldr	r2, [r4, #12]
 801db7c:	3201      	adds	r2, #1
 801db7e:	60e2      	str	r2, [r4, #12]
 801db80:	69a2      	ldr	r2, [r4, #24]
 801db82:	b102      	cbz	r2, 801db86 <_scanf_chars+0xa2>
 801db84:	7033      	strb	r3, [r6, #0]
 801db86:	6923      	ldr	r3, [r4, #16]
 801db88:	443b      	add	r3, r7
 801db8a:	6123      	str	r3, [r4, #16]
 801db8c:	2000      	movs	r0, #0
 801db8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801db92:	bf00      	nop
 801db94:	0801f4d1 	.word	0x0801f4d1

0801db98 <_scanf_i>:
 801db98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db9c:	4698      	mov	r8, r3
 801db9e:	4b74      	ldr	r3, [pc, #464]	@ (801dd70 <_scanf_i+0x1d8>)
 801dba0:	460c      	mov	r4, r1
 801dba2:	4682      	mov	sl, r0
 801dba4:	4616      	mov	r6, r2
 801dba6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801dbaa:	b087      	sub	sp, #28
 801dbac:	ab03      	add	r3, sp, #12
 801dbae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801dbb2:	4b70      	ldr	r3, [pc, #448]	@ (801dd74 <_scanf_i+0x1dc>)
 801dbb4:	69a1      	ldr	r1, [r4, #24]
 801dbb6:	4a70      	ldr	r2, [pc, #448]	@ (801dd78 <_scanf_i+0x1e0>)
 801dbb8:	2903      	cmp	r1, #3
 801dbba:	bf08      	it	eq
 801dbbc:	461a      	moveq	r2, r3
 801dbbe:	68a3      	ldr	r3, [r4, #8]
 801dbc0:	9201      	str	r2, [sp, #4]
 801dbc2:	1e5a      	subs	r2, r3, #1
 801dbc4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801dbc8:	bf88      	it	hi
 801dbca:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801dbce:	4627      	mov	r7, r4
 801dbd0:	bf82      	ittt	hi
 801dbd2:	eb03 0905 	addhi.w	r9, r3, r5
 801dbd6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801dbda:	60a3      	strhi	r3, [r4, #8]
 801dbdc:	f857 3b1c 	ldr.w	r3, [r7], #28
 801dbe0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801dbe4:	bf98      	it	ls
 801dbe6:	f04f 0900 	movls.w	r9, #0
 801dbea:	6023      	str	r3, [r4, #0]
 801dbec:	463d      	mov	r5, r7
 801dbee:	f04f 0b00 	mov.w	fp, #0
 801dbf2:	6831      	ldr	r1, [r6, #0]
 801dbf4:	ab03      	add	r3, sp, #12
 801dbf6:	7809      	ldrb	r1, [r1, #0]
 801dbf8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801dbfc:	2202      	movs	r2, #2
 801dbfe:	f7e2 fb97 	bl	8000330 <memchr>
 801dc02:	b328      	cbz	r0, 801dc50 <_scanf_i+0xb8>
 801dc04:	f1bb 0f01 	cmp.w	fp, #1
 801dc08:	d159      	bne.n	801dcbe <_scanf_i+0x126>
 801dc0a:	6862      	ldr	r2, [r4, #4]
 801dc0c:	b92a      	cbnz	r2, 801dc1a <_scanf_i+0x82>
 801dc0e:	6822      	ldr	r2, [r4, #0]
 801dc10:	2108      	movs	r1, #8
 801dc12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801dc16:	6061      	str	r1, [r4, #4]
 801dc18:	6022      	str	r2, [r4, #0]
 801dc1a:	6822      	ldr	r2, [r4, #0]
 801dc1c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801dc20:	6022      	str	r2, [r4, #0]
 801dc22:	68a2      	ldr	r2, [r4, #8]
 801dc24:	1e51      	subs	r1, r2, #1
 801dc26:	60a1      	str	r1, [r4, #8]
 801dc28:	b192      	cbz	r2, 801dc50 <_scanf_i+0xb8>
 801dc2a:	6832      	ldr	r2, [r6, #0]
 801dc2c:	1c51      	adds	r1, r2, #1
 801dc2e:	6031      	str	r1, [r6, #0]
 801dc30:	7812      	ldrb	r2, [r2, #0]
 801dc32:	f805 2b01 	strb.w	r2, [r5], #1
 801dc36:	6872      	ldr	r2, [r6, #4]
 801dc38:	3a01      	subs	r2, #1
 801dc3a:	2a00      	cmp	r2, #0
 801dc3c:	6072      	str	r2, [r6, #4]
 801dc3e:	dc07      	bgt.n	801dc50 <_scanf_i+0xb8>
 801dc40:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801dc44:	4631      	mov	r1, r6
 801dc46:	4650      	mov	r0, sl
 801dc48:	4790      	blx	r2
 801dc4a:	2800      	cmp	r0, #0
 801dc4c:	f040 8085 	bne.w	801dd5a <_scanf_i+0x1c2>
 801dc50:	f10b 0b01 	add.w	fp, fp, #1
 801dc54:	f1bb 0f03 	cmp.w	fp, #3
 801dc58:	d1cb      	bne.n	801dbf2 <_scanf_i+0x5a>
 801dc5a:	6863      	ldr	r3, [r4, #4]
 801dc5c:	b90b      	cbnz	r3, 801dc62 <_scanf_i+0xca>
 801dc5e:	230a      	movs	r3, #10
 801dc60:	6063      	str	r3, [r4, #4]
 801dc62:	6863      	ldr	r3, [r4, #4]
 801dc64:	4945      	ldr	r1, [pc, #276]	@ (801dd7c <_scanf_i+0x1e4>)
 801dc66:	6960      	ldr	r0, [r4, #20]
 801dc68:	1ac9      	subs	r1, r1, r3
 801dc6a:	f000 f997 	bl	801df9c <__sccl>
 801dc6e:	f04f 0b00 	mov.w	fp, #0
 801dc72:	68a3      	ldr	r3, [r4, #8]
 801dc74:	6822      	ldr	r2, [r4, #0]
 801dc76:	2b00      	cmp	r3, #0
 801dc78:	d03d      	beq.n	801dcf6 <_scanf_i+0x15e>
 801dc7a:	6831      	ldr	r1, [r6, #0]
 801dc7c:	6960      	ldr	r0, [r4, #20]
 801dc7e:	f891 c000 	ldrb.w	ip, [r1]
 801dc82:	f810 000c 	ldrb.w	r0, [r0, ip]
 801dc86:	2800      	cmp	r0, #0
 801dc88:	d035      	beq.n	801dcf6 <_scanf_i+0x15e>
 801dc8a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801dc8e:	d124      	bne.n	801dcda <_scanf_i+0x142>
 801dc90:	0510      	lsls	r0, r2, #20
 801dc92:	d522      	bpl.n	801dcda <_scanf_i+0x142>
 801dc94:	f10b 0b01 	add.w	fp, fp, #1
 801dc98:	f1b9 0f00 	cmp.w	r9, #0
 801dc9c:	d003      	beq.n	801dca6 <_scanf_i+0x10e>
 801dc9e:	3301      	adds	r3, #1
 801dca0:	f109 39ff 	add.w	r9, r9, #4294967295
 801dca4:	60a3      	str	r3, [r4, #8]
 801dca6:	6873      	ldr	r3, [r6, #4]
 801dca8:	3b01      	subs	r3, #1
 801dcaa:	2b00      	cmp	r3, #0
 801dcac:	6073      	str	r3, [r6, #4]
 801dcae:	dd1b      	ble.n	801dce8 <_scanf_i+0x150>
 801dcb0:	6833      	ldr	r3, [r6, #0]
 801dcb2:	3301      	adds	r3, #1
 801dcb4:	6033      	str	r3, [r6, #0]
 801dcb6:	68a3      	ldr	r3, [r4, #8]
 801dcb8:	3b01      	subs	r3, #1
 801dcba:	60a3      	str	r3, [r4, #8]
 801dcbc:	e7d9      	b.n	801dc72 <_scanf_i+0xda>
 801dcbe:	f1bb 0f02 	cmp.w	fp, #2
 801dcc2:	d1ae      	bne.n	801dc22 <_scanf_i+0x8a>
 801dcc4:	6822      	ldr	r2, [r4, #0]
 801dcc6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801dcca:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801dcce:	d1c4      	bne.n	801dc5a <_scanf_i+0xc2>
 801dcd0:	2110      	movs	r1, #16
 801dcd2:	6061      	str	r1, [r4, #4]
 801dcd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801dcd8:	e7a2      	b.n	801dc20 <_scanf_i+0x88>
 801dcda:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801dcde:	6022      	str	r2, [r4, #0]
 801dce0:	780b      	ldrb	r3, [r1, #0]
 801dce2:	f805 3b01 	strb.w	r3, [r5], #1
 801dce6:	e7de      	b.n	801dca6 <_scanf_i+0x10e>
 801dce8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801dcec:	4631      	mov	r1, r6
 801dcee:	4650      	mov	r0, sl
 801dcf0:	4798      	blx	r3
 801dcf2:	2800      	cmp	r0, #0
 801dcf4:	d0df      	beq.n	801dcb6 <_scanf_i+0x11e>
 801dcf6:	6823      	ldr	r3, [r4, #0]
 801dcf8:	05d9      	lsls	r1, r3, #23
 801dcfa:	d50d      	bpl.n	801dd18 <_scanf_i+0x180>
 801dcfc:	42bd      	cmp	r5, r7
 801dcfe:	d909      	bls.n	801dd14 <_scanf_i+0x17c>
 801dd00:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801dd04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801dd08:	4632      	mov	r2, r6
 801dd0a:	4650      	mov	r0, sl
 801dd0c:	4798      	blx	r3
 801dd0e:	f105 39ff 	add.w	r9, r5, #4294967295
 801dd12:	464d      	mov	r5, r9
 801dd14:	42bd      	cmp	r5, r7
 801dd16:	d028      	beq.n	801dd6a <_scanf_i+0x1d2>
 801dd18:	6822      	ldr	r2, [r4, #0]
 801dd1a:	f012 0210 	ands.w	r2, r2, #16
 801dd1e:	d113      	bne.n	801dd48 <_scanf_i+0x1b0>
 801dd20:	702a      	strb	r2, [r5, #0]
 801dd22:	6863      	ldr	r3, [r4, #4]
 801dd24:	9e01      	ldr	r6, [sp, #4]
 801dd26:	4639      	mov	r1, r7
 801dd28:	4650      	mov	r0, sl
 801dd2a:	47b0      	blx	r6
 801dd2c:	f8d8 3000 	ldr.w	r3, [r8]
 801dd30:	6821      	ldr	r1, [r4, #0]
 801dd32:	1d1a      	adds	r2, r3, #4
 801dd34:	f8c8 2000 	str.w	r2, [r8]
 801dd38:	f011 0f20 	tst.w	r1, #32
 801dd3c:	681b      	ldr	r3, [r3, #0]
 801dd3e:	d00f      	beq.n	801dd60 <_scanf_i+0x1c8>
 801dd40:	6018      	str	r0, [r3, #0]
 801dd42:	68e3      	ldr	r3, [r4, #12]
 801dd44:	3301      	adds	r3, #1
 801dd46:	60e3      	str	r3, [r4, #12]
 801dd48:	6923      	ldr	r3, [r4, #16]
 801dd4a:	1bed      	subs	r5, r5, r7
 801dd4c:	445d      	add	r5, fp
 801dd4e:	442b      	add	r3, r5
 801dd50:	6123      	str	r3, [r4, #16]
 801dd52:	2000      	movs	r0, #0
 801dd54:	b007      	add	sp, #28
 801dd56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dd5a:	f04f 0b00 	mov.w	fp, #0
 801dd5e:	e7ca      	b.n	801dcf6 <_scanf_i+0x15e>
 801dd60:	07ca      	lsls	r2, r1, #31
 801dd62:	bf4c      	ite	mi
 801dd64:	8018      	strhmi	r0, [r3, #0]
 801dd66:	6018      	strpl	r0, [r3, #0]
 801dd68:	e7eb      	b.n	801dd42 <_scanf_i+0x1aa>
 801dd6a:	2001      	movs	r0, #1
 801dd6c:	e7f2      	b.n	801dd54 <_scanf_i+0x1bc>
 801dd6e:	bf00      	nop
 801dd70:	0801f21c 	.word	0x0801f21c
 801dd74:	080199e5 	.word	0x080199e5
 801dd78:	0801e985 	.word	0x0801e985
 801dd7c:	0801f711 	.word	0x0801f711

0801dd80 <__sflush_r>:
 801dd80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dd84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dd88:	0716      	lsls	r6, r2, #28
 801dd8a:	4605      	mov	r5, r0
 801dd8c:	460c      	mov	r4, r1
 801dd8e:	d454      	bmi.n	801de3a <__sflush_r+0xba>
 801dd90:	684b      	ldr	r3, [r1, #4]
 801dd92:	2b00      	cmp	r3, #0
 801dd94:	dc02      	bgt.n	801dd9c <__sflush_r+0x1c>
 801dd96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dd98:	2b00      	cmp	r3, #0
 801dd9a:	dd48      	ble.n	801de2e <__sflush_r+0xae>
 801dd9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd9e:	2e00      	cmp	r6, #0
 801dda0:	d045      	beq.n	801de2e <__sflush_r+0xae>
 801dda2:	2300      	movs	r3, #0
 801dda4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dda8:	682f      	ldr	r7, [r5, #0]
 801ddaa:	6a21      	ldr	r1, [r4, #32]
 801ddac:	602b      	str	r3, [r5, #0]
 801ddae:	d030      	beq.n	801de12 <__sflush_r+0x92>
 801ddb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ddb2:	89a3      	ldrh	r3, [r4, #12]
 801ddb4:	0759      	lsls	r1, r3, #29
 801ddb6:	d505      	bpl.n	801ddc4 <__sflush_r+0x44>
 801ddb8:	6863      	ldr	r3, [r4, #4]
 801ddba:	1ad2      	subs	r2, r2, r3
 801ddbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ddbe:	b10b      	cbz	r3, 801ddc4 <__sflush_r+0x44>
 801ddc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ddc2:	1ad2      	subs	r2, r2, r3
 801ddc4:	2300      	movs	r3, #0
 801ddc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ddc8:	6a21      	ldr	r1, [r4, #32]
 801ddca:	4628      	mov	r0, r5
 801ddcc:	47b0      	blx	r6
 801ddce:	1c43      	adds	r3, r0, #1
 801ddd0:	89a3      	ldrh	r3, [r4, #12]
 801ddd2:	d106      	bne.n	801dde2 <__sflush_r+0x62>
 801ddd4:	6829      	ldr	r1, [r5, #0]
 801ddd6:	291d      	cmp	r1, #29
 801ddd8:	d82b      	bhi.n	801de32 <__sflush_r+0xb2>
 801ddda:	4a2a      	ldr	r2, [pc, #168]	@ (801de84 <__sflush_r+0x104>)
 801dddc:	40ca      	lsrs	r2, r1
 801ddde:	07d6      	lsls	r6, r2, #31
 801dde0:	d527      	bpl.n	801de32 <__sflush_r+0xb2>
 801dde2:	2200      	movs	r2, #0
 801dde4:	6062      	str	r2, [r4, #4]
 801dde6:	04d9      	lsls	r1, r3, #19
 801dde8:	6922      	ldr	r2, [r4, #16]
 801ddea:	6022      	str	r2, [r4, #0]
 801ddec:	d504      	bpl.n	801ddf8 <__sflush_r+0x78>
 801ddee:	1c42      	adds	r2, r0, #1
 801ddf0:	d101      	bne.n	801ddf6 <__sflush_r+0x76>
 801ddf2:	682b      	ldr	r3, [r5, #0]
 801ddf4:	b903      	cbnz	r3, 801ddf8 <__sflush_r+0x78>
 801ddf6:	6560      	str	r0, [r4, #84]	@ 0x54
 801ddf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ddfa:	602f      	str	r7, [r5, #0]
 801ddfc:	b1b9      	cbz	r1, 801de2e <__sflush_r+0xae>
 801ddfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801de02:	4299      	cmp	r1, r3
 801de04:	d002      	beq.n	801de0c <__sflush_r+0x8c>
 801de06:	4628      	mov	r0, r5
 801de08:	f7fd fea0 	bl	801bb4c <_free_r>
 801de0c:	2300      	movs	r3, #0
 801de0e:	6363      	str	r3, [r4, #52]	@ 0x34
 801de10:	e00d      	b.n	801de2e <__sflush_r+0xae>
 801de12:	2301      	movs	r3, #1
 801de14:	4628      	mov	r0, r5
 801de16:	47b0      	blx	r6
 801de18:	4602      	mov	r2, r0
 801de1a:	1c50      	adds	r0, r2, #1
 801de1c:	d1c9      	bne.n	801ddb2 <__sflush_r+0x32>
 801de1e:	682b      	ldr	r3, [r5, #0]
 801de20:	2b00      	cmp	r3, #0
 801de22:	d0c6      	beq.n	801ddb2 <__sflush_r+0x32>
 801de24:	2b1d      	cmp	r3, #29
 801de26:	d001      	beq.n	801de2c <__sflush_r+0xac>
 801de28:	2b16      	cmp	r3, #22
 801de2a:	d11e      	bne.n	801de6a <__sflush_r+0xea>
 801de2c:	602f      	str	r7, [r5, #0]
 801de2e:	2000      	movs	r0, #0
 801de30:	e022      	b.n	801de78 <__sflush_r+0xf8>
 801de32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801de36:	b21b      	sxth	r3, r3
 801de38:	e01b      	b.n	801de72 <__sflush_r+0xf2>
 801de3a:	690f      	ldr	r7, [r1, #16]
 801de3c:	2f00      	cmp	r7, #0
 801de3e:	d0f6      	beq.n	801de2e <__sflush_r+0xae>
 801de40:	0793      	lsls	r3, r2, #30
 801de42:	680e      	ldr	r6, [r1, #0]
 801de44:	bf08      	it	eq
 801de46:	694b      	ldreq	r3, [r1, #20]
 801de48:	600f      	str	r7, [r1, #0]
 801de4a:	bf18      	it	ne
 801de4c:	2300      	movne	r3, #0
 801de4e:	eba6 0807 	sub.w	r8, r6, r7
 801de52:	608b      	str	r3, [r1, #8]
 801de54:	f1b8 0f00 	cmp.w	r8, #0
 801de58:	dde9      	ble.n	801de2e <__sflush_r+0xae>
 801de5a:	6a21      	ldr	r1, [r4, #32]
 801de5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801de5e:	4643      	mov	r3, r8
 801de60:	463a      	mov	r2, r7
 801de62:	4628      	mov	r0, r5
 801de64:	47b0      	blx	r6
 801de66:	2800      	cmp	r0, #0
 801de68:	dc08      	bgt.n	801de7c <__sflush_r+0xfc>
 801de6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801de72:	81a3      	strh	r3, [r4, #12]
 801de74:	f04f 30ff 	mov.w	r0, #4294967295
 801de78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de7c:	4407      	add	r7, r0
 801de7e:	eba8 0800 	sub.w	r8, r8, r0
 801de82:	e7e7      	b.n	801de54 <__sflush_r+0xd4>
 801de84:	20400001 	.word	0x20400001

0801de88 <_fflush_r>:
 801de88:	b538      	push	{r3, r4, r5, lr}
 801de8a:	690b      	ldr	r3, [r1, #16]
 801de8c:	4605      	mov	r5, r0
 801de8e:	460c      	mov	r4, r1
 801de90:	b913      	cbnz	r3, 801de98 <_fflush_r+0x10>
 801de92:	2500      	movs	r5, #0
 801de94:	4628      	mov	r0, r5
 801de96:	bd38      	pop	{r3, r4, r5, pc}
 801de98:	b118      	cbz	r0, 801dea2 <_fflush_r+0x1a>
 801de9a:	6a03      	ldr	r3, [r0, #32]
 801de9c:	b90b      	cbnz	r3, 801dea2 <_fflush_r+0x1a>
 801de9e:	f7fc fc73 	bl	801a788 <__sinit>
 801dea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dea6:	2b00      	cmp	r3, #0
 801dea8:	d0f3      	beq.n	801de92 <_fflush_r+0xa>
 801deaa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801deac:	07d0      	lsls	r0, r2, #31
 801deae:	d404      	bmi.n	801deba <_fflush_r+0x32>
 801deb0:	0599      	lsls	r1, r3, #22
 801deb2:	d402      	bmi.n	801deba <_fflush_r+0x32>
 801deb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801deb6:	f7fd f84a 	bl	801af4e <__retarget_lock_acquire_recursive>
 801deba:	4628      	mov	r0, r5
 801debc:	4621      	mov	r1, r4
 801debe:	f7ff ff5f 	bl	801dd80 <__sflush_r>
 801dec2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801dec4:	07da      	lsls	r2, r3, #31
 801dec6:	4605      	mov	r5, r0
 801dec8:	d4e4      	bmi.n	801de94 <_fflush_r+0xc>
 801deca:	89a3      	ldrh	r3, [r4, #12]
 801decc:	059b      	lsls	r3, r3, #22
 801dece:	d4e1      	bmi.n	801de94 <_fflush_r+0xc>
 801ded0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ded2:	f7fd f83d 	bl	801af50 <__retarget_lock_release_recursive>
 801ded6:	e7dd      	b.n	801de94 <_fflush_r+0xc>

0801ded8 <__swhatbuf_r>:
 801ded8:	b570      	push	{r4, r5, r6, lr}
 801deda:	460c      	mov	r4, r1
 801dedc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dee0:	2900      	cmp	r1, #0
 801dee2:	b096      	sub	sp, #88	@ 0x58
 801dee4:	4615      	mov	r5, r2
 801dee6:	461e      	mov	r6, r3
 801dee8:	da0d      	bge.n	801df06 <__swhatbuf_r+0x2e>
 801deea:	89a3      	ldrh	r3, [r4, #12]
 801deec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801def0:	f04f 0100 	mov.w	r1, #0
 801def4:	bf14      	ite	ne
 801def6:	2340      	movne	r3, #64	@ 0x40
 801def8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801defc:	2000      	movs	r0, #0
 801defe:	6031      	str	r1, [r6, #0]
 801df00:	602b      	str	r3, [r5, #0]
 801df02:	b016      	add	sp, #88	@ 0x58
 801df04:	bd70      	pop	{r4, r5, r6, pc}
 801df06:	466a      	mov	r2, sp
 801df08:	f000 f8e8 	bl	801e0dc <_fstat_r>
 801df0c:	2800      	cmp	r0, #0
 801df0e:	dbec      	blt.n	801deea <__swhatbuf_r+0x12>
 801df10:	9901      	ldr	r1, [sp, #4]
 801df12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801df16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801df1a:	4259      	negs	r1, r3
 801df1c:	4159      	adcs	r1, r3
 801df1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801df22:	e7eb      	b.n	801defc <__swhatbuf_r+0x24>

0801df24 <__smakebuf_r>:
 801df24:	898b      	ldrh	r3, [r1, #12]
 801df26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801df28:	079d      	lsls	r5, r3, #30
 801df2a:	4606      	mov	r6, r0
 801df2c:	460c      	mov	r4, r1
 801df2e:	d507      	bpl.n	801df40 <__smakebuf_r+0x1c>
 801df30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801df34:	6023      	str	r3, [r4, #0]
 801df36:	6123      	str	r3, [r4, #16]
 801df38:	2301      	movs	r3, #1
 801df3a:	6163      	str	r3, [r4, #20]
 801df3c:	b003      	add	sp, #12
 801df3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801df40:	ab01      	add	r3, sp, #4
 801df42:	466a      	mov	r2, sp
 801df44:	f7ff ffc8 	bl	801ded8 <__swhatbuf_r>
 801df48:	9f00      	ldr	r7, [sp, #0]
 801df4a:	4605      	mov	r5, r0
 801df4c:	4639      	mov	r1, r7
 801df4e:	4630      	mov	r0, r6
 801df50:	f7fd fe70 	bl	801bc34 <_malloc_r>
 801df54:	b948      	cbnz	r0, 801df6a <__smakebuf_r+0x46>
 801df56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801df5a:	059a      	lsls	r2, r3, #22
 801df5c:	d4ee      	bmi.n	801df3c <__smakebuf_r+0x18>
 801df5e:	f023 0303 	bic.w	r3, r3, #3
 801df62:	f043 0302 	orr.w	r3, r3, #2
 801df66:	81a3      	strh	r3, [r4, #12]
 801df68:	e7e2      	b.n	801df30 <__smakebuf_r+0xc>
 801df6a:	89a3      	ldrh	r3, [r4, #12]
 801df6c:	6020      	str	r0, [r4, #0]
 801df6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801df72:	81a3      	strh	r3, [r4, #12]
 801df74:	9b01      	ldr	r3, [sp, #4]
 801df76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801df7a:	b15b      	cbz	r3, 801df94 <__smakebuf_r+0x70>
 801df7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801df80:	4630      	mov	r0, r6
 801df82:	f000 f8bd 	bl	801e100 <_isatty_r>
 801df86:	b128      	cbz	r0, 801df94 <__smakebuf_r+0x70>
 801df88:	89a3      	ldrh	r3, [r4, #12]
 801df8a:	f023 0303 	bic.w	r3, r3, #3
 801df8e:	f043 0301 	orr.w	r3, r3, #1
 801df92:	81a3      	strh	r3, [r4, #12]
 801df94:	89a3      	ldrh	r3, [r4, #12]
 801df96:	431d      	orrs	r5, r3
 801df98:	81a5      	strh	r5, [r4, #12]
 801df9a:	e7cf      	b.n	801df3c <__smakebuf_r+0x18>

0801df9c <__sccl>:
 801df9c:	b570      	push	{r4, r5, r6, lr}
 801df9e:	780b      	ldrb	r3, [r1, #0]
 801dfa0:	4604      	mov	r4, r0
 801dfa2:	2b5e      	cmp	r3, #94	@ 0x5e
 801dfa4:	bf0b      	itete	eq
 801dfa6:	784b      	ldrbeq	r3, [r1, #1]
 801dfa8:	1c4a      	addne	r2, r1, #1
 801dfaa:	1c8a      	addeq	r2, r1, #2
 801dfac:	2100      	movne	r1, #0
 801dfae:	bf08      	it	eq
 801dfb0:	2101      	moveq	r1, #1
 801dfb2:	3801      	subs	r0, #1
 801dfb4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801dfb8:	f800 1f01 	strb.w	r1, [r0, #1]!
 801dfbc:	42a8      	cmp	r0, r5
 801dfbe:	d1fb      	bne.n	801dfb8 <__sccl+0x1c>
 801dfc0:	b90b      	cbnz	r3, 801dfc6 <__sccl+0x2a>
 801dfc2:	1e50      	subs	r0, r2, #1
 801dfc4:	bd70      	pop	{r4, r5, r6, pc}
 801dfc6:	f081 0101 	eor.w	r1, r1, #1
 801dfca:	54e1      	strb	r1, [r4, r3]
 801dfcc:	4610      	mov	r0, r2
 801dfce:	4602      	mov	r2, r0
 801dfd0:	f812 5b01 	ldrb.w	r5, [r2], #1
 801dfd4:	2d2d      	cmp	r5, #45	@ 0x2d
 801dfd6:	d005      	beq.n	801dfe4 <__sccl+0x48>
 801dfd8:	2d5d      	cmp	r5, #93	@ 0x5d
 801dfda:	d016      	beq.n	801e00a <__sccl+0x6e>
 801dfdc:	2d00      	cmp	r5, #0
 801dfde:	d0f1      	beq.n	801dfc4 <__sccl+0x28>
 801dfe0:	462b      	mov	r3, r5
 801dfe2:	e7f2      	b.n	801dfca <__sccl+0x2e>
 801dfe4:	7846      	ldrb	r6, [r0, #1]
 801dfe6:	2e5d      	cmp	r6, #93	@ 0x5d
 801dfe8:	d0fa      	beq.n	801dfe0 <__sccl+0x44>
 801dfea:	42b3      	cmp	r3, r6
 801dfec:	dcf8      	bgt.n	801dfe0 <__sccl+0x44>
 801dfee:	3002      	adds	r0, #2
 801dff0:	461a      	mov	r2, r3
 801dff2:	3201      	adds	r2, #1
 801dff4:	4296      	cmp	r6, r2
 801dff6:	54a1      	strb	r1, [r4, r2]
 801dff8:	dcfb      	bgt.n	801dff2 <__sccl+0x56>
 801dffa:	1af2      	subs	r2, r6, r3
 801dffc:	3a01      	subs	r2, #1
 801dffe:	1c5d      	adds	r5, r3, #1
 801e000:	42b3      	cmp	r3, r6
 801e002:	bfa8      	it	ge
 801e004:	2200      	movge	r2, #0
 801e006:	18ab      	adds	r3, r5, r2
 801e008:	e7e1      	b.n	801dfce <__sccl+0x32>
 801e00a:	4610      	mov	r0, r2
 801e00c:	e7da      	b.n	801dfc4 <__sccl+0x28>

0801e00e <__submore>:
 801e00e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e012:	460c      	mov	r4, r1
 801e014:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801e016:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e01a:	4299      	cmp	r1, r3
 801e01c:	d11d      	bne.n	801e05a <__submore+0x4c>
 801e01e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801e022:	f7fd fe07 	bl	801bc34 <_malloc_r>
 801e026:	b918      	cbnz	r0, 801e030 <__submore+0x22>
 801e028:	f04f 30ff 	mov.w	r0, #4294967295
 801e02c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e030:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e034:	63a3      	str	r3, [r4, #56]	@ 0x38
 801e036:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801e03a:	6360      	str	r0, [r4, #52]	@ 0x34
 801e03c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801e040:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801e044:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801e048:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801e04c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801e050:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801e054:	6020      	str	r0, [r4, #0]
 801e056:	2000      	movs	r0, #0
 801e058:	e7e8      	b.n	801e02c <__submore+0x1e>
 801e05a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801e05c:	0077      	lsls	r7, r6, #1
 801e05e:	463a      	mov	r2, r7
 801e060:	f000 fbf3 	bl	801e84a <_realloc_r>
 801e064:	4605      	mov	r5, r0
 801e066:	2800      	cmp	r0, #0
 801e068:	d0de      	beq.n	801e028 <__submore+0x1a>
 801e06a:	eb00 0806 	add.w	r8, r0, r6
 801e06e:	4601      	mov	r1, r0
 801e070:	4632      	mov	r2, r6
 801e072:	4640      	mov	r0, r8
 801e074:	f7fc ff6d 	bl	801af52 <memcpy>
 801e078:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801e07c:	f8c4 8000 	str.w	r8, [r4]
 801e080:	e7e9      	b.n	801e056 <__submore+0x48>

0801e082 <memmove>:
 801e082:	4288      	cmp	r0, r1
 801e084:	b510      	push	{r4, lr}
 801e086:	eb01 0402 	add.w	r4, r1, r2
 801e08a:	d902      	bls.n	801e092 <memmove+0x10>
 801e08c:	4284      	cmp	r4, r0
 801e08e:	4623      	mov	r3, r4
 801e090:	d807      	bhi.n	801e0a2 <memmove+0x20>
 801e092:	1e43      	subs	r3, r0, #1
 801e094:	42a1      	cmp	r1, r4
 801e096:	d008      	beq.n	801e0aa <memmove+0x28>
 801e098:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e09c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e0a0:	e7f8      	b.n	801e094 <memmove+0x12>
 801e0a2:	4402      	add	r2, r0
 801e0a4:	4601      	mov	r1, r0
 801e0a6:	428a      	cmp	r2, r1
 801e0a8:	d100      	bne.n	801e0ac <memmove+0x2a>
 801e0aa:	bd10      	pop	{r4, pc}
 801e0ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e0b0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e0b4:	e7f7      	b.n	801e0a6 <memmove+0x24>

0801e0b6 <strncmp>:
 801e0b6:	b510      	push	{r4, lr}
 801e0b8:	b16a      	cbz	r2, 801e0d6 <strncmp+0x20>
 801e0ba:	3901      	subs	r1, #1
 801e0bc:	1884      	adds	r4, r0, r2
 801e0be:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e0c2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e0c6:	429a      	cmp	r2, r3
 801e0c8:	d103      	bne.n	801e0d2 <strncmp+0x1c>
 801e0ca:	42a0      	cmp	r0, r4
 801e0cc:	d001      	beq.n	801e0d2 <strncmp+0x1c>
 801e0ce:	2a00      	cmp	r2, #0
 801e0d0:	d1f5      	bne.n	801e0be <strncmp+0x8>
 801e0d2:	1ad0      	subs	r0, r2, r3
 801e0d4:	bd10      	pop	{r4, pc}
 801e0d6:	4610      	mov	r0, r2
 801e0d8:	e7fc      	b.n	801e0d4 <strncmp+0x1e>
	...

0801e0dc <_fstat_r>:
 801e0dc:	b538      	push	{r3, r4, r5, lr}
 801e0de:	4d07      	ldr	r5, [pc, #28]	@ (801e0fc <_fstat_r+0x20>)
 801e0e0:	2300      	movs	r3, #0
 801e0e2:	4604      	mov	r4, r0
 801e0e4:	4608      	mov	r0, r1
 801e0e6:	4611      	mov	r1, r2
 801e0e8:	602b      	str	r3, [r5, #0]
 801e0ea:	f7e6 feb5 	bl	8004e58 <_fstat>
 801e0ee:	1c43      	adds	r3, r0, #1
 801e0f0:	d102      	bne.n	801e0f8 <_fstat_r+0x1c>
 801e0f2:	682b      	ldr	r3, [r5, #0]
 801e0f4:	b103      	cbz	r3, 801e0f8 <_fstat_r+0x1c>
 801e0f6:	6023      	str	r3, [r4, #0]
 801e0f8:	bd38      	pop	{r3, r4, r5, pc}
 801e0fa:	bf00      	nop
 801e0fc:	24014224 	.word	0x24014224

0801e100 <_isatty_r>:
 801e100:	b538      	push	{r3, r4, r5, lr}
 801e102:	4d06      	ldr	r5, [pc, #24]	@ (801e11c <_isatty_r+0x1c>)
 801e104:	2300      	movs	r3, #0
 801e106:	4604      	mov	r4, r0
 801e108:	4608      	mov	r0, r1
 801e10a:	602b      	str	r3, [r5, #0]
 801e10c:	f7e6 feb4 	bl	8004e78 <_isatty>
 801e110:	1c43      	adds	r3, r0, #1
 801e112:	d102      	bne.n	801e11a <_isatty_r+0x1a>
 801e114:	682b      	ldr	r3, [r5, #0]
 801e116:	b103      	cbz	r3, 801e11a <_isatty_r+0x1a>
 801e118:	6023      	str	r3, [r4, #0]
 801e11a:	bd38      	pop	{r3, r4, r5, pc}
 801e11c:	24014224 	.word	0x24014224

0801e120 <_sbrk_r>:
 801e120:	b538      	push	{r3, r4, r5, lr}
 801e122:	4d06      	ldr	r5, [pc, #24]	@ (801e13c <_sbrk_r+0x1c>)
 801e124:	2300      	movs	r3, #0
 801e126:	4604      	mov	r4, r0
 801e128:	4608      	mov	r0, r1
 801e12a:	602b      	str	r3, [r5, #0]
 801e12c:	f7e6 febc 	bl	8004ea8 <_sbrk>
 801e130:	1c43      	adds	r3, r0, #1
 801e132:	d102      	bne.n	801e13a <_sbrk_r+0x1a>
 801e134:	682b      	ldr	r3, [r5, #0]
 801e136:	b103      	cbz	r3, 801e13a <_sbrk_r+0x1a>
 801e138:	6023      	str	r3, [r4, #0]
 801e13a:	bd38      	pop	{r3, r4, r5, pc}
 801e13c:	24014224 	.word	0x24014224

0801e140 <nan>:
 801e140:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801e148 <nan+0x8>
 801e144:	4770      	bx	lr
 801e146:	bf00      	nop
 801e148:	00000000 	.word	0x00000000
 801e14c:	7ff80000 	.word	0x7ff80000

0801e150 <__assert_func>:
 801e150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e152:	4614      	mov	r4, r2
 801e154:	461a      	mov	r2, r3
 801e156:	4b09      	ldr	r3, [pc, #36]	@ (801e17c <__assert_func+0x2c>)
 801e158:	681b      	ldr	r3, [r3, #0]
 801e15a:	4605      	mov	r5, r0
 801e15c:	68d8      	ldr	r0, [r3, #12]
 801e15e:	b14c      	cbz	r4, 801e174 <__assert_func+0x24>
 801e160:	4b07      	ldr	r3, [pc, #28]	@ (801e180 <__assert_func+0x30>)
 801e162:	9100      	str	r1, [sp, #0]
 801e164:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e168:	4906      	ldr	r1, [pc, #24]	@ (801e184 <__assert_func+0x34>)
 801e16a:	462b      	mov	r3, r5
 801e16c:	f000 fc1a 	bl	801e9a4 <fiprintf>
 801e170:	f000 fc2a 	bl	801e9c8 <abort>
 801e174:	4b04      	ldr	r3, [pc, #16]	@ (801e188 <__assert_func+0x38>)
 801e176:	461c      	mov	r4, r3
 801e178:	e7f3      	b.n	801e162 <__assert_func+0x12>
 801e17a:	bf00      	nop
 801e17c:	24000020 	.word	0x24000020
 801e180:	0801f724 	.word	0x0801f724
 801e184:	0801f731 	.word	0x0801f731
 801e188:	0801f75f 	.word	0x0801f75f

0801e18c <_calloc_r>:
 801e18c:	b570      	push	{r4, r5, r6, lr}
 801e18e:	fba1 5402 	umull	r5, r4, r1, r2
 801e192:	b934      	cbnz	r4, 801e1a2 <_calloc_r+0x16>
 801e194:	4629      	mov	r1, r5
 801e196:	f7fd fd4d 	bl	801bc34 <_malloc_r>
 801e19a:	4606      	mov	r6, r0
 801e19c:	b928      	cbnz	r0, 801e1aa <_calloc_r+0x1e>
 801e19e:	4630      	mov	r0, r6
 801e1a0:	bd70      	pop	{r4, r5, r6, pc}
 801e1a2:	220c      	movs	r2, #12
 801e1a4:	6002      	str	r2, [r0, #0]
 801e1a6:	2600      	movs	r6, #0
 801e1a8:	e7f9      	b.n	801e19e <_calloc_r+0x12>
 801e1aa:	462a      	mov	r2, r5
 801e1ac:	4621      	mov	r1, r4
 801e1ae:	f7fc fde7 	bl	801ad80 <memset>
 801e1b2:	e7f4      	b.n	801e19e <_calloc_r+0x12>

0801e1b4 <rshift>:
 801e1b4:	6903      	ldr	r3, [r0, #16]
 801e1b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e1ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e1be:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e1c2:	f100 0414 	add.w	r4, r0, #20
 801e1c6:	dd45      	ble.n	801e254 <rshift+0xa0>
 801e1c8:	f011 011f 	ands.w	r1, r1, #31
 801e1cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e1d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e1d4:	d10c      	bne.n	801e1f0 <rshift+0x3c>
 801e1d6:	f100 0710 	add.w	r7, r0, #16
 801e1da:	4629      	mov	r1, r5
 801e1dc:	42b1      	cmp	r1, r6
 801e1de:	d334      	bcc.n	801e24a <rshift+0x96>
 801e1e0:	1a9b      	subs	r3, r3, r2
 801e1e2:	009b      	lsls	r3, r3, #2
 801e1e4:	1eea      	subs	r2, r5, #3
 801e1e6:	4296      	cmp	r6, r2
 801e1e8:	bf38      	it	cc
 801e1ea:	2300      	movcc	r3, #0
 801e1ec:	4423      	add	r3, r4
 801e1ee:	e015      	b.n	801e21c <rshift+0x68>
 801e1f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e1f4:	f1c1 0820 	rsb	r8, r1, #32
 801e1f8:	40cf      	lsrs	r7, r1
 801e1fa:	f105 0e04 	add.w	lr, r5, #4
 801e1fe:	46a1      	mov	r9, r4
 801e200:	4576      	cmp	r6, lr
 801e202:	46f4      	mov	ip, lr
 801e204:	d815      	bhi.n	801e232 <rshift+0x7e>
 801e206:	1a9a      	subs	r2, r3, r2
 801e208:	0092      	lsls	r2, r2, #2
 801e20a:	3a04      	subs	r2, #4
 801e20c:	3501      	adds	r5, #1
 801e20e:	42ae      	cmp	r6, r5
 801e210:	bf38      	it	cc
 801e212:	2200      	movcc	r2, #0
 801e214:	18a3      	adds	r3, r4, r2
 801e216:	50a7      	str	r7, [r4, r2]
 801e218:	b107      	cbz	r7, 801e21c <rshift+0x68>
 801e21a:	3304      	adds	r3, #4
 801e21c:	1b1a      	subs	r2, r3, r4
 801e21e:	42a3      	cmp	r3, r4
 801e220:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e224:	bf08      	it	eq
 801e226:	2300      	moveq	r3, #0
 801e228:	6102      	str	r2, [r0, #16]
 801e22a:	bf08      	it	eq
 801e22c:	6143      	streq	r3, [r0, #20]
 801e22e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e232:	f8dc c000 	ldr.w	ip, [ip]
 801e236:	fa0c fc08 	lsl.w	ip, ip, r8
 801e23a:	ea4c 0707 	orr.w	r7, ip, r7
 801e23e:	f849 7b04 	str.w	r7, [r9], #4
 801e242:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e246:	40cf      	lsrs	r7, r1
 801e248:	e7da      	b.n	801e200 <rshift+0x4c>
 801e24a:	f851 cb04 	ldr.w	ip, [r1], #4
 801e24e:	f847 cf04 	str.w	ip, [r7, #4]!
 801e252:	e7c3      	b.n	801e1dc <rshift+0x28>
 801e254:	4623      	mov	r3, r4
 801e256:	e7e1      	b.n	801e21c <rshift+0x68>

0801e258 <__hexdig_fun>:
 801e258:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e25c:	2b09      	cmp	r3, #9
 801e25e:	d802      	bhi.n	801e266 <__hexdig_fun+0xe>
 801e260:	3820      	subs	r0, #32
 801e262:	b2c0      	uxtb	r0, r0
 801e264:	4770      	bx	lr
 801e266:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e26a:	2b05      	cmp	r3, #5
 801e26c:	d801      	bhi.n	801e272 <__hexdig_fun+0x1a>
 801e26e:	3847      	subs	r0, #71	@ 0x47
 801e270:	e7f7      	b.n	801e262 <__hexdig_fun+0xa>
 801e272:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e276:	2b05      	cmp	r3, #5
 801e278:	d801      	bhi.n	801e27e <__hexdig_fun+0x26>
 801e27a:	3827      	subs	r0, #39	@ 0x27
 801e27c:	e7f1      	b.n	801e262 <__hexdig_fun+0xa>
 801e27e:	2000      	movs	r0, #0
 801e280:	4770      	bx	lr
	...

0801e284 <__gethex>:
 801e284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e288:	b085      	sub	sp, #20
 801e28a:	468a      	mov	sl, r1
 801e28c:	9302      	str	r3, [sp, #8]
 801e28e:	680b      	ldr	r3, [r1, #0]
 801e290:	9001      	str	r0, [sp, #4]
 801e292:	4690      	mov	r8, r2
 801e294:	1c9c      	adds	r4, r3, #2
 801e296:	46a1      	mov	r9, r4
 801e298:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e29c:	2830      	cmp	r0, #48	@ 0x30
 801e29e:	d0fa      	beq.n	801e296 <__gethex+0x12>
 801e2a0:	eba9 0303 	sub.w	r3, r9, r3
 801e2a4:	f1a3 0b02 	sub.w	fp, r3, #2
 801e2a8:	f7ff ffd6 	bl	801e258 <__hexdig_fun>
 801e2ac:	4605      	mov	r5, r0
 801e2ae:	2800      	cmp	r0, #0
 801e2b0:	d168      	bne.n	801e384 <__gethex+0x100>
 801e2b2:	49a0      	ldr	r1, [pc, #640]	@ (801e534 <__gethex+0x2b0>)
 801e2b4:	2201      	movs	r2, #1
 801e2b6:	4648      	mov	r0, r9
 801e2b8:	f7ff fefd 	bl	801e0b6 <strncmp>
 801e2bc:	4607      	mov	r7, r0
 801e2be:	2800      	cmp	r0, #0
 801e2c0:	d167      	bne.n	801e392 <__gethex+0x10e>
 801e2c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e2c6:	4626      	mov	r6, r4
 801e2c8:	f7ff ffc6 	bl	801e258 <__hexdig_fun>
 801e2cc:	2800      	cmp	r0, #0
 801e2ce:	d062      	beq.n	801e396 <__gethex+0x112>
 801e2d0:	4623      	mov	r3, r4
 801e2d2:	7818      	ldrb	r0, [r3, #0]
 801e2d4:	2830      	cmp	r0, #48	@ 0x30
 801e2d6:	4699      	mov	r9, r3
 801e2d8:	f103 0301 	add.w	r3, r3, #1
 801e2dc:	d0f9      	beq.n	801e2d2 <__gethex+0x4e>
 801e2de:	f7ff ffbb 	bl	801e258 <__hexdig_fun>
 801e2e2:	fab0 f580 	clz	r5, r0
 801e2e6:	096d      	lsrs	r5, r5, #5
 801e2e8:	f04f 0b01 	mov.w	fp, #1
 801e2ec:	464a      	mov	r2, r9
 801e2ee:	4616      	mov	r6, r2
 801e2f0:	3201      	adds	r2, #1
 801e2f2:	7830      	ldrb	r0, [r6, #0]
 801e2f4:	f7ff ffb0 	bl	801e258 <__hexdig_fun>
 801e2f8:	2800      	cmp	r0, #0
 801e2fa:	d1f8      	bne.n	801e2ee <__gethex+0x6a>
 801e2fc:	498d      	ldr	r1, [pc, #564]	@ (801e534 <__gethex+0x2b0>)
 801e2fe:	2201      	movs	r2, #1
 801e300:	4630      	mov	r0, r6
 801e302:	f7ff fed8 	bl	801e0b6 <strncmp>
 801e306:	2800      	cmp	r0, #0
 801e308:	d13f      	bne.n	801e38a <__gethex+0x106>
 801e30a:	b944      	cbnz	r4, 801e31e <__gethex+0x9a>
 801e30c:	1c74      	adds	r4, r6, #1
 801e30e:	4622      	mov	r2, r4
 801e310:	4616      	mov	r6, r2
 801e312:	3201      	adds	r2, #1
 801e314:	7830      	ldrb	r0, [r6, #0]
 801e316:	f7ff ff9f 	bl	801e258 <__hexdig_fun>
 801e31a:	2800      	cmp	r0, #0
 801e31c:	d1f8      	bne.n	801e310 <__gethex+0x8c>
 801e31e:	1ba4      	subs	r4, r4, r6
 801e320:	00a7      	lsls	r7, r4, #2
 801e322:	7833      	ldrb	r3, [r6, #0]
 801e324:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e328:	2b50      	cmp	r3, #80	@ 0x50
 801e32a:	d13e      	bne.n	801e3aa <__gethex+0x126>
 801e32c:	7873      	ldrb	r3, [r6, #1]
 801e32e:	2b2b      	cmp	r3, #43	@ 0x2b
 801e330:	d033      	beq.n	801e39a <__gethex+0x116>
 801e332:	2b2d      	cmp	r3, #45	@ 0x2d
 801e334:	d034      	beq.n	801e3a0 <__gethex+0x11c>
 801e336:	1c71      	adds	r1, r6, #1
 801e338:	2400      	movs	r4, #0
 801e33a:	7808      	ldrb	r0, [r1, #0]
 801e33c:	f7ff ff8c 	bl	801e258 <__hexdig_fun>
 801e340:	1e43      	subs	r3, r0, #1
 801e342:	b2db      	uxtb	r3, r3
 801e344:	2b18      	cmp	r3, #24
 801e346:	d830      	bhi.n	801e3aa <__gethex+0x126>
 801e348:	f1a0 0210 	sub.w	r2, r0, #16
 801e34c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e350:	f7ff ff82 	bl	801e258 <__hexdig_fun>
 801e354:	f100 3cff 	add.w	ip, r0, #4294967295
 801e358:	fa5f fc8c 	uxtb.w	ip, ip
 801e35c:	f1bc 0f18 	cmp.w	ip, #24
 801e360:	f04f 030a 	mov.w	r3, #10
 801e364:	d91e      	bls.n	801e3a4 <__gethex+0x120>
 801e366:	b104      	cbz	r4, 801e36a <__gethex+0xe6>
 801e368:	4252      	negs	r2, r2
 801e36a:	4417      	add	r7, r2
 801e36c:	f8ca 1000 	str.w	r1, [sl]
 801e370:	b1ed      	cbz	r5, 801e3ae <__gethex+0x12a>
 801e372:	f1bb 0f00 	cmp.w	fp, #0
 801e376:	bf0c      	ite	eq
 801e378:	2506      	moveq	r5, #6
 801e37a:	2500      	movne	r5, #0
 801e37c:	4628      	mov	r0, r5
 801e37e:	b005      	add	sp, #20
 801e380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e384:	2500      	movs	r5, #0
 801e386:	462c      	mov	r4, r5
 801e388:	e7b0      	b.n	801e2ec <__gethex+0x68>
 801e38a:	2c00      	cmp	r4, #0
 801e38c:	d1c7      	bne.n	801e31e <__gethex+0x9a>
 801e38e:	4627      	mov	r7, r4
 801e390:	e7c7      	b.n	801e322 <__gethex+0x9e>
 801e392:	464e      	mov	r6, r9
 801e394:	462f      	mov	r7, r5
 801e396:	2501      	movs	r5, #1
 801e398:	e7c3      	b.n	801e322 <__gethex+0x9e>
 801e39a:	2400      	movs	r4, #0
 801e39c:	1cb1      	adds	r1, r6, #2
 801e39e:	e7cc      	b.n	801e33a <__gethex+0xb6>
 801e3a0:	2401      	movs	r4, #1
 801e3a2:	e7fb      	b.n	801e39c <__gethex+0x118>
 801e3a4:	fb03 0002 	mla	r0, r3, r2, r0
 801e3a8:	e7ce      	b.n	801e348 <__gethex+0xc4>
 801e3aa:	4631      	mov	r1, r6
 801e3ac:	e7de      	b.n	801e36c <__gethex+0xe8>
 801e3ae:	eba6 0309 	sub.w	r3, r6, r9
 801e3b2:	3b01      	subs	r3, #1
 801e3b4:	4629      	mov	r1, r5
 801e3b6:	2b07      	cmp	r3, #7
 801e3b8:	dc0a      	bgt.n	801e3d0 <__gethex+0x14c>
 801e3ba:	9801      	ldr	r0, [sp, #4]
 801e3bc:	f7fd fcc6 	bl	801bd4c <_Balloc>
 801e3c0:	4604      	mov	r4, r0
 801e3c2:	b940      	cbnz	r0, 801e3d6 <__gethex+0x152>
 801e3c4:	4b5c      	ldr	r3, [pc, #368]	@ (801e538 <__gethex+0x2b4>)
 801e3c6:	4602      	mov	r2, r0
 801e3c8:	21e4      	movs	r1, #228	@ 0xe4
 801e3ca:	485c      	ldr	r0, [pc, #368]	@ (801e53c <__gethex+0x2b8>)
 801e3cc:	f7ff fec0 	bl	801e150 <__assert_func>
 801e3d0:	3101      	adds	r1, #1
 801e3d2:	105b      	asrs	r3, r3, #1
 801e3d4:	e7ef      	b.n	801e3b6 <__gethex+0x132>
 801e3d6:	f100 0a14 	add.w	sl, r0, #20
 801e3da:	2300      	movs	r3, #0
 801e3dc:	4655      	mov	r5, sl
 801e3de:	469b      	mov	fp, r3
 801e3e0:	45b1      	cmp	r9, r6
 801e3e2:	d337      	bcc.n	801e454 <__gethex+0x1d0>
 801e3e4:	f845 bb04 	str.w	fp, [r5], #4
 801e3e8:	eba5 050a 	sub.w	r5, r5, sl
 801e3ec:	10ad      	asrs	r5, r5, #2
 801e3ee:	6125      	str	r5, [r4, #16]
 801e3f0:	4658      	mov	r0, fp
 801e3f2:	f7fd fd9d 	bl	801bf30 <__hi0bits>
 801e3f6:	016d      	lsls	r5, r5, #5
 801e3f8:	f8d8 6000 	ldr.w	r6, [r8]
 801e3fc:	1a2d      	subs	r5, r5, r0
 801e3fe:	42b5      	cmp	r5, r6
 801e400:	dd54      	ble.n	801e4ac <__gethex+0x228>
 801e402:	1bad      	subs	r5, r5, r6
 801e404:	4629      	mov	r1, r5
 801e406:	4620      	mov	r0, r4
 801e408:	f7fe f926 	bl	801c658 <__any_on>
 801e40c:	4681      	mov	r9, r0
 801e40e:	b178      	cbz	r0, 801e430 <__gethex+0x1ac>
 801e410:	1e6b      	subs	r3, r5, #1
 801e412:	1159      	asrs	r1, r3, #5
 801e414:	f003 021f 	and.w	r2, r3, #31
 801e418:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801e41c:	f04f 0901 	mov.w	r9, #1
 801e420:	fa09 f202 	lsl.w	r2, r9, r2
 801e424:	420a      	tst	r2, r1
 801e426:	d003      	beq.n	801e430 <__gethex+0x1ac>
 801e428:	454b      	cmp	r3, r9
 801e42a:	dc36      	bgt.n	801e49a <__gethex+0x216>
 801e42c:	f04f 0902 	mov.w	r9, #2
 801e430:	4629      	mov	r1, r5
 801e432:	4620      	mov	r0, r4
 801e434:	f7ff febe 	bl	801e1b4 <rshift>
 801e438:	442f      	add	r7, r5
 801e43a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e43e:	42bb      	cmp	r3, r7
 801e440:	da42      	bge.n	801e4c8 <__gethex+0x244>
 801e442:	9801      	ldr	r0, [sp, #4]
 801e444:	4621      	mov	r1, r4
 801e446:	f7fd fcc1 	bl	801bdcc <_Bfree>
 801e44a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e44c:	2300      	movs	r3, #0
 801e44e:	6013      	str	r3, [r2, #0]
 801e450:	25a3      	movs	r5, #163	@ 0xa3
 801e452:	e793      	b.n	801e37c <__gethex+0xf8>
 801e454:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801e458:	2a2e      	cmp	r2, #46	@ 0x2e
 801e45a:	d012      	beq.n	801e482 <__gethex+0x1fe>
 801e45c:	2b20      	cmp	r3, #32
 801e45e:	d104      	bne.n	801e46a <__gethex+0x1e6>
 801e460:	f845 bb04 	str.w	fp, [r5], #4
 801e464:	f04f 0b00 	mov.w	fp, #0
 801e468:	465b      	mov	r3, fp
 801e46a:	7830      	ldrb	r0, [r6, #0]
 801e46c:	9303      	str	r3, [sp, #12]
 801e46e:	f7ff fef3 	bl	801e258 <__hexdig_fun>
 801e472:	9b03      	ldr	r3, [sp, #12]
 801e474:	f000 000f 	and.w	r0, r0, #15
 801e478:	4098      	lsls	r0, r3
 801e47a:	ea4b 0b00 	orr.w	fp, fp, r0
 801e47e:	3304      	adds	r3, #4
 801e480:	e7ae      	b.n	801e3e0 <__gethex+0x15c>
 801e482:	45b1      	cmp	r9, r6
 801e484:	d8ea      	bhi.n	801e45c <__gethex+0x1d8>
 801e486:	492b      	ldr	r1, [pc, #172]	@ (801e534 <__gethex+0x2b0>)
 801e488:	9303      	str	r3, [sp, #12]
 801e48a:	2201      	movs	r2, #1
 801e48c:	4630      	mov	r0, r6
 801e48e:	f7ff fe12 	bl	801e0b6 <strncmp>
 801e492:	9b03      	ldr	r3, [sp, #12]
 801e494:	2800      	cmp	r0, #0
 801e496:	d1e1      	bne.n	801e45c <__gethex+0x1d8>
 801e498:	e7a2      	b.n	801e3e0 <__gethex+0x15c>
 801e49a:	1ea9      	subs	r1, r5, #2
 801e49c:	4620      	mov	r0, r4
 801e49e:	f7fe f8db 	bl	801c658 <__any_on>
 801e4a2:	2800      	cmp	r0, #0
 801e4a4:	d0c2      	beq.n	801e42c <__gethex+0x1a8>
 801e4a6:	f04f 0903 	mov.w	r9, #3
 801e4aa:	e7c1      	b.n	801e430 <__gethex+0x1ac>
 801e4ac:	da09      	bge.n	801e4c2 <__gethex+0x23e>
 801e4ae:	1b75      	subs	r5, r6, r5
 801e4b0:	4621      	mov	r1, r4
 801e4b2:	9801      	ldr	r0, [sp, #4]
 801e4b4:	462a      	mov	r2, r5
 801e4b6:	f7fd fe99 	bl	801c1ec <__lshift>
 801e4ba:	1b7f      	subs	r7, r7, r5
 801e4bc:	4604      	mov	r4, r0
 801e4be:	f100 0a14 	add.w	sl, r0, #20
 801e4c2:	f04f 0900 	mov.w	r9, #0
 801e4c6:	e7b8      	b.n	801e43a <__gethex+0x1b6>
 801e4c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801e4cc:	42bd      	cmp	r5, r7
 801e4ce:	dd6f      	ble.n	801e5b0 <__gethex+0x32c>
 801e4d0:	1bed      	subs	r5, r5, r7
 801e4d2:	42ae      	cmp	r6, r5
 801e4d4:	dc34      	bgt.n	801e540 <__gethex+0x2bc>
 801e4d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e4da:	2b02      	cmp	r3, #2
 801e4dc:	d022      	beq.n	801e524 <__gethex+0x2a0>
 801e4de:	2b03      	cmp	r3, #3
 801e4e0:	d024      	beq.n	801e52c <__gethex+0x2a8>
 801e4e2:	2b01      	cmp	r3, #1
 801e4e4:	d115      	bne.n	801e512 <__gethex+0x28e>
 801e4e6:	42ae      	cmp	r6, r5
 801e4e8:	d113      	bne.n	801e512 <__gethex+0x28e>
 801e4ea:	2e01      	cmp	r6, #1
 801e4ec:	d10b      	bne.n	801e506 <__gethex+0x282>
 801e4ee:	9a02      	ldr	r2, [sp, #8]
 801e4f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e4f4:	6013      	str	r3, [r2, #0]
 801e4f6:	2301      	movs	r3, #1
 801e4f8:	6123      	str	r3, [r4, #16]
 801e4fa:	f8ca 3000 	str.w	r3, [sl]
 801e4fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e500:	2562      	movs	r5, #98	@ 0x62
 801e502:	601c      	str	r4, [r3, #0]
 801e504:	e73a      	b.n	801e37c <__gethex+0xf8>
 801e506:	1e71      	subs	r1, r6, #1
 801e508:	4620      	mov	r0, r4
 801e50a:	f7fe f8a5 	bl	801c658 <__any_on>
 801e50e:	2800      	cmp	r0, #0
 801e510:	d1ed      	bne.n	801e4ee <__gethex+0x26a>
 801e512:	9801      	ldr	r0, [sp, #4]
 801e514:	4621      	mov	r1, r4
 801e516:	f7fd fc59 	bl	801bdcc <_Bfree>
 801e51a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e51c:	2300      	movs	r3, #0
 801e51e:	6013      	str	r3, [r2, #0]
 801e520:	2550      	movs	r5, #80	@ 0x50
 801e522:	e72b      	b.n	801e37c <__gethex+0xf8>
 801e524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e526:	2b00      	cmp	r3, #0
 801e528:	d1f3      	bne.n	801e512 <__gethex+0x28e>
 801e52a:	e7e0      	b.n	801e4ee <__gethex+0x26a>
 801e52c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e52e:	2b00      	cmp	r3, #0
 801e530:	d1dd      	bne.n	801e4ee <__gethex+0x26a>
 801e532:	e7ee      	b.n	801e512 <__gethex+0x28e>
 801e534:	0801f6ee 	.word	0x0801f6ee
 801e538:	0801f684 	.word	0x0801f684
 801e53c:	0801f760 	.word	0x0801f760
 801e540:	1e6f      	subs	r7, r5, #1
 801e542:	f1b9 0f00 	cmp.w	r9, #0
 801e546:	d130      	bne.n	801e5aa <__gethex+0x326>
 801e548:	b127      	cbz	r7, 801e554 <__gethex+0x2d0>
 801e54a:	4639      	mov	r1, r7
 801e54c:	4620      	mov	r0, r4
 801e54e:	f7fe f883 	bl	801c658 <__any_on>
 801e552:	4681      	mov	r9, r0
 801e554:	117a      	asrs	r2, r7, #5
 801e556:	2301      	movs	r3, #1
 801e558:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801e55c:	f007 071f 	and.w	r7, r7, #31
 801e560:	40bb      	lsls	r3, r7
 801e562:	4213      	tst	r3, r2
 801e564:	4629      	mov	r1, r5
 801e566:	4620      	mov	r0, r4
 801e568:	bf18      	it	ne
 801e56a:	f049 0902 	orrne.w	r9, r9, #2
 801e56e:	f7ff fe21 	bl	801e1b4 <rshift>
 801e572:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801e576:	1b76      	subs	r6, r6, r5
 801e578:	2502      	movs	r5, #2
 801e57a:	f1b9 0f00 	cmp.w	r9, #0
 801e57e:	d047      	beq.n	801e610 <__gethex+0x38c>
 801e580:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e584:	2b02      	cmp	r3, #2
 801e586:	d015      	beq.n	801e5b4 <__gethex+0x330>
 801e588:	2b03      	cmp	r3, #3
 801e58a:	d017      	beq.n	801e5bc <__gethex+0x338>
 801e58c:	2b01      	cmp	r3, #1
 801e58e:	d109      	bne.n	801e5a4 <__gethex+0x320>
 801e590:	f019 0f02 	tst.w	r9, #2
 801e594:	d006      	beq.n	801e5a4 <__gethex+0x320>
 801e596:	f8da 3000 	ldr.w	r3, [sl]
 801e59a:	ea49 0903 	orr.w	r9, r9, r3
 801e59e:	f019 0f01 	tst.w	r9, #1
 801e5a2:	d10e      	bne.n	801e5c2 <__gethex+0x33e>
 801e5a4:	f045 0510 	orr.w	r5, r5, #16
 801e5a8:	e032      	b.n	801e610 <__gethex+0x38c>
 801e5aa:	f04f 0901 	mov.w	r9, #1
 801e5ae:	e7d1      	b.n	801e554 <__gethex+0x2d0>
 801e5b0:	2501      	movs	r5, #1
 801e5b2:	e7e2      	b.n	801e57a <__gethex+0x2f6>
 801e5b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e5b6:	f1c3 0301 	rsb	r3, r3, #1
 801e5ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e5be:	2b00      	cmp	r3, #0
 801e5c0:	d0f0      	beq.n	801e5a4 <__gethex+0x320>
 801e5c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801e5c6:	f104 0314 	add.w	r3, r4, #20
 801e5ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801e5ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801e5d2:	f04f 0c00 	mov.w	ip, #0
 801e5d6:	4618      	mov	r0, r3
 801e5d8:	f853 2b04 	ldr.w	r2, [r3], #4
 801e5dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 801e5e0:	d01b      	beq.n	801e61a <__gethex+0x396>
 801e5e2:	3201      	adds	r2, #1
 801e5e4:	6002      	str	r2, [r0, #0]
 801e5e6:	2d02      	cmp	r5, #2
 801e5e8:	f104 0314 	add.w	r3, r4, #20
 801e5ec:	d13c      	bne.n	801e668 <__gethex+0x3e4>
 801e5ee:	f8d8 2000 	ldr.w	r2, [r8]
 801e5f2:	3a01      	subs	r2, #1
 801e5f4:	42b2      	cmp	r2, r6
 801e5f6:	d109      	bne.n	801e60c <__gethex+0x388>
 801e5f8:	1171      	asrs	r1, r6, #5
 801e5fa:	2201      	movs	r2, #1
 801e5fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e600:	f006 061f 	and.w	r6, r6, #31
 801e604:	fa02 f606 	lsl.w	r6, r2, r6
 801e608:	421e      	tst	r6, r3
 801e60a:	d13a      	bne.n	801e682 <__gethex+0x3fe>
 801e60c:	f045 0520 	orr.w	r5, r5, #32
 801e610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e612:	601c      	str	r4, [r3, #0]
 801e614:	9b02      	ldr	r3, [sp, #8]
 801e616:	601f      	str	r7, [r3, #0]
 801e618:	e6b0      	b.n	801e37c <__gethex+0xf8>
 801e61a:	4299      	cmp	r1, r3
 801e61c:	f843 cc04 	str.w	ip, [r3, #-4]
 801e620:	d8d9      	bhi.n	801e5d6 <__gethex+0x352>
 801e622:	68a3      	ldr	r3, [r4, #8]
 801e624:	459b      	cmp	fp, r3
 801e626:	db17      	blt.n	801e658 <__gethex+0x3d4>
 801e628:	6861      	ldr	r1, [r4, #4]
 801e62a:	9801      	ldr	r0, [sp, #4]
 801e62c:	3101      	adds	r1, #1
 801e62e:	f7fd fb8d 	bl	801bd4c <_Balloc>
 801e632:	4681      	mov	r9, r0
 801e634:	b918      	cbnz	r0, 801e63e <__gethex+0x3ba>
 801e636:	4b1a      	ldr	r3, [pc, #104]	@ (801e6a0 <__gethex+0x41c>)
 801e638:	4602      	mov	r2, r0
 801e63a:	2184      	movs	r1, #132	@ 0x84
 801e63c:	e6c5      	b.n	801e3ca <__gethex+0x146>
 801e63e:	6922      	ldr	r2, [r4, #16]
 801e640:	3202      	adds	r2, #2
 801e642:	f104 010c 	add.w	r1, r4, #12
 801e646:	0092      	lsls	r2, r2, #2
 801e648:	300c      	adds	r0, #12
 801e64a:	f7fc fc82 	bl	801af52 <memcpy>
 801e64e:	4621      	mov	r1, r4
 801e650:	9801      	ldr	r0, [sp, #4]
 801e652:	f7fd fbbb 	bl	801bdcc <_Bfree>
 801e656:	464c      	mov	r4, r9
 801e658:	6923      	ldr	r3, [r4, #16]
 801e65a:	1c5a      	adds	r2, r3, #1
 801e65c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e660:	6122      	str	r2, [r4, #16]
 801e662:	2201      	movs	r2, #1
 801e664:	615a      	str	r2, [r3, #20]
 801e666:	e7be      	b.n	801e5e6 <__gethex+0x362>
 801e668:	6922      	ldr	r2, [r4, #16]
 801e66a:	455a      	cmp	r2, fp
 801e66c:	dd0b      	ble.n	801e686 <__gethex+0x402>
 801e66e:	2101      	movs	r1, #1
 801e670:	4620      	mov	r0, r4
 801e672:	f7ff fd9f 	bl	801e1b4 <rshift>
 801e676:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e67a:	3701      	adds	r7, #1
 801e67c:	42bb      	cmp	r3, r7
 801e67e:	f6ff aee0 	blt.w	801e442 <__gethex+0x1be>
 801e682:	2501      	movs	r5, #1
 801e684:	e7c2      	b.n	801e60c <__gethex+0x388>
 801e686:	f016 061f 	ands.w	r6, r6, #31
 801e68a:	d0fa      	beq.n	801e682 <__gethex+0x3fe>
 801e68c:	4453      	add	r3, sl
 801e68e:	f1c6 0620 	rsb	r6, r6, #32
 801e692:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e696:	f7fd fc4b 	bl	801bf30 <__hi0bits>
 801e69a:	42b0      	cmp	r0, r6
 801e69c:	dbe7      	blt.n	801e66e <__gethex+0x3ea>
 801e69e:	e7f0      	b.n	801e682 <__gethex+0x3fe>
 801e6a0:	0801f684 	.word	0x0801f684

0801e6a4 <L_shift>:
 801e6a4:	f1c2 0208 	rsb	r2, r2, #8
 801e6a8:	0092      	lsls	r2, r2, #2
 801e6aa:	b570      	push	{r4, r5, r6, lr}
 801e6ac:	f1c2 0620 	rsb	r6, r2, #32
 801e6b0:	6843      	ldr	r3, [r0, #4]
 801e6b2:	6804      	ldr	r4, [r0, #0]
 801e6b4:	fa03 f506 	lsl.w	r5, r3, r6
 801e6b8:	432c      	orrs	r4, r5
 801e6ba:	40d3      	lsrs	r3, r2
 801e6bc:	6004      	str	r4, [r0, #0]
 801e6be:	f840 3f04 	str.w	r3, [r0, #4]!
 801e6c2:	4288      	cmp	r0, r1
 801e6c4:	d3f4      	bcc.n	801e6b0 <L_shift+0xc>
 801e6c6:	bd70      	pop	{r4, r5, r6, pc}

0801e6c8 <__match>:
 801e6c8:	b530      	push	{r4, r5, lr}
 801e6ca:	6803      	ldr	r3, [r0, #0]
 801e6cc:	3301      	adds	r3, #1
 801e6ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e6d2:	b914      	cbnz	r4, 801e6da <__match+0x12>
 801e6d4:	6003      	str	r3, [r0, #0]
 801e6d6:	2001      	movs	r0, #1
 801e6d8:	bd30      	pop	{r4, r5, pc}
 801e6da:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e6de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801e6e2:	2d19      	cmp	r5, #25
 801e6e4:	bf98      	it	ls
 801e6e6:	3220      	addls	r2, #32
 801e6e8:	42a2      	cmp	r2, r4
 801e6ea:	d0f0      	beq.n	801e6ce <__match+0x6>
 801e6ec:	2000      	movs	r0, #0
 801e6ee:	e7f3      	b.n	801e6d8 <__match+0x10>

0801e6f0 <__hexnan>:
 801e6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e6f4:	680b      	ldr	r3, [r1, #0]
 801e6f6:	6801      	ldr	r1, [r0, #0]
 801e6f8:	115e      	asrs	r6, r3, #5
 801e6fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801e6fe:	f013 031f 	ands.w	r3, r3, #31
 801e702:	b087      	sub	sp, #28
 801e704:	bf18      	it	ne
 801e706:	3604      	addne	r6, #4
 801e708:	2500      	movs	r5, #0
 801e70a:	1f37      	subs	r7, r6, #4
 801e70c:	4682      	mov	sl, r0
 801e70e:	4690      	mov	r8, r2
 801e710:	9301      	str	r3, [sp, #4]
 801e712:	f846 5c04 	str.w	r5, [r6, #-4]
 801e716:	46b9      	mov	r9, r7
 801e718:	463c      	mov	r4, r7
 801e71a:	9502      	str	r5, [sp, #8]
 801e71c:	46ab      	mov	fp, r5
 801e71e:	784a      	ldrb	r2, [r1, #1]
 801e720:	1c4b      	adds	r3, r1, #1
 801e722:	9303      	str	r3, [sp, #12]
 801e724:	b342      	cbz	r2, 801e778 <__hexnan+0x88>
 801e726:	4610      	mov	r0, r2
 801e728:	9105      	str	r1, [sp, #20]
 801e72a:	9204      	str	r2, [sp, #16]
 801e72c:	f7ff fd94 	bl	801e258 <__hexdig_fun>
 801e730:	2800      	cmp	r0, #0
 801e732:	d151      	bne.n	801e7d8 <__hexnan+0xe8>
 801e734:	9a04      	ldr	r2, [sp, #16]
 801e736:	9905      	ldr	r1, [sp, #20]
 801e738:	2a20      	cmp	r2, #32
 801e73a:	d818      	bhi.n	801e76e <__hexnan+0x7e>
 801e73c:	9b02      	ldr	r3, [sp, #8]
 801e73e:	459b      	cmp	fp, r3
 801e740:	dd13      	ble.n	801e76a <__hexnan+0x7a>
 801e742:	454c      	cmp	r4, r9
 801e744:	d206      	bcs.n	801e754 <__hexnan+0x64>
 801e746:	2d07      	cmp	r5, #7
 801e748:	dc04      	bgt.n	801e754 <__hexnan+0x64>
 801e74a:	462a      	mov	r2, r5
 801e74c:	4649      	mov	r1, r9
 801e74e:	4620      	mov	r0, r4
 801e750:	f7ff ffa8 	bl	801e6a4 <L_shift>
 801e754:	4544      	cmp	r4, r8
 801e756:	d952      	bls.n	801e7fe <__hexnan+0x10e>
 801e758:	2300      	movs	r3, #0
 801e75a:	f1a4 0904 	sub.w	r9, r4, #4
 801e75e:	f844 3c04 	str.w	r3, [r4, #-4]
 801e762:	f8cd b008 	str.w	fp, [sp, #8]
 801e766:	464c      	mov	r4, r9
 801e768:	461d      	mov	r5, r3
 801e76a:	9903      	ldr	r1, [sp, #12]
 801e76c:	e7d7      	b.n	801e71e <__hexnan+0x2e>
 801e76e:	2a29      	cmp	r2, #41	@ 0x29
 801e770:	d157      	bne.n	801e822 <__hexnan+0x132>
 801e772:	3102      	adds	r1, #2
 801e774:	f8ca 1000 	str.w	r1, [sl]
 801e778:	f1bb 0f00 	cmp.w	fp, #0
 801e77c:	d051      	beq.n	801e822 <__hexnan+0x132>
 801e77e:	454c      	cmp	r4, r9
 801e780:	d206      	bcs.n	801e790 <__hexnan+0xa0>
 801e782:	2d07      	cmp	r5, #7
 801e784:	dc04      	bgt.n	801e790 <__hexnan+0xa0>
 801e786:	462a      	mov	r2, r5
 801e788:	4649      	mov	r1, r9
 801e78a:	4620      	mov	r0, r4
 801e78c:	f7ff ff8a 	bl	801e6a4 <L_shift>
 801e790:	4544      	cmp	r4, r8
 801e792:	d936      	bls.n	801e802 <__hexnan+0x112>
 801e794:	f1a8 0204 	sub.w	r2, r8, #4
 801e798:	4623      	mov	r3, r4
 801e79a:	f853 1b04 	ldr.w	r1, [r3], #4
 801e79e:	f842 1f04 	str.w	r1, [r2, #4]!
 801e7a2:	429f      	cmp	r7, r3
 801e7a4:	d2f9      	bcs.n	801e79a <__hexnan+0xaa>
 801e7a6:	1b3b      	subs	r3, r7, r4
 801e7a8:	f023 0303 	bic.w	r3, r3, #3
 801e7ac:	3304      	adds	r3, #4
 801e7ae:	3401      	adds	r4, #1
 801e7b0:	3e03      	subs	r6, #3
 801e7b2:	42b4      	cmp	r4, r6
 801e7b4:	bf88      	it	hi
 801e7b6:	2304      	movhi	r3, #4
 801e7b8:	4443      	add	r3, r8
 801e7ba:	2200      	movs	r2, #0
 801e7bc:	f843 2b04 	str.w	r2, [r3], #4
 801e7c0:	429f      	cmp	r7, r3
 801e7c2:	d2fb      	bcs.n	801e7bc <__hexnan+0xcc>
 801e7c4:	683b      	ldr	r3, [r7, #0]
 801e7c6:	b91b      	cbnz	r3, 801e7d0 <__hexnan+0xe0>
 801e7c8:	4547      	cmp	r7, r8
 801e7ca:	d128      	bne.n	801e81e <__hexnan+0x12e>
 801e7cc:	2301      	movs	r3, #1
 801e7ce:	603b      	str	r3, [r7, #0]
 801e7d0:	2005      	movs	r0, #5
 801e7d2:	b007      	add	sp, #28
 801e7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e7d8:	3501      	adds	r5, #1
 801e7da:	2d08      	cmp	r5, #8
 801e7dc:	f10b 0b01 	add.w	fp, fp, #1
 801e7e0:	dd06      	ble.n	801e7f0 <__hexnan+0x100>
 801e7e2:	4544      	cmp	r4, r8
 801e7e4:	d9c1      	bls.n	801e76a <__hexnan+0x7a>
 801e7e6:	2300      	movs	r3, #0
 801e7e8:	f844 3c04 	str.w	r3, [r4, #-4]
 801e7ec:	2501      	movs	r5, #1
 801e7ee:	3c04      	subs	r4, #4
 801e7f0:	6822      	ldr	r2, [r4, #0]
 801e7f2:	f000 000f 	and.w	r0, r0, #15
 801e7f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801e7fa:	6020      	str	r0, [r4, #0]
 801e7fc:	e7b5      	b.n	801e76a <__hexnan+0x7a>
 801e7fe:	2508      	movs	r5, #8
 801e800:	e7b3      	b.n	801e76a <__hexnan+0x7a>
 801e802:	9b01      	ldr	r3, [sp, #4]
 801e804:	2b00      	cmp	r3, #0
 801e806:	d0dd      	beq.n	801e7c4 <__hexnan+0xd4>
 801e808:	f1c3 0320 	rsb	r3, r3, #32
 801e80c:	f04f 32ff 	mov.w	r2, #4294967295
 801e810:	40da      	lsrs	r2, r3
 801e812:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801e816:	4013      	ands	r3, r2
 801e818:	f846 3c04 	str.w	r3, [r6, #-4]
 801e81c:	e7d2      	b.n	801e7c4 <__hexnan+0xd4>
 801e81e:	3f04      	subs	r7, #4
 801e820:	e7d0      	b.n	801e7c4 <__hexnan+0xd4>
 801e822:	2004      	movs	r0, #4
 801e824:	e7d5      	b.n	801e7d2 <__hexnan+0xe2>

0801e826 <__ascii_mbtowc>:
 801e826:	b082      	sub	sp, #8
 801e828:	b901      	cbnz	r1, 801e82c <__ascii_mbtowc+0x6>
 801e82a:	a901      	add	r1, sp, #4
 801e82c:	b142      	cbz	r2, 801e840 <__ascii_mbtowc+0x1a>
 801e82e:	b14b      	cbz	r3, 801e844 <__ascii_mbtowc+0x1e>
 801e830:	7813      	ldrb	r3, [r2, #0]
 801e832:	600b      	str	r3, [r1, #0]
 801e834:	7812      	ldrb	r2, [r2, #0]
 801e836:	1e10      	subs	r0, r2, #0
 801e838:	bf18      	it	ne
 801e83a:	2001      	movne	r0, #1
 801e83c:	b002      	add	sp, #8
 801e83e:	4770      	bx	lr
 801e840:	4610      	mov	r0, r2
 801e842:	e7fb      	b.n	801e83c <__ascii_mbtowc+0x16>
 801e844:	f06f 0001 	mvn.w	r0, #1
 801e848:	e7f8      	b.n	801e83c <__ascii_mbtowc+0x16>

0801e84a <_realloc_r>:
 801e84a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e84e:	4607      	mov	r7, r0
 801e850:	4614      	mov	r4, r2
 801e852:	460d      	mov	r5, r1
 801e854:	b921      	cbnz	r1, 801e860 <_realloc_r+0x16>
 801e856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e85a:	4611      	mov	r1, r2
 801e85c:	f7fd b9ea 	b.w	801bc34 <_malloc_r>
 801e860:	b92a      	cbnz	r2, 801e86e <_realloc_r+0x24>
 801e862:	f7fd f973 	bl	801bb4c <_free_r>
 801e866:	4625      	mov	r5, r4
 801e868:	4628      	mov	r0, r5
 801e86a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e86e:	f000 f8b2 	bl	801e9d6 <_malloc_usable_size_r>
 801e872:	4284      	cmp	r4, r0
 801e874:	4606      	mov	r6, r0
 801e876:	d802      	bhi.n	801e87e <_realloc_r+0x34>
 801e878:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801e87c:	d8f4      	bhi.n	801e868 <_realloc_r+0x1e>
 801e87e:	4621      	mov	r1, r4
 801e880:	4638      	mov	r0, r7
 801e882:	f7fd f9d7 	bl	801bc34 <_malloc_r>
 801e886:	4680      	mov	r8, r0
 801e888:	b908      	cbnz	r0, 801e88e <_realloc_r+0x44>
 801e88a:	4645      	mov	r5, r8
 801e88c:	e7ec      	b.n	801e868 <_realloc_r+0x1e>
 801e88e:	42b4      	cmp	r4, r6
 801e890:	4622      	mov	r2, r4
 801e892:	4629      	mov	r1, r5
 801e894:	bf28      	it	cs
 801e896:	4632      	movcs	r2, r6
 801e898:	f7fc fb5b 	bl	801af52 <memcpy>
 801e89c:	4629      	mov	r1, r5
 801e89e:	4638      	mov	r0, r7
 801e8a0:	f7fd f954 	bl	801bb4c <_free_r>
 801e8a4:	e7f1      	b.n	801e88a <_realloc_r+0x40>
	...

0801e8a8 <_strtoul_l.isra.0>:
 801e8a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e8ac:	4e34      	ldr	r6, [pc, #208]	@ (801e980 <_strtoul_l.isra.0+0xd8>)
 801e8ae:	4686      	mov	lr, r0
 801e8b0:	460d      	mov	r5, r1
 801e8b2:	4628      	mov	r0, r5
 801e8b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e8b8:	5d37      	ldrb	r7, [r6, r4]
 801e8ba:	f017 0708 	ands.w	r7, r7, #8
 801e8be:	d1f8      	bne.n	801e8b2 <_strtoul_l.isra.0+0xa>
 801e8c0:	2c2d      	cmp	r4, #45	@ 0x2d
 801e8c2:	d110      	bne.n	801e8e6 <_strtoul_l.isra.0+0x3e>
 801e8c4:	782c      	ldrb	r4, [r5, #0]
 801e8c6:	2701      	movs	r7, #1
 801e8c8:	1c85      	adds	r5, r0, #2
 801e8ca:	f033 0010 	bics.w	r0, r3, #16
 801e8ce:	d115      	bne.n	801e8fc <_strtoul_l.isra.0+0x54>
 801e8d0:	2c30      	cmp	r4, #48	@ 0x30
 801e8d2:	d10d      	bne.n	801e8f0 <_strtoul_l.isra.0+0x48>
 801e8d4:	7828      	ldrb	r0, [r5, #0]
 801e8d6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801e8da:	2858      	cmp	r0, #88	@ 0x58
 801e8dc:	d108      	bne.n	801e8f0 <_strtoul_l.isra.0+0x48>
 801e8de:	786c      	ldrb	r4, [r5, #1]
 801e8e0:	3502      	adds	r5, #2
 801e8e2:	2310      	movs	r3, #16
 801e8e4:	e00a      	b.n	801e8fc <_strtoul_l.isra.0+0x54>
 801e8e6:	2c2b      	cmp	r4, #43	@ 0x2b
 801e8e8:	bf04      	itt	eq
 801e8ea:	782c      	ldrbeq	r4, [r5, #0]
 801e8ec:	1c85      	addeq	r5, r0, #2
 801e8ee:	e7ec      	b.n	801e8ca <_strtoul_l.isra.0+0x22>
 801e8f0:	2b00      	cmp	r3, #0
 801e8f2:	d1f6      	bne.n	801e8e2 <_strtoul_l.isra.0+0x3a>
 801e8f4:	2c30      	cmp	r4, #48	@ 0x30
 801e8f6:	bf14      	ite	ne
 801e8f8:	230a      	movne	r3, #10
 801e8fa:	2308      	moveq	r3, #8
 801e8fc:	f04f 38ff 	mov.w	r8, #4294967295
 801e900:	2600      	movs	r6, #0
 801e902:	fbb8 f8f3 	udiv	r8, r8, r3
 801e906:	fb03 f908 	mul.w	r9, r3, r8
 801e90a:	ea6f 0909 	mvn.w	r9, r9
 801e90e:	4630      	mov	r0, r6
 801e910:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801e914:	f1bc 0f09 	cmp.w	ip, #9
 801e918:	d810      	bhi.n	801e93c <_strtoul_l.isra.0+0x94>
 801e91a:	4664      	mov	r4, ip
 801e91c:	42a3      	cmp	r3, r4
 801e91e:	dd1e      	ble.n	801e95e <_strtoul_l.isra.0+0xb6>
 801e920:	f1b6 3fff 	cmp.w	r6, #4294967295
 801e924:	d007      	beq.n	801e936 <_strtoul_l.isra.0+0x8e>
 801e926:	4580      	cmp	r8, r0
 801e928:	d316      	bcc.n	801e958 <_strtoul_l.isra.0+0xb0>
 801e92a:	d101      	bne.n	801e930 <_strtoul_l.isra.0+0x88>
 801e92c:	45a1      	cmp	r9, r4
 801e92e:	db13      	blt.n	801e958 <_strtoul_l.isra.0+0xb0>
 801e930:	fb00 4003 	mla	r0, r0, r3, r4
 801e934:	2601      	movs	r6, #1
 801e936:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e93a:	e7e9      	b.n	801e910 <_strtoul_l.isra.0+0x68>
 801e93c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801e940:	f1bc 0f19 	cmp.w	ip, #25
 801e944:	d801      	bhi.n	801e94a <_strtoul_l.isra.0+0xa2>
 801e946:	3c37      	subs	r4, #55	@ 0x37
 801e948:	e7e8      	b.n	801e91c <_strtoul_l.isra.0+0x74>
 801e94a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801e94e:	f1bc 0f19 	cmp.w	ip, #25
 801e952:	d804      	bhi.n	801e95e <_strtoul_l.isra.0+0xb6>
 801e954:	3c57      	subs	r4, #87	@ 0x57
 801e956:	e7e1      	b.n	801e91c <_strtoul_l.isra.0+0x74>
 801e958:	f04f 36ff 	mov.w	r6, #4294967295
 801e95c:	e7eb      	b.n	801e936 <_strtoul_l.isra.0+0x8e>
 801e95e:	1c73      	adds	r3, r6, #1
 801e960:	d106      	bne.n	801e970 <_strtoul_l.isra.0+0xc8>
 801e962:	2322      	movs	r3, #34	@ 0x22
 801e964:	f8ce 3000 	str.w	r3, [lr]
 801e968:	4630      	mov	r0, r6
 801e96a:	b932      	cbnz	r2, 801e97a <_strtoul_l.isra.0+0xd2>
 801e96c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e970:	b107      	cbz	r7, 801e974 <_strtoul_l.isra.0+0xcc>
 801e972:	4240      	negs	r0, r0
 801e974:	2a00      	cmp	r2, #0
 801e976:	d0f9      	beq.n	801e96c <_strtoul_l.isra.0+0xc4>
 801e978:	b106      	cbz	r6, 801e97c <_strtoul_l.isra.0+0xd4>
 801e97a:	1e69      	subs	r1, r5, #1
 801e97c:	6011      	str	r1, [r2, #0]
 801e97e:	e7f5      	b.n	801e96c <_strtoul_l.isra.0+0xc4>
 801e980:	0801f4d1 	.word	0x0801f4d1

0801e984 <_strtoul_r>:
 801e984:	f7ff bf90 	b.w	801e8a8 <_strtoul_l.isra.0>

0801e988 <__ascii_wctomb>:
 801e988:	4603      	mov	r3, r0
 801e98a:	4608      	mov	r0, r1
 801e98c:	b141      	cbz	r1, 801e9a0 <__ascii_wctomb+0x18>
 801e98e:	2aff      	cmp	r2, #255	@ 0xff
 801e990:	d904      	bls.n	801e99c <__ascii_wctomb+0x14>
 801e992:	228a      	movs	r2, #138	@ 0x8a
 801e994:	601a      	str	r2, [r3, #0]
 801e996:	f04f 30ff 	mov.w	r0, #4294967295
 801e99a:	4770      	bx	lr
 801e99c:	700a      	strb	r2, [r1, #0]
 801e99e:	2001      	movs	r0, #1
 801e9a0:	4770      	bx	lr
	...

0801e9a4 <fiprintf>:
 801e9a4:	b40e      	push	{r1, r2, r3}
 801e9a6:	b503      	push	{r0, r1, lr}
 801e9a8:	4601      	mov	r1, r0
 801e9aa:	ab03      	add	r3, sp, #12
 801e9ac:	4805      	ldr	r0, [pc, #20]	@ (801e9c4 <fiprintf+0x20>)
 801e9ae:	f853 2b04 	ldr.w	r2, [r3], #4
 801e9b2:	6800      	ldr	r0, [r0, #0]
 801e9b4:	9301      	str	r3, [sp, #4]
 801e9b6:	f7fe ff7d 	bl	801d8b4 <_vfiprintf_r>
 801e9ba:	b002      	add	sp, #8
 801e9bc:	f85d eb04 	ldr.w	lr, [sp], #4
 801e9c0:	b003      	add	sp, #12
 801e9c2:	4770      	bx	lr
 801e9c4:	24000020 	.word	0x24000020

0801e9c8 <abort>:
 801e9c8:	b508      	push	{r3, lr}
 801e9ca:	2006      	movs	r0, #6
 801e9cc:	f000 f834 	bl	801ea38 <raise>
 801e9d0:	2001      	movs	r0, #1
 801e9d2:	f7e6 f9f1 	bl	8004db8 <_exit>

0801e9d6 <_malloc_usable_size_r>:
 801e9d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e9da:	1f18      	subs	r0, r3, #4
 801e9dc:	2b00      	cmp	r3, #0
 801e9de:	bfbc      	itt	lt
 801e9e0:	580b      	ldrlt	r3, [r1, r0]
 801e9e2:	18c0      	addlt	r0, r0, r3
 801e9e4:	4770      	bx	lr

0801e9e6 <_raise_r>:
 801e9e6:	291f      	cmp	r1, #31
 801e9e8:	b538      	push	{r3, r4, r5, lr}
 801e9ea:	4605      	mov	r5, r0
 801e9ec:	460c      	mov	r4, r1
 801e9ee:	d904      	bls.n	801e9fa <_raise_r+0x14>
 801e9f0:	2316      	movs	r3, #22
 801e9f2:	6003      	str	r3, [r0, #0]
 801e9f4:	f04f 30ff 	mov.w	r0, #4294967295
 801e9f8:	bd38      	pop	{r3, r4, r5, pc}
 801e9fa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e9fc:	b112      	cbz	r2, 801ea04 <_raise_r+0x1e>
 801e9fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ea02:	b94b      	cbnz	r3, 801ea18 <_raise_r+0x32>
 801ea04:	4628      	mov	r0, r5
 801ea06:	f000 f831 	bl	801ea6c <_getpid_r>
 801ea0a:	4622      	mov	r2, r4
 801ea0c:	4601      	mov	r1, r0
 801ea0e:	4628      	mov	r0, r5
 801ea10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ea14:	f000 b818 	b.w	801ea48 <_kill_r>
 801ea18:	2b01      	cmp	r3, #1
 801ea1a:	d00a      	beq.n	801ea32 <_raise_r+0x4c>
 801ea1c:	1c59      	adds	r1, r3, #1
 801ea1e:	d103      	bne.n	801ea28 <_raise_r+0x42>
 801ea20:	2316      	movs	r3, #22
 801ea22:	6003      	str	r3, [r0, #0]
 801ea24:	2001      	movs	r0, #1
 801ea26:	e7e7      	b.n	801e9f8 <_raise_r+0x12>
 801ea28:	2100      	movs	r1, #0
 801ea2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801ea2e:	4620      	mov	r0, r4
 801ea30:	4798      	blx	r3
 801ea32:	2000      	movs	r0, #0
 801ea34:	e7e0      	b.n	801e9f8 <_raise_r+0x12>
	...

0801ea38 <raise>:
 801ea38:	4b02      	ldr	r3, [pc, #8]	@ (801ea44 <raise+0xc>)
 801ea3a:	4601      	mov	r1, r0
 801ea3c:	6818      	ldr	r0, [r3, #0]
 801ea3e:	f7ff bfd2 	b.w	801e9e6 <_raise_r>
 801ea42:	bf00      	nop
 801ea44:	24000020 	.word	0x24000020

0801ea48 <_kill_r>:
 801ea48:	b538      	push	{r3, r4, r5, lr}
 801ea4a:	4d07      	ldr	r5, [pc, #28]	@ (801ea68 <_kill_r+0x20>)
 801ea4c:	2300      	movs	r3, #0
 801ea4e:	4604      	mov	r4, r0
 801ea50:	4608      	mov	r0, r1
 801ea52:	4611      	mov	r1, r2
 801ea54:	602b      	str	r3, [r5, #0]
 801ea56:	f7e6 f99f 	bl	8004d98 <_kill>
 801ea5a:	1c43      	adds	r3, r0, #1
 801ea5c:	d102      	bne.n	801ea64 <_kill_r+0x1c>
 801ea5e:	682b      	ldr	r3, [r5, #0]
 801ea60:	b103      	cbz	r3, 801ea64 <_kill_r+0x1c>
 801ea62:	6023      	str	r3, [r4, #0]
 801ea64:	bd38      	pop	{r3, r4, r5, pc}
 801ea66:	bf00      	nop
 801ea68:	24014224 	.word	0x24014224

0801ea6c <_getpid_r>:
 801ea6c:	f7e6 b98c 	b.w	8004d88 <_getpid>

0801ea70 <_init>:
 801ea70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ea72:	bf00      	nop
 801ea74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ea76:	bc08      	pop	{r3}
 801ea78:	469e      	mov	lr, r3
 801ea7a:	4770      	bx	lr

0801ea7c <_fini>:
 801ea7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ea7e:	bf00      	nop
 801ea80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ea82:	bc08      	pop	{r3}
 801ea84:	469e      	mov	lr, r3
 801ea86:	4770      	bx	lr
