<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_iopll_160/sim/frameclk_pll_altera_iopll_160_tnwlaai.vo"
   type="VERILOG"
   library="frameclk_pll_altera_iopll_160" />
 <file
   path="sim/frameclk_pll.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="frameclk_pll" />
 <deviceFamily name="arria10" />
</simPackage>
