CAYMAN_RING_TYPE_DMA1_INDEX,VAR_0
CAYMAN_WB_DMA1_RPTR_OFFSET,VAR_1
CMD_VMID_FORCE,VAR_2
CTXEMPTY_INT_ENABLE,VAR_3
DMA0_REGISTER_OFFSET,VAR_4
DMA1_REGISTER_OFFSET,VAR_5
DMA_CNTL,VAR_6
DMA_IB_CNTL,VAR_7
DMA_IB_ENABLE,VAR_8
DMA_IB_SWAP_ENABLE,VAR_9
DMA_RB_BASE,VAR_10
DMA_RB_CNTL,VAR_11
DMA_RB_ENABLE,VAR_12
DMA_RB_RPTR,VAR_13
DMA_RB_RPTR_ADDR_HI,VAR_14
DMA_RB_RPTR_ADDR_LO,VAR_15
DMA_RB_SWAP_ENABLE,VAR_16
DMA_RB_WPTR,VAR_17
DMA_RPTR_WRITEBACK_ENABLE,VAR_18
DMA_RPTR_WRITEBACK_SWAP_ENABLE,VAR_19
DMA_SEM_INCOMPLETE_TIMER_CNTL,VAR_20
DMA_SEM_WAIT_FAIL_TIMER_CNTL,VAR_21
R600_RING_TYPE_DMA_INDEX,VAR_22
R600_WB_DMA_RPTR_OFFSET,VAR_23
RREG32,FUNC_0
SOFT_RESET_DMA,VAR_24
SOFT_RESET_DMA1,VAR_25
SRBM_SOFT_RESET,VAR_26
WREG32,FUNC_1
drm_order,FUNC_2
radeon_ring_test,FUNC_3
radeon_ttm_set_active_vram_size,FUNC_4
udelay,FUNC_5
upper_32_bits,FUNC_6
cayman_dma_resume,FUNC_7
rdev,VAR_27
ring,VAR_28
rb_cntl,VAR_29
dma_cntl,VAR_30
ib_cntl,VAR_31
rb_bufsz,VAR_32
reg_offset,VAR_33
wb_offset,VAR_34
i,VAR_35
r,VAR_36
