Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 15 16:14:01 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Point/Graying/DocGen/timing_report.txt
| Design            : Graying
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

in_data[0]
in_data[10]
in_data[11]
in_data[12]
in_data[13]
in_data[14]
in_data[15]
in_data[16]
in_data[17]
in_data[18]
in_data[19]
in_data[1]
in_data[20]
in_data[21]
in_data[22]
in_data[23]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_data[8]
in_data[9]
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.733        0.000                      0                  260        0.025        0.000                      0                  260       49.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                97.733        0.000                      0                  260        0.025        0.000                      0                  260       49.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       97.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.733ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sum_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.456ns (64.287%)  route 0.809ns (35.713%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     2.065 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[16]
                         net (fo=1, unplaced)         0.800     2.864    n_7_MulBlue
                                                                      r  sum_tmp[3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  sum_tmp[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.988    n_0_sum_tmp[3]_i_4
                                                                      r  sum_tmp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.538 r  sum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.547    n_0_sum_tmp_reg[3]_i_1
                                                                      r  sum_tmp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.895 r  sum_tmp_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.895    sum_tmp0[5]
                         FDRE                                         r  sum_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.602   101.602    clk
                                                                      r  sum_tmp_reg[5]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDRE (Setup_fdre_C_D)        0.062   101.629    sum_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                        101.629    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 97.733    

Slack (MET) :             97.752ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sum_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.437ns (63.984%)  route 0.809ns (36.016%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     2.065 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[16]
                         net (fo=1, unplaced)         0.800     2.864    n_7_MulBlue
                                                                      r  sum_tmp[3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  sum_tmp[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.988    n_0_sum_tmp[3]_i_4
                                                                      r  sum_tmp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.538 r  sum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.547    n_0_sum_tmp_reg[3]_i_1
                                                                      r  sum_tmp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.876 r  sum_tmp_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.876    sum_tmp0[7]
                         FDRE                                         r  sum_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.602   101.602    clk
                                                                      r  sum_tmp_reg[7]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDRE (Setup_fdre_C_D)        0.062   101.629    sum_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                        101.629    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                 97.752    

Slack (MET) :             97.825ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sum_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.364ns (62.774%)  route 0.809ns (37.226%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     2.065 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[16]
                         net (fo=1, unplaced)         0.800     2.864    n_7_MulBlue
                                                                      r  sum_tmp[3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  sum_tmp[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.988    n_0_sum_tmp[3]_i_4
                                                                      r  sum_tmp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.538 r  sum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.547    n_0_sum_tmp_reg[3]_i_1
                                                                      r  sum_tmp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.803 r  sum_tmp_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     3.803    sum_tmp0[6]
                         FDRE                                         r  sum_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.602   101.602    clk
                                                                      r  sum_tmp_reg[6]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDRE (Setup_fdre_C_D)        0.062   101.629    sum_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                        101.629    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                 97.825    

Slack (MET) :             97.846ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sum_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 1.343ns (62.411%)  route 0.809ns (37.589%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     2.065 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[16]
                         net (fo=1, unplaced)         0.800     2.864    n_7_MulBlue
                                                                      r  sum_tmp[3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.988 r  sum_tmp[3]_i_4/O
                         net (fo=1, unplaced)         0.000     2.988    n_0_sum_tmp[3]_i_4
                                                                      r  sum_tmp_reg[3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.538 r  sum_tmp_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.547    n_0_sum_tmp_reg[3]_i_1
                                                                      r  sum_tmp_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.782 r  sum_tmp_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     3.782    sum_tmp0[4]
                         FDRE                                         r  sum_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.602   101.602    clk
                                                                      r  sum_tmp_reg[4]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDRE (Setup_fdre_C_D)        0.062   101.629    sum_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                        101.629    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 97.846    

Slack (MET) :             97.885ns  (required time - arrival time)
  Source:                 mul_g_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 1.500ns (74.479%)  route 0.514ns (25.521%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  mul_g_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  mul_g_buffer_reg[3]/Q
                         net (fo=1, unplaced)         0.505     2.691    mul_g_buffer[3]
                                                                      r  reg_out_data[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     2.986 r  reg_out_data[3]_i_2/O
                         net (fo=1, unplaced)         0.000     2.986    n_0_reg_out_data[3]_i_2
                                                                      r  reg_out_data_reg[3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.387 r  reg_out_data_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.396    n_0_reg_out_data_reg[3]_i_1
                                                                      r  reg_out_data_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.744 r  reg_out_data_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     3.744    reg_out_data0[5]
                         FDCE                                         r  reg_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.602   101.602    clk
                                                                      r  reg_out_data_reg[5]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDCE (Setup_fdce_C_D)        0.062   101.629    reg_out_data_reg[5]
  -------------------------------------------------------------------
                         required time                        101.629    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 97.885    

Slack (MET) :             97.904ns  (required time - arrival time)
  Source:                 mul_g_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 1.481ns (74.236%)  route 0.514ns (25.764%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 101.602 - 100.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  mul_g_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  mul_g_buffer_reg[3]/Q
                         net (fo=1, unplaced)         0.505     2.691    mul_g_buffer[3]
                                                                      r  reg_out_data[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     2.986 r  reg_out_data[3]_i_2/O
                         net (fo=1, unplaced)         0.000     2.986    n_0_reg_out_data[3]_i_2
                                                                      r  reg_out_data_reg[3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.387 r  reg_out_data_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.396    n_0_reg_out_data_reg[3]_i_1
                                                                      r  reg_out_data_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.725 r  reg_out_data_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     3.725    reg_out_data0[7]
                         FDCE                                         r  reg_out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.602   101.602    clk
                                                                      r  reg_out_data_reg[7]/C
                         clock pessimism              0.000   101.602    
                         clock uncertainty           -0.035   101.567    
                         FDCE (Setup_fdce_C_D)        0.062   101.629    reg_out_data_reg[7]
  -------------------------------------------------------------------
                         required time                        101.629    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                 97.904    

Slack (MET) :             97.916ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.478ns (89.681%)  route 0.055ns (10.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.478     2.109 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, unplaced)         0.055     2.164    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/PCIN[0]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.515   101.514    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000   101.514    
                         clock uncertainty           -0.035   101.479    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   100.079    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                        100.079    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                 97.916    

Slack (MET) :             97.916ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.478ns (89.681%)  route 0.055ns (10.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.478     2.109 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, unplaced)         0.055     2.164    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/PCIN[10]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.515   101.514    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000   101.514    
                         clock uncertainty           -0.035   101.479    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   100.079    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                        100.079    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                 97.916    

Slack (MET) :             97.916ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.478ns (89.681%)  route 0.055ns (10.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.478     2.109 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, unplaced)         0.055     2.164    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/PCIN[11]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.515   101.514    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000   101.514    
                         clock uncertainty           -0.035   101.479    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   100.079    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                        100.079    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                 97.916    

Slack (MET) :             97.916ns  (required time - arrival time)
  Source:                 MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.478ns (89.681%)  route 0.055ns (10.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 101.514 - 100.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.631     1.631    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.478     2.109 r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, unplaced)         0.055     2.164    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/PCIN[12]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
                                                      0.000   100.000 r  clk
                         net (fo=31, unset)           1.515   101.514    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000   101.514    
                         clock uncertainty           -0.035   101.479    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   100.079    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                        100.079    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                 97.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            con_enable_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.239ns (61.363%)  route 0.150ns (38.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 f  con_enable_reg[1]/Q
                         net (fo=11, unplaced)        0.150     0.929    con_enable[1]
                                                                      f  con_enable[1]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.027 r  con_enable[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.027    n_0_con_enable[1]_i_1
                         FDCE                                         r  con_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  con_enable_reg[1]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.091     1.002    con_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sum_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.270ns (65.060%)  route 0.145ns (34.940%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[2]/Q
                         net (fo=2, unplaced)         0.145     0.924    sum_tmp[2]
                                                                      r  reg_out_data_reg[3]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.053 r  reg_out_data_reg[3]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.053    reg_out_data0[3]
                         FDCE                                         r  reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[3]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sum_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.270ns (65.060%)  route 0.145ns (34.940%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[6]/Q
                         net (fo=2, unplaced)         0.145     0.924    sum_tmp[6]
                                                                      r  reg_out_data_reg[7]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.053 r  reg_out_data_reg[7]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.053    reg_out_data0[7]
                         FDCE                                         r  reg_out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[7]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sum_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.272ns (65.161%)  route 0.145ns (34.839%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.924    sum_tmp[0]
                                                                      r  reg_out_data_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.131     1.055 r  reg_out_data_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.055    reg_out_data0[1]
                         FDCE                                         r  reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[1]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sum_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.272ns (65.161%)  route 0.145ns (34.839%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[4]/Q
                         net (fo=2, unplaced)         0.145     0.924    sum_tmp[4]
                                                                      r  reg_out_data_reg[7]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.131     1.055 r  reg_out_data_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.055    reg_out_data0[5]
                         FDCE                                         r  reg_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[5]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sum_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.291ns (66.678%)  route 0.145ns (33.322%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[1]/Q
                         net (fo=2, unplaced)         0.145     0.924    sum_tmp[1]
                                                                      r  reg_out_data_reg[3]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.150     1.074 r  reg_out_data_reg[3]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.074    reg_out_data0[2]
                         FDCE                                         r  reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[2]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sum_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.291ns (66.678%)  route 0.145ns (33.322%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[5]/Q
                         net (fo=2, unplaced)         0.145     0.924    sum_tmp[5]
                                                                      r  reg_out_data_reg[7]_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.150     1.074 r  reg_out_data_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.074    reg_out_data0[6]
                         FDCE                                         r  reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[6]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sum_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.256ns (58.547%)  route 0.181ns (41.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[0]/Q
                         net (fo=2, unplaced)         0.181     0.960    sum_tmp[0]
                                                                      r  reg_out_data[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  reg_out_data[3]_i_5/O
                         net (fo=1, unplaced)         0.000     1.005    n_0_reg_out_data[3]_i_5
                                                                      r  reg_out_data_reg[3]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.075 r  reg_out_data_reg[3]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.075    reg_out_data0[0]
                         FDCE                                         r  reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[0]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sum_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_out_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.256ns (58.547%)  route 0.181ns (41.453%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  sum_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.779 r  sum_tmp_reg[4]/Q
                         net (fo=2, unplaced)         0.181     0.960    sum_tmp[4]
                                                                      r  reg_out_data[7]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  reg_out_data[7]_i_5/O
                         net (fo=1, unplaced)         0.000     1.005    n_0_reg_out_data[7]_i_5
                                                                      r  reg_out_data_reg[7]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.075 r  reg_out_data_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.075    reg_out_data0[4]
                         FDCE                                         r  reg_out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  reg_out_data_reg[4]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.105     1.016    reg_out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            con_enable_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.242ns (52.811%)  route 0.216ns (47.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.216     0.995    con_enable[2]
                                                                      r  con_enable[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.096 r  con_enable[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.096    n_0_con_enable[2]_i_1
                         FDCE                                         r  con_enable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.911     0.911    clk
                                                                      r  con_enable_reg[2]/C
                         clock pessimism              0.000     0.911    
                         FDCE (Hold_fdce_C_D)         0.107     1.018    con_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 50 }
Period:             100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual   Slack   Location  Pin                                                                                                                              
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK   
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK   
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK  
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulRed/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK    
Min Period        n/a     DSP48E1/CLK  n/a            2.154     100.000  97.846            MulRed/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK    
Min Period        n/a     FDCE/C       n/a            1.000     100.000  99.000            con_enable_reg[1]/C                                                                                                              
Min Period        n/a     FDCE/C       n/a            1.000     100.000  99.000            con_enable_reg[2]/C                                                                                                              
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            mul_g_buffer_reg[0]/C                                                                                                            
Min Period        n/a     FDRE/C       n/a            1.000     100.000  99.000            mul_g_buffer_reg[1]/C                                                                                                            
Low Pulse Width   Slow    FDCE/C       n/a            0.500     50.000   49.500            con_enable_reg[1]/C                                                                                                              
Low Pulse Width   Slow    FDCE/C       n/a            0.500     50.000   49.500            con_enable_reg[2]/C                                                                                                              
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[0]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[1]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[2]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[3]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[4]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[5]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[6]/C                                                                                                            
Low Pulse Width   Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[7]/C                                                                                                            
High Pulse Width  Slow    FDCE/C       n/a            0.500     50.000   49.500            con_enable_reg[1]/C                                                                                                              
High Pulse Width  Fast    FDCE/C       n/a            0.500     50.000   49.500            con_enable_reg[1]/C                                                                                                              
High Pulse Width  Slow    FDCE/C       n/a            0.500     50.000   49.500            con_enable_reg[2]/C                                                                                                              
High Pulse Width  Fast    FDCE/C       n/a            0.500     50.000   49.500            con_enable_reg[2]/C                                                                                                              
High Pulse Width  Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[0]/C                                                                                                            
High Pulse Width  Fast    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[0]/C                                                                                                            
High Pulse Width  Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[1]/C                                                                                                            
High Pulse Width  Fast    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[1]/C                                                                                                            
High Pulse Width  Slow    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[2]/C                                                                                                            
High Pulse Width  Fast    FDRE/C       n/a            0.500     50.000   49.500            mul_g_buffer_reg[2]/C                                                                                                            



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_out_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.455ns  (logic 0.580ns (23.625%)  route 1.875ns (76.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  reg_out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  reg_out_data_reg[0]/Q
                         net (fo=1, unplaced)         0.902     3.088    reg_out_data[0]
                                                                      r  out_data[0]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.212 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     4.185    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.455ns  (logic 0.580ns (23.625%)  route 1.875ns (76.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  reg_out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  reg_out_data_reg[4]/Q
                         net (fo=1, unplaced)         0.902     3.088    reg_out_data[4]
                                                                      r  out_data[4]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.212 r  out_data[4]_INST_0/O
                         net (fo=0)                   0.973     4.185    out_data[4]
                                                                      r  out_data[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  reg_out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  reg_out_data_reg[2]/Q
                         net (fo=1, unplaced)         0.738     2.924    reg_out_data[2]
                                                                      r  out_data[2]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.048 r  out_data[2]_INST_0/O
                         net (fo=0)                   0.973     4.021    out_data[2]
                                                                      r  out_data[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_out_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.291ns  (logic 0.580ns (25.316%)  route 1.711ns (74.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  reg_out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  reg_out_data_reg[6]/Q
                         net (fo=1, unplaced)         0.738     2.924    reg_out_data[6]
                                                                      r  out_data[6]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.048 r  out_data[6]_INST_0/O
                         net (fo=0)                   0.973     4.021    out_data[6]
                                                                      r  out_data[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.240ns  (logic 0.751ns (33.527%)  route 1.489ns (66.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[1]/Q
                         net (fo=11, unplaced)        0.516     2.702    con_enable[1]
                                                                      r  out_data[1]_INST_0/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     2.997 r  out_data[1]_INST_0/O
                         net (fo=0)                   0.973     3.970    out_data[1]
                                                                      r  out_data[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.240ns  (logic 0.751ns (33.527%)  route 1.489ns (66.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[1]/Q
                         net (fo=11, unplaced)        0.516     2.702    con_enable[1]
                                                                      r  out_data[3]_INST_0/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     2.997 r  out_data[3]_INST_0/O
                         net (fo=0)                   0.973     3.970    out_data[3]
                                                                      r  out_data[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.240ns  (logic 0.751ns (33.527%)  route 1.489ns (66.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[1]/Q
                         net (fo=11, unplaced)        0.516     2.702    con_enable[1]
                                                                      r  out_data[5]_INST_0/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     2.997 r  out_data[5]_INST_0/O
                         net (fo=0)                   0.973     3.970    out_data[5]
                                                                      r  out_data[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.240ns  (logic 0.751ns (33.527%)  route 1.489ns (66.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[1]/Q
                         net (fo=11, unplaced)        0.516     2.702    con_enable[1]
                                                                      r  out_data[7]_INST_0/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     2.997 r  out_data[7]_INST_0/O
                         net (fo=0)                   0.973     3.970    out_data[7]
                                                                      r  out_data[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.240ns  (logic 0.751ns (33.527%)  route 1.489ns (66.473%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.730     1.730    clk
                                                                      r  con_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  con_enable_reg[1]/Q
                         net (fo=11, unplaced)        0.516     2.702    con_enable[1]
                                                                      r  out_ready_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.997 r  out_ready_INST_0/O
                         net (fo=0)                   0.973     3.970    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[0]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[1]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[1]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[1]
                                                                      r  out_data[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[2]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[2]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[2]
                                                                      r  out_data[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[3]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[3]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[3]
                                                                      r  out_data[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[4]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[4]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[4]
                                                                      r  out_data[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[5]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[5]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[5]
                                                                      r  out_data[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[6]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[6]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[6]
                                                                      r  out_data[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_data[7]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.026 r  out_data[7]_INST_0/O
                         net (fo=0)                   0.410     1.436    out_data[7]
                                                                      r  out_data[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.239ns (29.936%)  route 0.559ns (70.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.638     0.638    clk
                                                                      r  con_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.779 r  con_enable_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.928    con_enable[2]
                                                                      r  out_ready_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.026 r  out_ready_INST_0/O
                         net (fo=0)                   0.410     1.436    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            con_enable_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  con_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  con_enable_reg[1]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            con_enable_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  con_enable_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  con_enable_reg[2]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[0]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[1]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[2]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[3]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[4]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[4]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[5]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[6]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            reg_out_data_reg[7]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.917ns  (logic 0.124ns (6.468%)  route 1.793ns (93.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_enable[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_enable[2]_i_2/O
                         net (fo=10, unplaced)        0.820     1.917    n_0_con_enable[2]_i_2
                         FDCE                                         f  reg_out_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           1.602     1.602    clk
                                                                      r  reg_out_data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[0]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[0]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[0]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[1]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[1]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[1]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[2]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[2]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[2]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[3]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[3]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[3]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[4]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[4]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[4]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[5]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[5]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[5]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[6]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[6]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[6]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[7]
                            (input port)
  Destination:            MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[7]
                         net (fo=0)                   0.410     0.410    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[7]
                         DSP48E1                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulBlue/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[8]
                            (input port)
  Destination:            MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[8]
                         net (fo=0)                   0.410     0.410    MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[0]
                         DSP48E1                                      r  MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 in_data[9]
                            (input port)
  Destination:            MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[9]
                         net (fo=0)                   0.410     0.410    MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/A[1]
                         DSP48E1                                      r  MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=31, unset)           0.909     0.909    MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/CLK
                                                                      r  MulGreen/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK





