<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - hdata/cpu-common.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hdata</a> - cpu-common.c<span style="font-size: 80%;"> (source / <a href="cpu-common.c.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">86</td>
            <td class="headerCovTableEntry">108</td>
            <td class="headerCovTableEntryMed">79.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-05-28</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryMed">85.7 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntry">40</td>
            <td class="headerCovTableEntryLo">45.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : #include &lt;skiboot.h&gt;
<span class="lineNum">      17 </span>                :            : #include &quot;spira.h&quot;
<span class="lineNum">      18 </span>                :            : #include &lt;cpu.h&gt;
<span class="lineNum">      19 </span>                :            : #include &lt;ccan/str/str.h&gt;
<span class="lineNum">      20 </span>                :            : #include &lt;device.h&gt;
<span class="lineNum">      21 </span>                :            : 
<a name="22"><span class="lineNum">      22 </span>                :            : #include &quot;hdata.h&quot;</a>
<span class="lineNum">      23 </span>                :            : 
<span class="lineNum">      24 </span>                :<span class="lineCov">         32 : struct dt_node * add_core_common(struct dt_node *cpus,</span>
<span class="lineNum">      25 </span>                :            :                                  const struct sppcia_cpu_cache *cache,
<span class="lineNum">      26 </span>                :            :                                  const struct sppaca_cpu_timebase *tb,
<span class="lineNum">      27 </span>                :            :                                  uint32_t int_server, bool okay)
<span class="lineNum">      28 </span>                :            : {
<span class="lineNum">      29 </span>                :            :         const char *name;
<span class="lineNum">      30 </span>                :            :         struct dt_node *cpu;
<span class="lineNum">      31 </span>                :            :         uint32_t version;
<span class="lineNum">      32 </span>                :            :         uint64_t freq;
<span class="lineNum">      33 </span>                :<span class="lineCov">         32 :         const uint8_t pa_features[] = {</span>
<span class="lineNum">      34 </span>                :            :                 6, 0, 0xf6, 0x3f, 0xc7, 0x00, 0x80, 0xc0 };
<span class="lineNum">      35 </span>                :            : 
<span class="lineNum">      36 </span>                :<span class="lineCov">         32 :         prlog(PR_INFO, &quot;    Cache: I=%u D=%u/%u/%u/%u\n&quot;,</span>
<span class="lineNum">      37 </span>                :            :               be32_to_cpu(cache-&gt;icache_size_kb),
<span class="lineNum">      38 </span>                :            :               be32_to_cpu(cache-&gt;l1_dcache_size_kb),
<span class="lineNum">      39 </span>                :            :               be32_to_cpu(cache-&gt;l2_dcache_size_kb),
<span class="lineNum">      40 </span>                :            :               be32_to_cpu(cache-&gt;l3_dcache_size_kb),
<span class="lineNum">      41 </span>                :            :               be32_to_cpu(cache-&gt;l35_dcache_size_kb));
<span class="lineNum">      42 </span>                :            : 
<span class="lineNum">      43 </span>                :            :         /* Use the boot CPU PVR to make up a CPU name in the device-tree
<span class="lineNum">      44 </span>                :            :          * since the HDAT doesn't seem to tell....
<span class="lineNum">      45 </span>                :            :          */
<span class="lineNum">      46 </span>                :<span class="lineCov">         32 :         version = mfspr(SPR_PVR);</span>
<span class="lineNum">      47 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         switch(PVR_TYPE(version)) {</span>
<span class="lineNum">      48 </span>                :            :         case PVR_TYPE_P7:
<span class="lineNum">      49 </span>                :            :                 name = &quot;PowerPC,POWER7&quot;;
<span class="lineNum">      50 </span>                :            :                 break;
<span class="lineNum">      51 </span>                :            :         case PVR_TYPE_P7P:
<span class="lineNum">      52 </span>                :            :                 name = &quot;PowerPC,POWER7+&quot;;
<span class="lineNum">      53 </span>                :            :                 break;
<span class="lineNum">      54 </span>                :            :         case PVR_TYPE_P8E:
<span class="lineNum">      55 </span>                :            :         case PVR_TYPE_P8:
<span class="lineNum">      56 </span>                :            :         case PVR_TYPE_P8NVL:
<span class="lineNum">      57 </span>                :            :                 name = &quot;PowerPC,POWER8&quot;;
<span class="lineNum">      58 </span>                :            :                 break;
<span class="lineNum">      59 </span>                :            :         default:
<span class="lineNum">      60 </span>                :            :                 name = &quot;PowerPC,Unknown&quot;;
<span class="lineNum">      61 </span>                :            :         }
<span class="lineNum">      62 </span>                :            : 
<span class="lineNum">      63 </span>                :<span class="lineCov">         32 :         cpu = dt_new_addr(cpus, name, int_server);</span>
<span class="lineNum">      64 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         assert(cpu);</span>
<span class="lineNum">      65 </span>                :<span class="lineCov">         32 :         dt_add_property_string(cpu, &quot;device_type&quot;, &quot;cpu&quot;);</span>
<span class="lineNum">      66 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         dt_add_property_string(cpu, &quot;status&quot;, okay ? &quot;okay&quot; : &quot;bad&quot;);</span>
<span class="lineNum">      67 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;reg&quot;, int_server);</span>
<span class="lineNum">      68 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;cpu-version&quot;, version);</span>
<span class="lineNum">      69 </span>                :<span class="lineCov">         32 :         dt_add_property(cpu, &quot;64-bit&quot;, NULL, 0);</span>
<span class="lineNum">      70 </span>                :<span class="lineCov">         32 :         dt_add_property(cpu, &quot;32-64-bridge&quot;, NULL, 0);</span>
<span class="lineNum">      71 </span>                :<span class="lineCov">         32 :         dt_add_property(cpu, &quot;graphics&quot;, NULL, 0);</span>
<span class="lineNum">      72 </span>                :<span class="lineCov">         32 :         dt_add_property(cpu, &quot;general-purpose&quot;, NULL, 0);</span>
<span class="lineNum">      73 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,processor-segment-sizes&quot;,</span>
<span class="lineNum">      74 </span>                :            :                               0x1c, 0x28, 0xffffffff, 0xffffffff);
<span class="lineNum">      75 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,processor-page-sizes&quot;,</span>
<span class="lineNum">      76 </span>                :            :                               0xc, 0x10, 0x18, 0x22);
<span class="lineNum">      77 </span>                :            : 
<span class="lineNum">      78 </span>                :            :         /* Page size encodings appear to be the same for P7 and P8 */
<span class="lineNum">      79 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,segment-page-sizes&quot;,</span>
<span class="lineNum">      80 </span>                :            :                 0x0c, 0x000, 3, 0x0c, 0x0000,  /*  4K seg  4k pages */
<span class="lineNum">      81 </span>                :            :                                 0x10, 0x0007,  /*  4K seg 64k pages */
<span class="lineNum">      82 </span>                :            :                                 0x18, 0x0038,  /*  4K seg 16M pages */
<span class="lineNum">      83 </span>                :            :                 0x10, 0x110, 2, 0x10, 0x0001,  /* 64K seg 64k pages */
<span class="lineNum">      84 </span>                :            :                                 0x18, 0x0008,  /* 64K seg 16M pages */
<span class="lineNum">      85 </span>                :            :                 0x18, 0x100, 1, 0x18, 0x0000,  /* 16M seg 16M pages */
<span class="lineNum">      86 </span>                :            :                 0x22, 0x120, 1, 0x22, 0x0003); /* 16G seg 16G pages */
<span class="lineNum">      87 </span>                :            :                               
<span class="lineNum">      88 </span>                :<span class="lineCov">         32 :         dt_add_property(cpu, &quot;ibm,pa-features&quot;,</span>
<span class="lineNum">      89 </span>                :            :                         pa_features, sizeof(pa_features));
<span class="lineNum">      90 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,slb-size&quot;, 0x20);</span>
<span class="lineNum">      91 </span>                :            : 
<span class="lineNum">      92 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,vmx&quot;, 0x2);</span>
<span class="lineNum">      93 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,dfp&quot;, 0x2);</span>
<span class="lineNum">      94 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,purr&quot;, 0x1);</span>
<span class="lineNum">      95 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,spurr&quot;, 0x1);</span>
<span class="lineNum">      96 </span>                :            : 
<span class="lineNum">      97 </span>                :            :         /*
<span class="lineNum">      98 </span>                :            :          * Do not create &quot;clock-frequency&quot; if the frequency doesn't
<span class="lineNum">      99 </span>                :            :          * fit in a single cell
<span class="lineNum">     100 </span>                :            :          */
<span class="lineNum">     101 </span>                :<span class="lineCov">         32 :         freq = ((uint64_t)be32_to_cpu(tb-&gt;actual_clock_speed)) * 1000000ul;</span>
<span class="lineNum">     102 </span>        [<span class="branchCov" title="Branch 0 was taken 32 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">         32 :         if (freq &lt;= 0xfffffffful)</span>
<span class="lineNum">     103 </span>                :<span class="lineCov">         32 :                 dt_add_property_cells(cpu, &quot;clock-frequency&quot;, freq);</span>
<span class="lineNum">     104 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,extended-clock-frequency&quot;,</span>
<span class="lineNum">     105 </span>                :            :                               hi32(freq), lo32(freq));
<span class="lineNum">     106 </span>                :            : 
<span class="lineNum">     107 </span>                :            :         /* FIXME: Hardcoding is bad. */
<span class="lineNum">     108 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;timebase-frequency&quot;, 512000000);</span>
<span class="lineNum">     109 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;ibm,extended-timebase-frequency&quot;,</span>
<span class="lineNum">     110 </span>                :            :                               0, 512000000);
<span class="lineNum">     111 </span>                :            : 
<span class="lineNum">     112 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;reservation-granule-size&quot;,</span>
<span class="lineNum">     113 </span>                :            :                               be32_to_cpu(cache-&gt;reservation_size));
<span class="lineNum">     114 </span>                :            : 
<span class="lineNum">     115 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;d-tlb-size&quot;,</span>
<span class="lineNum">     116 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_entries));
<span class="lineNum">     117 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;i-tlb-size&quot;,</span>
<span class="lineNum">     118 </span>                :            :                               be32_to_cpu(cache-&gt;itlb_entries));
<span class="lineNum">     119 </span>                :            :         /* Assume unified TLB */
<span class="lineNum">     120 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;tlb-size&quot;,</span>
<span class="lineNum">     121 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_entries));
<span class="lineNum">     122 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;d-tlb-sets&quot;,</span>
<span class="lineNum">     123 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_assoc_sets));
<span class="lineNum">     124 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;i-tlb-sets&quot;,</span>
<span class="lineNum">     125 </span>                :            :                               be32_to_cpu(cache-&gt;itlb_assoc_sets));
<span class="lineNum">     126 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;tlb-sets&quot;,</span>
<span class="lineNum">     127 </span>                :            :                               be32_to_cpu(cache-&gt;dtlb_assoc_sets));
<span class="lineNum">     128 </span>                :            : 
<span class="lineNum">     129 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;d-cache-block-size&quot;,</span>
<span class="lineNum">     130 </span>                :            :                               be32_to_cpu(cache-&gt;dcache_block_size));
<span class="lineNum">     131 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;i-cache-block-size&quot;,</span>
<span class="lineNum">     132 </span>                :            :                               be32_to_cpu(cache-&gt;icache_block_size));
<span class="lineNum">     133 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;d-cache-size&quot;,</span>
<span class="lineNum">     134 </span>                :            :                               be32_to_cpu(cache-&gt;l1_dcache_size_kb)*1024);
<span class="lineNum">     135 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;i-cache-size&quot;,</span>
<span class="lineNum">     136 </span>                :            :                               be32_to_cpu(cache-&gt;icache_size_kb)*1024);
<span class="lineNum">     137 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;i-cache-sets&quot;,</span>
<span class="lineNum">     138 </span>                :            :                               be32_to_cpu(cache-&gt;icache_assoc_sets));
<span class="lineNum">     139 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(cpu, &quot;d-cache-sets&quot;,</span>
<span class="lineNum">     140 </span>                :            :                               be32_to_cpu(cache-&gt;dcache_assoc_sets));
<span class="lineNum">     141 </span>                :            : 
<span class="lineNum">     142 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span>
<span class="lineNum">     143 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;i-cache-line-size&quot;,</span>
<span class="lineNum">     144 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));
<span class="lineNum">     145 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (cache-&gt;l1_dcache_line_size != cache-&gt;dcache_block_size)</span>
<span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(cpu, &quot;d-cache-line-size&quot;,</span>
<span class="lineNum">     147 </span>                :            :                                       be32_to_cpu(cache-&gt;l1_dcache_line_size));
<span class="lineNum">     148 </span>                :<span class="lineCov">         32 :         return cpu;</span>
<a name="149"><span class="lineNum">     149 </span>                :            : }</a>
<span class="lineNum">     150 </span>                :            : 
<span class="lineNum">     151 </span>                :<span class="lineCov">         32 : void add_core_attr(struct dt_node *cpu, uint32_t attr)</span>
<span class="lineNum">     152 </span>                :            : {
<span class="lineNum">     153 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (attr &amp; CPU_ATTR_UNIFIED_PL1)</span>
<span class="lineNum">     154 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;cache-unified&quot;, NULL, 0);</span>
<span class="lineNum">     155 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (attr &amp; CPU_ATTR_SPLIT_TLB)</span>
<span class="lineNum">     156 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;tlb-split&quot;, NULL, 0);</span>
<span class="lineNum">     157 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (attr &amp; CPU_ATTR_TLBIA)</span>
<span class="lineNum">     158 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;tlbia&quot;, NULL, 0);</span>
<span class="lineNum">     159 </span>        [<span class="branchCov" title="Branch 0 was taken 32 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">         32 :         if (attr &amp; CPU_ATTR_PERF_MONITOR)</span>
<span class="lineNum">     160 </span>                :<span class="lineCov">         32 :                 dt_add_property_cells(cpu, &quot;performance-monitor&quot;, 0, 1);</span>
<span class="lineNum">     161 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (attr &amp; CPU_ATTR_EXTERN_CONT)</span>
<span class="lineNum">     162 </span>                :<span class="lineNoCov">          0 :                 dt_add_property(cpu, &quot;external-control&quot;, NULL, 0);</span>
<a name="163"><span class="lineNum">     163 </span>                :<span class="lineCov">         32 : }</span></a>
<span class="lineNum">     164 </span>                :            : 
<span class="lineNum">     165 </span>                :<span class="lineCov">        128 : static struct dt_node *create_cache_node(struct dt_node *cpus,</span>
<span class="lineNum">     166 </span>                :            :                                          const struct sppcia_cpu_cache *cache,
<span class="lineNum">     167 </span>                :            :                                          const char *name, uint32_t unit_addr,
<span class="lineNum">     168 </span>                :            :                                          int okay)
<span class="lineNum">     169 </span>                :            : {
<span class="lineNum">     170 </span>                :            :         struct dt_node *node;
<span class="lineNum">     171 </span>                :            : 
<span class="lineNum">     172 </span>                :<span class="lineCov">         64 :         node = dt_new_addr(cpus, name, unit_addr);</span>
<span class="lineNum">     173 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 64 times"> + </span>]:<span class="lineCov">         64 :         assert(node);</span>
<span class="lineNum">     174 </span>                :            : 
<span class="lineNum">     175 </span>                :<span class="lineCov">         64 :         dt_add_property_string(node, &quot;device_type&quot;, &quot;cache&quot;);</span>
<span class="lineNum">     176 </span>                :<span class="lineCov">         64 :         dt_add_property_cells(node, &quot;reg&quot;, unit_addr);</span>
<span class="lineNum">     177 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 64 times"> + </span>]:<span class="lineCov">         64 :         dt_add_property_string(node, &quot;status&quot;, okay ? &quot;okay&quot; : &quot;bad&quot;);</span>
<span class="lineNum">     178 </span>                :<span class="lineCov">         64 :         dt_add_property(node, &quot;cache-unified&quot;, NULL, 0);</span>
<span class="lineNum">     179 </span>                :            : 
<span class="lineNum">     180 </span>                :            :         /* Assume cache associavitity sets is same for L2, L3 and L3.5 */
<span class="lineNum">     181 </span>                :<span class="lineCov">         64 :         dt_add_property_cells(node, &quot;d-cache-sets&quot;,</span>
<span class="lineNum">     182 </span>                :            :                               be32_to_cpu(cache-&gt;l2_cache_assoc_sets));
<span class="lineNum">     183 </span>                :<span class="lineCov">         64 :         dt_add_property_cells(node, &quot;i-cache-sets&quot;,</span>
<span class="lineNum">     184 </span>                :            :                               be32_to_cpu(cache-&gt;l2_cache_assoc_sets));
<span class="lineNum">     185 </span>                :            : 
<span class="lineNum">     186 </span>                :<span class="lineCov">         64 :         return node;</span>
<a name="187"><span class="lineNum">     187 </span>                :            : }</a>
<span class="lineNum">     188 </span>                :            : 
<span class="lineNum">     189 </span>                :<span class="lineNoCov">          0 : static struct dt_node *l35_cache_node(struct dt_node *cpus,</span>
<span class="lineNum">     190 </span>                :            :                                       const struct sppcia_cpu_cache *cache,
<span class="lineNum">     191 </span>                :            :                                       uint32_t unit_addr, int okay)
<span class="lineNum">     192 </span>                :            : {
<span class="lineNum">     193 </span>                :            :         struct dt_node *node;
<span class="lineNum">     194 </span>                :            : 
<span class="lineNum">     195 </span>                :<span class="lineNoCov">          0 :         node = create_cache_node(cpus, cache, &quot;l35-cache&quot;, unit_addr, okay);</span>
<span class="lineNum">     196 </span>                :            : 
<span class="lineNum">     197 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span>
<span class="lineNum">     198 </span>                :            :                               be32_to_cpu(cache-&gt;l35_dcache_size_kb) * 1024);
<span class="lineNum">     199 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span>
<span class="lineNum">     200 </span>                :            :                               be32_to_cpu(cache-&gt;l35_dcache_size_kb) * 1024);
<span class="lineNum">     201 </span>                :            : 
<span class="lineNum">     202 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span>
<span class="lineNum">     203 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span>
<span class="lineNum">     204 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));
<span class="lineNum">     205 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (cache-&gt;l35_cache_line_size != cache-&gt;dcache_block_size)</span>
<span class="lineNum">     206 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span>
<span class="lineNum">     207 </span>                :            :                                       be32_to_cpu(cache-&gt;l35_cache_line_size));
<span class="lineNum">     208 </span>                :            : 
<span class="lineNum">     209 </span>                :<span class="lineNoCov">          0 :         return node;</span>
<a name="210"><span class="lineNum">     210 </span>                :            : }</a>
<span class="lineNum">     211 </span>                :            : 
<span class="lineNum">     212 </span>                :<span class="lineCov">         32 : static struct dt_node *l3_cache_node(struct dt_node *cpus,</span>
<span class="lineNum">     213 </span>                :            :                                      const struct sppcia_cpu_cache *cache,
<span class="lineNum">     214 </span>                :            :                                      uint32_t unit_addr, int okay)
<span class="lineNum">     215 </span>                :            : {
<span class="lineNum">     216 </span>                :            :         struct dt_node *node;
<span class="lineNum">     217 </span>                :            : 
<span class="lineNum">     218 </span>                :<span class="lineCov">         32 :         node = create_cache_node(cpus, cache, &quot;l3-cache&quot;, unit_addr, okay);</span>
<span class="lineNum">     219 </span>                :            : 
<span class="lineNum">     220 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span>
<span class="lineNum">     221 </span>                :            :                               be32_to_cpu(cache-&gt;l3_dcache_size_kb) * 1024);
<span class="lineNum">     222 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span>
<span class="lineNum">     223 </span>                :            :                               be32_to_cpu(cache-&gt;l3_dcache_size_kb) * 1024);
<span class="lineNum">     224 </span>                :            : 
<span class="lineNum">     225 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span>
<span class="lineNum">     226 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span>
<span class="lineNum">     227 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));
<span class="lineNum">     228 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (cache-&gt;l3_line_size != cache-&gt;dcache_block_size)</span>
<span class="lineNum">     229 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span>
<span class="lineNum">     230 </span>                :            :                                       be32_to_cpu(cache-&gt;l3_line_size));
<span class="lineNum">     231 </span>                :            : 
<span class="lineNum">     232 </span>                :<span class="lineCov">         32 :         return node;</span>
<a name="233"><span class="lineNum">     233 </span>                :            : }</a>
<span class="lineNum">     234 </span>                :            : 
<span class="lineNum">     235 </span>                :<span class="lineCov">         32 : static struct dt_node *l2_cache_node(struct dt_node *cpus,</span>
<span class="lineNum">     236 </span>                :            :                                      const struct sppcia_cpu_cache *cache,
<span class="lineNum">     237 </span>                :            :                                      uint32_t unit_addr, int okay)
<span class="lineNum">     238 </span>                :            : {
<span class="lineNum">     239 </span>                :            :         struct dt_node *node;
<span class="lineNum">     240 </span>                :            : 
<span class="lineNum">     241 </span>                :<span class="lineCov">         32 :         node = create_cache_node(cpus, cache, &quot;l2-cache&quot;, unit_addr, okay);</span>
<span class="lineNum">     242 </span>                :            : 
<span class="lineNum">     243 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(node, &quot;d-cache-size&quot;,</span>
<span class="lineNum">     244 </span>                :            :                               be32_to_cpu(cache-&gt;l2_dcache_size_kb) * 1024);
<span class="lineNum">     245 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(node, &quot;i-cache-size&quot;,</span>
<span class="lineNum">     246 </span>                :            :                               be32_to_cpu(cache-&gt;l2_dcache_size_kb) * 1024);
<span class="lineNum">     247 </span>                :            : 
<span class="lineNum">     248 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (cache-&gt;icache_line_size != cache-&gt;icache_block_size)</span>
<span class="lineNum">     249 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;i-cache-line-size&quot;,</span>
<span class="lineNum">     250 </span>                :            :                                       be32_to_cpu(cache-&gt;icache_line_size));
<span class="lineNum">     251 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (cache-&gt;l2_line_size != cache-&gt;dcache_block_size)</span>
<span class="lineNum">     252 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(node, &quot;d-cache-line-size&quot;,</span>
<span class="lineNum">     253 </span>                :            :                                       be32_to_cpu(cache-&gt;l2_line_size));
<span class="lineNum">     254 </span>                :            : 
<span class="lineNum">     255 </span>                :<span class="lineCov">         32 :         return node;</span>
<a name="256"><span class="lineNum">     256 </span>                :            : }</a>
<span class="lineNum">     257 </span>                :            : 
<span class="lineNum">     258 </span>                :<span class="lineCov">         32 : uint32_t add_core_cache_info(struct dt_node *cpus,</span>
<span class="lineNum">     259 </span>                :            :                              const struct sppcia_cpu_cache *cache,
<span class="lineNum">     260 </span>                :            :                              uint32_t int_server, int okay)
<span class="lineNum">     261 </span>                :            : {
<span class="lineNum">     262 </span>                :            :         struct dt_node *l2_node, *l3_node, *l35_node;
<span class="lineNum">     263 </span>                :            :         uint32_t unit_addr;
<span class="lineNum">     264 </span>                :            : 
<span class="lineNum">     265 </span>                :            :         /* Use Processor Interrupt Line to genarate cache unit address */
<span class="lineNum">     266 </span>                :<span class="lineCov">         32 :         unit_addr = 0x20 &lt;&lt; 24 | int_server;</span>
<span class="lineNum">     267 </span>                :<span class="lineCov">         32 :         l2_node = l2_cache_node(cpus, cache, unit_addr, okay);</span>
<span class="lineNum">     268 </span>                :            : 
<span class="lineNum">     269 </span>                :<span class="lineCov">         32 :         unit_addr = 0x30 &lt;&lt; 24 | int_server;</span>
<span class="lineNum">     270 </span>                :<span class="lineCov">         32 :         l3_node = l3_cache_node(cpus, cache, unit_addr, okay);</span>
<span class="lineNum">     271 </span>                :            :         /* Represents the next level of cache in the memory hierarchy */
<span class="lineNum">     272 </span>                :<span class="lineCov">         32 :         dt_add_property_cells(l2_node, &quot;l2-cache&quot;, l3_node-&gt;phandle);</span>
<span class="lineNum">     273 </span>                :            : 
<span class="lineNum">     274 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 32 times"> + </span>]:<span class="lineCov">         32 :         if (be32_to_cpu(cache-&gt;l35_dcache_size_kb)) {</span>
<span class="lineNum">     275 </span>                :<span class="lineNoCov">          0 :                 unit_addr = 0x35 &lt;&lt; 24 | int_server;</span>
<span class="lineNum">     276 </span>                :<span class="lineNoCov">          0 :                 l35_node = l35_cache_node(cpus, cache, unit_addr, okay);</span>
<span class="lineNum">     277 </span>                :<span class="lineNoCov">          0 :                 dt_add_property_cells(l3_node, &quot;l2-cache&quot;, l35_node-&gt;phandle);</span>
<span class="lineNum">     278 </span>                :            :         }
<span class="lineNum">     279 </span>                :            : 
<span class="lineNum">     280 </span>                :<span class="lineCov">         32 :         return l2_node-&gt;phandle;</span>
<span class="lineNum">     281 </span>                :            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
