<profile>

<section name = "Vitis HLS Report for 'run_test'" level="0">
<item name = "Date">Mon Oct 17 15:15:05 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">detector_solid</item>
<item name = "Solution">solution2 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">18.00 ns, 11.369 ns, 4.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 791, 0.126 us, 14.238 us, 7, 791, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_run_test_Pipeline_is_valid_label2_fu_249">run_test_Pipeline_is_valid_label2, 5, 19, 90.000 ns, 0.342 us, 5, 19, no</column>
<column name="grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269">run_test_Pipeline_VITIS_LOOP_55_2, 11, 46, 0.198 us, 0.828 us, 11, 46, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_49_1">0, 769, 13 ~ 48, -, -, 0 ~ 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 281, 568, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 180, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U863">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269">run_test_Pipeline_VITIS_LOOP_55_2, 0, 0, 265, 411, 0</column>
<column name="grp_run_test_Pipeline_is_valid_label2_fu_249">run_test_Pipeline_is_valid_label2, 0, 0, 16, 157, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_fu_318_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln59_fu_343_p2">+, 0, 0, 14, 9, 9</column>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_call_state4">and, 0, 0, 2, 1, 1</column>
<column name="cond_fu_357_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1073_1_fu_313_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1073_fu_299_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AOV_1_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_2_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_3_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_4_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_5_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_6_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_7_c_blk_n">9, 2, 1, 2</column>
<column name="AOV_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_phi_ln451_phi_fu_238_p6">9, 2, 1, 2</column>
<column name="grp_fu_462_ce">14, 3, 1, 3</column>
<column name="grp_fu_462_opcode">14, 3, 5, 15</column>
<column name="grp_fu_462_p0">14, 3, 32, 96</column>
<column name="grp_fu_462_p1">14, 3, 32, 96</column>
<column name="i_1_fu_106">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln49_reg_444">8, 0, 8, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_106">8, 0, 8, 0</column>
<column name="icmp_ln1073_1_reg_440">1, 0, 1, 0</column>
<column name="icmp_ln1073_reg_429">1, 0, 1, 0</column>
<column name="phi_ln451_reg_234">1, 0, 1, 0</column>
<column name="targetBlock_reg_425">1, 0, 1, 0</column>
<column name="tmp_3_reg_420">6, 0, 9, 3</column>
<column name="tmp_s_reg_454">9, 0, 12, 3</column>
<column name="trunc_ln1073_reg_449">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, run_test, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, run_test, return value</column>
<column name="regions_address0">out, 12, ap_memory, regions, array</column>
<column name="regions_ce0">out, 1, ap_memory, regions, array</column>
<column name="regions_q0">in, 32, ap_memory, regions, array</column>
<column name="p_read1">in, 6, ap_none, p_read1, scalar</column>
<column name="regions_2_address0">out, 12, ap_memory, regions_2, array</column>
<column name="regions_2_ce0">out, 1, ap_memory, regions_2, array</column>
<column name="regions_2_q0">in, 32, ap_memory, regions_2, array</column>
<column name="regions_3_address0">out, 12, ap_memory, regions_3, array</column>
<column name="regions_3_ce0">out, 1, ap_memory, regions_3, array</column>
<column name="regions_3_q0">in, 32, ap_memory, regions_3, array</column>
<column name="regions_4_address0">out, 12, ap_memory, regions_4, array</column>
<column name="regions_4_ce0">out, 1, ap_memory, regions_4, array</column>
<column name="regions_4_q0">in, 32, ap_memory, regions_4, array</column>
<column name="p_read2">in, 8, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 32, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 32, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 32, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 32, ap_none, p_read6, scalar</column>
<column name="p_read7">in, 32, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 32, ap_none, p_read8, scalar</column>
<column name="p_read9">in, 32, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 32, ap_none, p_read10, scalar</column>
<column name="AOV_c_din">out, 32, ap_fifo, AOV_c, pointer</column>
<column name="AOV_c_num_data_valid">in, 2, ap_fifo, AOV_c, pointer</column>
<column name="AOV_c_fifo_cap">in, 2, ap_fifo, AOV_c, pointer</column>
<column name="AOV_c_full_n">in, 1, ap_fifo, AOV_c, pointer</column>
<column name="AOV_c_write">out, 1, ap_fifo, AOV_c, pointer</column>
<column name="AOV_1_c_din">out, 32, ap_fifo, AOV_1_c, pointer</column>
<column name="AOV_1_c_num_data_valid">in, 2, ap_fifo, AOV_1_c, pointer</column>
<column name="AOV_1_c_fifo_cap">in, 2, ap_fifo, AOV_1_c, pointer</column>
<column name="AOV_1_c_full_n">in, 1, ap_fifo, AOV_1_c, pointer</column>
<column name="AOV_1_c_write">out, 1, ap_fifo, AOV_1_c, pointer</column>
<column name="AOV_2_c_din">out, 32, ap_fifo, AOV_2_c, pointer</column>
<column name="AOV_2_c_num_data_valid">in, 2, ap_fifo, AOV_2_c, pointer</column>
<column name="AOV_2_c_fifo_cap">in, 2, ap_fifo, AOV_2_c, pointer</column>
<column name="AOV_2_c_full_n">in, 1, ap_fifo, AOV_2_c, pointer</column>
<column name="AOV_2_c_write">out, 1, ap_fifo, AOV_2_c, pointer</column>
<column name="AOV_3_c_din">out, 32, ap_fifo, AOV_3_c, pointer</column>
<column name="AOV_3_c_num_data_valid">in, 2, ap_fifo, AOV_3_c, pointer</column>
<column name="AOV_3_c_fifo_cap">in, 2, ap_fifo, AOV_3_c, pointer</column>
<column name="AOV_3_c_full_n">in, 1, ap_fifo, AOV_3_c, pointer</column>
<column name="AOV_3_c_write">out, 1, ap_fifo, AOV_3_c, pointer</column>
<column name="AOV_4_c_din">out, 32, ap_fifo, AOV_4_c, pointer</column>
<column name="AOV_4_c_num_data_valid">in, 2, ap_fifo, AOV_4_c, pointer</column>
<column name="AOV_4_c_fifo_cap">in, 2, ap_fifo, AOV_4_c, pointer</column>
<column name="AOV_4_c_full_n">in, 1, ap_fifo, AOV_4_c, pointer</column>
<column name="AOV_4_c_write">out, 1, ap_fifo, AOV_4_c, pointer</column>
<column name="AOV_5_c_din">out, 32, ap_fifo, AOV_5_c, pointer</column>
<column name="AOV_5_c_num_data_valid">in, 2, ap_fifo, AOV_5_c, pointer</column>
<column name="AOV_5_c_fifo_cap">in, 2, ap_fifo, AOV_5_c, pointer</column>
<column name="AOV_5_c_full_n">in, 1, ap_fifo, AOV_5_c, pointer</column>
<column name="AOV_5_c_write">out, 1, ap_fifo, AOV_5_c, pointer</column>
<column name="AOV_6_c_din">out, 32, ap_fifo, AOV_6_c, pointer</column>
<column name="AOV_6_c_num_data_valid">in, 2, ap_fifo, AOV_6_c, pointer</column>
<column name="AOV_6_c_fifo_cap">in, 2, ap_fifo, AOV_6_c, pointer</column>
<column name="AOV_6_c_full_n">in, 1, ap_fifo, AOV_6_c, pointer</column>
<column name="AOV_6_c_write">out, 1, ap_fifo, AOV_6_c, pointer</column>
<column name="AOV_7_c_din">out, 32, ap_fifo, AOV_7_c, pointer</column>
<column name="AOV_7_c_num_data_valid">in, 2, ap_fifo, AOV_7_c, pointer</column>
<column name="AOV_7_c_fifo_cap">in, 2, ap_fifo, AOV_7_c, pointer</column>
<column name="AOV_7_c_full_n">in, 1, ap_fifo, AOV_7_c, pointer</column>
<column name="AOV_7_c_write">out, 1, ap_fifo, AOV_7_c, pointer</column>
</table>
</item>
</section>
</profile>
