// Seed: 2637146899
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5
);
  assign id_2 = id_3;
  wand id_7 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 _id_4,
    input supply0 id_5,
    input supply1 id_6
);
  uwire id_8;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_3,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_8 = {-1{id_1}};
  logic [id_4 : 1] id_9;
endmodule
