# //  Questa Sim-64
# //  Version 2021.1_1 linux_x86_64 Feb 21 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/vsim.wlf -l ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/sim.log -L ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/mgc_hls -L ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/work scverify_top_opt -sc_arg "./image/people640x360_rgb.bmp" -sc_arg "1" -sc_arg "out_algorithm.bmp" -sc_arg "out_hw.bmp" -do "do {./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 16:29:21 on Apr 08,2024
# Loading /home/course/ee525201/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/02_edgedetect_fsic/catapult_work/Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# Loading /home/course/ee525201/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/02_edgedetect_fsic/catapult_work/Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.ccs_wrapper(fast)
# ** Note: (vsim-17423) SystemC IEEE 1666 deprecated warnings are suppressed by default. Enable the 'ScShowIeeeDeprecationWarnings' modelsim.ini variable to get more information about the suppressed warnings.
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_struct(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_8_64_240_1_240_64_1_gen(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_7_8_64_240_1_240_64_1_gen(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci(fast)
# Loading ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_coupled_v1(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci(fast)
# Loading ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci(fast)
# Loading ./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__1)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_line_buf1_rsci_1(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_line_buf1_rsci_1_line_buf1_rsc_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_line_buf1_rsci_1_line_buf1_rsc_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_staller(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_run_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/dy_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/dat_out_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_dy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_dy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_dat_out'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_dat_out'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_dat_in_pix'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_dat_in_pix'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_dat_in_eol'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_dat_in_eol'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_dat_in_sof'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_dat_in_sof'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult_3/EdgeDetect_IP_EdgeDetect_VerDer.v2/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
#                 DONE
# 0
# 
# stdin: <EOF>
run -all
# Loading Input File
# Input file:          ./image/people640x360_rgb.bmp
# Mode:                1
# Output file (alg):   1
# Output file (hw):    out_hw.bmp
# Image width: 640
# Image height: 360
############################################# FRAME NO.   0 ###############################################
# Running
# SCVerify intercepting C++ function 'EdgeDetect_IP::EdgeDetect_VerDer::run' for RTL block 'EdgeDetect_IP_EdgeDetect_VerDer'
#                       DUT instance '0x2aaabb18fbb0'
# Info: HW reset: TLS_rst active @ 0 s
# Info: HW reset: TLS_arst_n active @ 0 s
# Magnitude: Manhattan norm per pixel 10.470994
# Writing algorithmic bitmap output to: 1
# Writing bit-accurate bitmap output to: out_hw.bmp
# sofErr: 0 eolErr: 0
# crc32_alg_pix_in  = ebb44e76  crc32_hw_pix_in  = ebb44e76
# crc32_alg_dat_out = 398625ad  crc32_hw_dat_out = eab7d5b8
# Finished
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
#    captured 57600 values of dat_in_sof
#    captured 57600 values of dat_in_eol
#    captured 57600 values of dat_in_pix
#    captured 1 values of widthIn
#    captured 1 values of heightIn
#    captured 57600 values of dat_out
#    captured 57600 values of dy
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'dat_out'
#    capture count        = 57600
#    comparison count     = 57600
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 'dy'
#    capture count        = 57600
#    comparison count     = 57600
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 588446 ns
# ** Note: (vsim-6574) SystemC simulation stopped by user.
# 1
# 
