{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649253529759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649253529759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 08:58:49 2022 " "Processing started: Wed Apr 06 08:58:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649253529759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253529759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253529759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649253530059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649253530059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/twocomp/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/twocomp/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "../twoComp/twoComp.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoComp/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649253535545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253535545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649253535545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253535545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompAddSub " "Found entity 1: twoCompAddSub" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649253535545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253535545 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" alu.v(8) " "Verilog HDL syntax error at alu.v(8) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1649253535545 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B alu.v(9) " "Verilog HDL error at alu.v(9): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1649253535545 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "S0 alu.v(9) " "Verilog HDL error at alu.v(9): object S0 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "R alu.v(9) " "Verilog HDL error at alu.v(9): object R declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "Cout alu.v(9) " "Verilog HDL error at alu.v(9): object Cout declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ovr alu.v(9) " "Verilog HDL error at alu.v(9): object ovr declared in a list of port declarations cannot be redeclared within the module body" {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 9 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" alu.v(9) " "Verilog HDL syntax error at alu.v(9) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" alu.v(18) " "Verilog HDL syntax error at alu.v(18) near text: \"end\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(1) " "Ignored design unit \"alu\" at alu.v(1) due to previous errors" {  } { { "alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253535550 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649253535589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 06 08:58:55 2022 " "Processing ended: Wed Apr 06 08:58:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649253535589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649253535589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649253535589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253535589 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649253536189 ""}
