# //  ModelSim SE 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /afs/asu.edu/users/s/v/e/svemul22/asap7_rundir/Lab_4/Lab_4.mpf
# Loading project Lab_4
# Compile of GCN_TB.sv was successful.
vsim work.GCN_TB -voptargs=+acc
# vsim work.GCN_TB -voptargs="+acc" 
# Start time: 01:13:26 on Nov 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /afs/asu.edu/users/s/v/e/svemul22/asap7_rundir/Lab_4/GCN.sv(26): (vopt-13314) Defaulting port 'data_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /afs/asu.edu/users/s/v/e/svemul22/asap7_rundir/Lab_4/GCN.sv(27): (vopt-13314) Defaulting port 'coo_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "argmax_fsm(fast)".
# ** Warning: argmax.sv(28): (vopt-13314) Defaulting port 'adj_fm_wm_row' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: argmax_comb.sv(9): (vopt-13314) Defaulting port 'FM_WM_ADJ_ROW' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.GCN_TB(fast)
# Loading work.GCN(fast)
# Loading work.Transformation(fast)
# Loading work.Transformation_FSM(fast)
# Loading work.Scratch_Pad(fast)
# Loading work.Vector_Multiplier(fast)
# Loading work.Matrix_FM_WM_Memory(fast)
# Loading work.counter_feature(fast)
# Loading work.counter_weight(fast)
# Loading work.mux_transformation(fast)
# Loading work.combination(fast)
# Loading work.combinational_FSM(fast)
# Loading work.mux_combinational(fast)
# Loading work.Matrix_FM_WM_ADJ_Memory(fast)
# Loading work.row_adder(fast)
# Loading work.counter_edge(fast)
# Loading work.argmax(fast)
# Loading work.argmax_fsm(fast)
# Loading work.argmax_comb(fast)
# Loading work.Matrix_argmax_Memory(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'i0'. The port definition is at: mux_transformation.sv(4).
#    Time: 0 fs  Iteration: 0  Instance: /GCN_TB/GCN_DUT/t0/mt0 File: transformation.sv Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'i1'. The port definition is at: mux_transformation.sv(5).
#    Time: 0 fs  Iteration: 0  Instance: /GCN_TB/GCN_DUT/t0/mt0 File: transformation.sv Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (13) for port 'o'. The port definition is at: mux_transformation.sv(7).
#    Time: 0 fs  Iteration: 0  Instance: /GCN_TB/GCN_DUT/t0/mt0 File: transformation.sv Line: 103
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint sim:/GCN_TB/*
run -all
# max_addi_answer[0]     DUT: 0       GOLD: 0 
# max_addi_answer[1]     DUT: 0       GOLD: 0 
# max_addi_answer[2]     DUT: 0       GOLD: 0 
# max_addi_answer[3]     DUT: 1       GOLD: 1 
# max_addi_answer[4]     DUT: 1       GOLD: 1 
# max_addi_answer[5]     DUT: 2       GOLD: 2 
# 
# 
# ** Note: $finish    : /afs/asu.edu/users/s/v/e/svemul22/asap7_rundir/Lab_4/GCN_TB.sv(96)
#    Time: 826 ps  Iteration: 0  Instance: /GCN_TB
# 1
# Break in Module GCN_TB at /afs/asu.edu/users/s/v/e/svemul22/asap7_rundir/Lab_4/GCN_TB.sv line 96
