
GPSDO_by_DF4IAH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efd8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dfc  0800f168  0800f168  0001f168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff64  0800ff64  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ff64  0800ff64  0001ff64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ff6c  0800ff6c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff6c  0800ff6c  0001ff6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ff70  0800ff70  0001ff70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800ff74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b4  200001dc  08010150  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000890  08010150  00020890  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025b37  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046b3  00000000  00000000  00045d43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c28  00000000  00000000  0004a3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a58  00000000  00000000  0004c020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e03  00000000  00000000  0004da78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021e55  00000000  00000000  0007487b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e793f  00000000  00000000  000966d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017e00f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008824  00000000  00000000  0017e064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f150 	.word	0x0800f150

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800f150 	.word	0x0800f150

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000eb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000eb4:	f043 0204 	orr.w	r2, r3, #4
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	f003 0304 	and.w	r3, r3, #4
 8000ed8:	2b04      	cmp	r3, #4
 8000eda:	d101      	bne.n	8000ee0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000edc:	2301      	movs	r3, #1
 8000ede:	e000      	b.n	8000ee2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
	...

08000ef0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f06:	4b58      	ldr	r3, [pc, #352]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f08:	4a58      	ldr	r2, [pc, #352]	; (800106c <MX_ADC1_Init+0x17c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV6;
 8000f0c:	4b56      	ldr	r3, [pc, #344]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f0e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b54      	ldr	r3, [pc, #336]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1a:	4b53      	ldr	r3, [pc, #332]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f20:	4b51      	ldr	r3, [pc, #324]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f26:	4b50      	ldr	r3, [pc, #320]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f2c:	4b4e      	ldr	r3, [pc, #312]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f32:	4b4d      	ldr	r3, [pc, #308]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 8000f38:	4b4b      	ldr	r3, [pc, #300]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f3e:	4b4a      	ldr	r3, [pc, #296]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f46:	4b48      	ldr	r3, [pc, #288]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f4c:	4b46      	ldr	r3, [pc, #280]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f52:	4b45      	ldr	r3, [pc, #276]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f5a:	4b43      	ldr	r3, [pc, #268]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000f60:	4b41      	ldr	r3, [pc, #260]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8000f68:	4b3f      	ldr	r3, [pc, #252]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f6a:	221c      	movs	r2, #28
 8000f6c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000f6e:	4b3e      	ldr	r3, [pc, #248]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000f74:	4b3c      	ldr	r3, [pc, #240]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000f7a:	4b3b      	ldr	r3, [pc, #236]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f80:	4839      	ldr	r0, [pc, #228]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f82:	f003 ffe9 	bl	8004f58 <HAL_ADC_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8000f8c:	f001 fd0a 	bl	80029a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000f90:	4b37      	ldr	r3, [pc, #220]	; (8001070 <MX_ADC1_Init+0x180>)
 8000f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f94:	2306      	movs	r3, #6
 8000f96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000f98:	2306      	movs	r3, #6
 8000f9a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f9c:	237f      	movs	r3, #127	; 0x7f
 8000f9e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa8:	463b      	mov	r3, r7
 8000faa:	4619      	mov	r1, r3
 8000fac:	482e      	ldr	r0, [pc, #184]	; (8001068 <MX_ADC1_Init+0x178>)
 8000fae:	f004 fb45 	bl	800563c <HAL_ADC_ConfigChannel>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000fb8:	f001 fcf4 	bl	80029a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fbc:	4b2d      	ldr	r3, [pc, #180]	; (8001074 <MX_ADC1_Init+0x184>)
 8000fbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fc0:	230c      	movs	r3, #12
 8000fc2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000fc4:	2305      	movs	r3, #5
 8000fc6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4826      	ldr	r0, [pc, #152]	; (8001068 <MX_ADC1_Init+0x178>)
 8000fce:	f004 fb35 	bl	800563c <HAL_ADC_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000fd8:	f001 fce4 	bl	80029a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <MX_ADC1_Init+0x188>)
 8000fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000fe0:	2312      	movs	r3, #18
 8000fe2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	481f      	ldr	r0, [pc, #124]	; (8001068 <MX_ADC1_Init+0x178>)
 8000fea:	f004 fb27 	bl	800563c <HAL_ADC_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8000ff4:	f001 fcd6 	bl	80029a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <MX_ADC1_Init+0x180>)
 8000ffa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000ffc:	2318      	movs	r3, #24
 8000ffe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001000:	2306      	movs	r3, #6
 8001002:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	463b      	mov	r3, r7
 8001006:	4619      	mov	r1, r3
 8001008:	4817      	ldr	r0, [pc, #92]	; (8001068 <MX_ADC1_Init+0x178>)
 800100a:	f004 fb17 	bl	800563c <HAL_ADC_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8001014:	f001 fcc6 	bl	80029a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8001018:	4b18      	ldr	r3, [pc, #96]	; (800107c <MX_ADC1_Init+0x18c>)
 800101a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800101c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001020:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001022:	2305      	movs	r3, #5
 8001024:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001026:	463b      	mov	r3, r7
 8001028:	4619      	mov	r1, r3
 800102a:	480f      	ldr	r0, [pc, #60]	; (8001068 <MX_ADC1_Init+0x178>)
 800102c:	f004 fb06 	bl	800563c <HAL_ADC_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 8001036:	f001 fcb5 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  adcChConfig.Channel		= sConfig.Channel;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	4a10      	ldr	r2, [pc, #64]	; (8001080 <MX_ADC1_Init+0x190>)
 800103e:	6013      	str	r3, [r2, #0]
  adcChConfig.Rank			= sConfig.Rank;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a0f      	ldr	r2, [pc, #60]	; (8001080 <MX_ADC1_Init+0x190>)
 8001044:	6053      	str	r3, [r2, #4]
  adcChConfig.SamplingTime	= sConfig.SamplingTime;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4a0d      	ldr	r2, [pc, #52]	; (8001080 <MX_ADC1_Init+0x190>)
 800104a:	6093      	str	r3, [r2, #8]
  adcChConfig.SingleDiff	= sConfig.SingleDiff;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <MX_ADC1_Init+0x190>)
 8001050:	60d3      	str	r3, [r2, #12]
  adcChConfig.OffsetNumber	= sConfig.OffsetNumber;
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <MX_ADC1_Init+0x190>)
 8001056:	6113      	str	r3, [r2, #16]
  adcChConfig.Offset		= sConfig.Offset;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4a09      	ldr	r2, [pc, #36]	; (8001080 <MX_ADC1_Init+0x190>)
 800105c:	6153      	str	r3, [r2, #20]

  /* USER CODE END ADC1_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200004d0 	.word	0x200004d0
 800106c:	50040000 	.word	0x50040000
 8001070:	80000001 	.word	0x80000001
 8001074:	2a000400 	.word	0x2a000400
 8001078:	25b00200 	.word	0x25b00200
 800107c:	43210000 	.word	0x43210000
 8001080:	200001f8 	.word	0x200001f8

08001084 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0a0      	sub	sp, #128	; 0x80
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800109c:	f107 0318 	add.w	r3, r7, #24
 80010a0:	2254      	movs	r2, #84	; 0x54
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f00b f9af 	bl	800c408 <memset>
  if(adcHandle->Instance==ADC1)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a43      	ldr	r2, [pc, #268]	; (80011bc <HAL_ADC_MspInit+0x138>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d17f      	bne.n	80011b4 <HAL_ADC_MspInit+0x130>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80010ba:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80010be:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c0:	f107 0318 	add.w	r3, r7, #24
 80010c4:	4618      	mov	r0, r3
 80010c6:	f008 fb8b 	bl	80097e0 <HAL_RCCEx_PeriphCLKConfig>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80010d0:	f001 fc68 	bl	80029a4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80010d4:	4b3a      	ldr	r3, [pc, #232]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d8:	4a39      	ldr	r2, [pc, #228]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e0:	4b37      	ldr	r3, [pc, #220]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010e8:	617b      	str	r3, [r7, #20]
 80010ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b34      	ldr	r3, [pc, #208]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f0:	4a33      	ldr	r2, [pc, #204]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010f8:	4b31      	ldr	r3, [pc, #196]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	613b      	str	r3, [r7, #16]
 8001102:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001104:	4b2e      	ldr	r3, [pc, #184]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 8001106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001108:	4a2d      	ldr	r2, [pc, #180]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 800110a:	f043 0302 	orr.w	r3, r3, #2
 800110e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 8001112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001114:	f003 0302 	and.w	r3, r3, #2
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = A3_V_OCXO_ADC1_IN9_Pin|A4_V_HOLD_ADC1_IN10_Pin;
 800111c:	2330      	movs	r3, #48	; 0x30
 800111e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001120:	230b      	movs	r3, #11
 8001122:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001128:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800112c:	4619      	mov	r1, r3
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f005 fcd7 	bl	8006ae4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D6_V_DCF77_DEMOD_ADC1_IN16_Pin;
 8001136:	2302      	movs	r3, #2
 8001138:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800113a:	230b      	movs	r3, #11
 800113c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(D6_V_DCF77_DEMOD_ADC1_IN16_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001146:	4619      	mov	r1, r3
 8001148:	481e      	ldr	r0, [pc, #120]	; (80011c4 <HAL_ADC_MspInit+0x140>)
 800114a:	f005 fccb 	bl	8006ae4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800114e:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001150:	4a1e      	ldr	r2, [pc, #120]	; (80011cc <HAL_ADC_MspInit+0x148>)
 8001152:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001154:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001156:	2200      	movs	r2, #0
 8001158:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800115a:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001162:	2200      	movs	r2, #0
 8001164:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001166:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001168:	2280      	movs	r2, #128	; 0x80
 800116a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116c:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800116e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001172:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001176:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800117a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800117c:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001188:	480f      	ldr	r0, [pc, #60]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800118a:	f005 fa27 	bl	80065dc <HAL_DMA_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8001194:	f001 fc06 	bl	80029a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800119c:	64da      	str	r2, [r3, #76]	; 0x4c
 800119e:	4a0a      	ldr	r2, [pc, #40]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	2012      	movs	r0, #18
 80011aa:	f005 f9df 	bl	800656c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80011ae:	2012      	movs	r0, #18
 80011b0:	f005 f9f8 	bl	80065a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	3780      	adds	r7, #128	; 0x80
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	50040000 	.word	0x50040000
 80011c0:	40021000 	.word	0x40021000
 80011c4:	48000400 	.word	0x48000400
 80011c8:	20000534 	.word	0x20000534
 80011cc:	40020008 	.word	0x40020008

080011d0 <DF4IAH_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef DF4IAH_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fe71 	bl	8000ec8 <LL_ADC_REG_IsConversionOngoing>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d16c      	bne.n	80012c6 <DF4IAH_ADC_Start_DMA+0xf6>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d101      	bne.n	80011fa <DF4IAH_ADC_Start_DMA+0x2a>
 80011f6:	2302      	movs	r3, #2
 80011f8:	e068      	b.n	80012cc <DF4IAH_ADC_Start_DMA+0xfc>
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2201      	movs	r2, #1
 80011fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f004 fec2 	bl	8005f8c <ADC_Enable>
 8001208:	4603      	mov	r3, r0
 800120a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800120c:	7dfb      	ldrb	r3, [r7, #23]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d154      	bne.n	80012bc <DF4IAH_ADC_Start_DMA+0xec>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001216:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800121a:	f023 0301 	bic.w	r3, r3, #1
 800121e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800122a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d006      	beq.n	8001240 <DF4IAH_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001236:	f023 0206 	bic.w	r2, r3, #6
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	659a      	str	r2, [r3, #88]	; 0x58
 800123e:	e002      	b.n	8001246 <DF4IAH_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2200      	movs	r2, #0
 8001244:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	4a22      	ldr	r2, [pc, #136]	; (80012d4 <DF4IAH_ADC_Start_DMA+0x104>)
 800124c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001252:	4a21      	ldr	r2, [pc, #132]	; (80012d8 <DF4IAH_ADC_Start_DMA+0x108>)
 8001254:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	4a20      	ldr	r2, [pc, #128]	; (80012dc <DF4IAH_ADC_Start_DMA+0x10c>)
 800125c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	221c      	movs	r2, #28
 8001264:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f042 0210 	orr.w	r2, r2, #16
 800127c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f042 0201 	orr.w	r2, r2, #1
 800128c:	60da      	str	r2, [r3, #12]

        /* DF4IAH: Re-Init the DMA Channel 1 */
        HAL_DMA_Init(hadc->DMA_Handle);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	4618      	mov	r0, r3
 8001294:	f005 f9a2 	bl	80065dc <HAL_DMA_Init>

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3340      	adds	r3, #64	; 0x40
 80012a2:	4619      	mov	r1, r3
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f005 fa50 	bl	800674c <HAL_DMA_Start_IT>
 80012ac:	4603      	mov	r3, r0
 80012ae:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fdf3 	bl	8000ea0 <LL_ADC_REG_StartConversion>
 80012ba:	e006      	b.n	80012ca <DF4IAH_ADC_Start_DMA+0xfa>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80012c4:	e001      	b.n	80012ca <DF4IAH_ADC_Start_DMA+0xfa>

    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012c6:	2302      	movs	r3, #2
 80012c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80012ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	0800610f 	.word	0x0800610f
 80012d8:	080061e7 	.word	0x080061e7
 80012dc:	08006203 	.word	0x08006203

080012e0 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_GetState(hadc) & HAL_ADC_STATE_REG_EOC) {
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f004 fd87 	bl	8005dfc <HAL_ADC_GetState>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01c      	beq.n	8001332 <HAL_ADC_ConvCpltCallback+0x52>
		uint32_t status = READ_REG(hadc->Instance->ISR);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]
		if (status & ADC_FLAG_EOS) {
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	2b00      	cmp	r3, #0
 8001308:	d013      	beq.n	8001332 <HAL_ADC_ConvCpltCallback+0x52>
			/* Sequence has finished */
			__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2208      	movs	r2, #8
 8001310:	601a      	str	r2, [r3, #0]

			/* Copy from DMA out region to global variables */
			{
				/* Get the converted value of regular channel */
				adcVrefint_val = adc_dma_buf[0];
 8001312:	4b0a      	ldr	r3, [pc, #40]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001314:	881a      	ldrh	r2, [r3, #0]
 8001316:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <HAL_ADC_ConvCpltCallback+0x60>)
 8001318:	801a      	strh	r2, [r3, #0]

				/* Get the converted value of regular channel */
				adcCh10_val = adc_dma_buf[1];
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 800131c:	885a      	ldrh	r2, [r3, #2]
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <HAL_ADC_ConvCpltCallback+0x64>)
 8001320:	801a      	strh	r2, [r3, #0]

				/* Get the converted value of regular channel */
				adcCh9_val = adc_dma_buf[2];
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001324:	889a      	ldrh	r2, [r3, #4]
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <HAL_ADC_ConvCpltCallback+0x68>)
 8001328:	801a      	strh	r2, [r3, #0]

				/* Get the converted value of regular channel */
				adcCh16_val = adc_dma_buf[4];
 800132a:	4b04      	ldr	r3, [pc, #16]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 800132c:	891a      	ldrh	r2, [r3, #8]
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <HAL_ADC_ConvCpltCallback+0x6c>)
 8001330:	801a      	strh	r2, [r3, #0]

	if (status & ADC_FLAG_OVR) {
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
	}
#endif
}
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000218 	.word	0x20000218
 8001340:	20000216 	.word	0x20000216
 8001344:	20000212 	.word	0x20000212
 8001348:	20000210 	.word	0x20000210
 800134c:	20000214 	.word	0x20000214

08001350 <HAL_ADC_ErrorCallback>:
{
}
#endif

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	static uint32_t ctr = 0UL;
	++ctr;
 8001358:	4b05      	ldr	r3, [pc, #20]	; (8001370 <HAL_ADC_ErrorCallback+0x20>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	3301      	adds	r3, #1
 800135e:	4a04      	ldr	r2, [pc, #16]	; (8001370 <HAL_ADC_ErrorCallback+0x20>)
 8001360:	6013      	str	r3, [r2, #0]
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000224 	.word	0x20000224

08001374 <adc_init>:


void adc_init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) !=  HAL_OK)
 8001378:	217f      	movs	r1, #127	; 0x7f
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <adc_init+0x1c>)
 800137c:	f004 ff88 	bl	8006290 <HAL_ADCEx_Calibration_Start>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <adc_init+0x16>
	{
		Error_Handler();
 8001386:	f001 fb0d 	bl	80029a4 <Error_Handler>
	}
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200004d0 	.word	0x200004d0

08001394 <adc_start>:

void adc_start(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	if (HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_READY) {
 8001398:	480a      	ldr	r0, [pc, #40]	; (80013c4 <adc_start+0x30>)
 800139a:	f004 fd2f 	bl	8005dfc <HAL_ADC_GetState>
 800139e:	4603      	mov	r3, r0
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d00a      	beq.n	80013be <adc_start+0x2a>
		if (DF4IAH_ADC_Start_DMA(&hadc1, (uint32_t*) adc_dma_buf, ADC_DMA_Buf_Len) != HAL_OK) {
 80013a8:	2305      	movs	r3, #5
 80013aa:	461a      	mov	r2, r3
 80013ac:	4906      	ldr	r1, [pc, #24]	; (80013c8 <adc_start+0x34>)
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <adc_start+0x30>)
 80013b0:	f7ff ff0e 	bl	80011d0 <DF4IAH_ADC_Start_DMA>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <adc_start+0x2a>
			Error_Handler();
 80013ba:	f001 faf3 	bl	80029a4 <Error_Handler>
		}
	}
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200004d0 	.word	0x200004d0
 80013c8:	20000218 	.word	0x20000218

080013cc <adc_stop>:

void adc_stop(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	if ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_READY) == 0) {
 80013d0:	480c      	ldr	r0, [pc, #48]	; (8001404 <adc_stop+0x38>)
 80013d2:	f004 fd13 	bl	8005dfc <HAL_ADC_GetState>
 80013d6:	4603      	mov	r3, r0
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d103      	bne.n	80013e8 <adc_stop+0x1c>
		HAL_ADC_Stop_DMA(&hadc1);
 80013e0:	4808      	ldr	r0, [pc, #32]	; (8001404 <adc_stop+0x38>)
 80013e2:	f003 ff01 	bl	80051e8 <HAL_ADC_Stop_DMA>
	else {
		if (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOS)) {
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOS);
		}
	}
}
 80013e6:	e00a      	b.n	80013fe <adc_stop+0x32>
		if (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOS)) {
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <adc_stop+0x38>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0308 	and.w	r3, r3, #8
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d103      	bne.n	80013fe <adc_stop+0x32>
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOS);
 80013f6:	4b03      	ldr	r3, [pc, #12]	; (8001404 <adc_stop+0x38>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2208      	movs	r2, #8
 80013fc:	601a      	str	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	200004d0 	.word	0x200004d0

08001408 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800140e:	4b10      	ldr	r3, [pc, #64]	; (8001450 <MX_DMA_Init+0x48>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001412:	4a0f      	ldr	r2, [pc, #60]	; (8001450 <MX_DMA_Init+0x48>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6493      	str	r3, [r2, #72]	; 0x48
 800141a:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <MX_DMA_Init+0x48>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	200b      	movs	r0, #11
 800142c:	f005 f89e 	bl	800656c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001430:	200b      	movs	r0, #11
 8001432:	f005 f8b7 	bl	80065a4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	2011      	movs	r0, #17
 800143c:	f005 f896 	bl	800656c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001440:	2011      	movs	r0, #17
 8001442:	f005 f8af 	bl	80065a4 <HAL_NVIC_EnableIRQ>

}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000

08001454 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146a:	4b4b      	ldr	r3, [pc, #300]	; (8001598 <MX_GPIO_Init+0x144>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	4a4a      	ldr	r2, [pc, #296]	; (8001598 <MX_GPIO_Init+0x144>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001476:	4b48      	ldr	r3, [pc, #288]	; (8001598 <MX_GPIO_Init+0x144>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b45      	ldr	r3, [pc, #276]	; (8001598 <MX_GPIO_Init+0x144>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4a44      	ldr	r2, [pc, #272]	; (8001598 <MX_GPIO_Init+0x144>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4b42      	ldr	r3, [pc, #264]	; (8001598 <MX_GPIO_Init+0x144>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	4b3f      	ldr	r3, [pc, #252]	; (8001598 <MX_GPIO_Init+0x144>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a3e      	ldr	r2, [pc, #248]	; (8001598 <MX_GPIO_Init+0x144>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b3c      	ldr	r3, [pc, #240]	; (8001598 <MX_GPIO_Init+0x144>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b2:	4b39      	ldr	r3, [pc, #228]	; (8001598 <MX_GPIO_Init+0x144>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	4a38      	ldr	r2, [pc, #224]	; (8001598 <MX_GPIO_Init+0x144>)
 80014b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014be:	4b36      	ldr	r3, [pc, #216]	; (8001598 <MX_GPIO_Init+0x144>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D2_OCXO_LCKD_GPIO_O_GPIO_Port, D2_OCXO_LCKD_GPIO_O_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d4:	f005 fd52 	bl	8006f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	2110      	movs	r1, #16
 80014dc:	482f      	ldr	r0, [pc, #188]	; (800159c <MX_GPIO_Init+0x148>)
 80014de:	f005 fd4d 	bl	8006f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80014e2:	2201      	movs	r2, #1
 80014e4:	2120      	movs	r1, #32
 80014e6:	482d      	ldr	r0, [pc, #180]	; (800159c <MX_GPIO_Init+0x148>)
 80014e8:	f005 fd48 	bl	8006f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D3_DCF77_DEMOD_GPIO_EXTI0_Pin;
 80014ec:	2301      	movs	r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014f0:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014f4:	2302      	movs	r3, #2
 80014f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D3_DCF77_DEMOD_GPIO_EXTI0_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	4827      	ldr	r0, [pc, #156]	; (800159c <MX_GPIO_Init+0x148>)
 8001500:	f005 faf0 	bl	8006ae4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = D9_FRCD_HOLD_GPIO_I_Pin|D10_PLL_LCKD_GPIO_I_Pin;
 8001504:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150a:	2300      	movs	r3, #0
 800150c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800150e:	2302      	movs	r3, #2
 8001510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151c:	f005 fae2 	bl	8006ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D2_OCXO_LCKD_GPIO_O_Pin;
 8001520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D2_OCXO_LCKD_GPIO_O_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f005 fad2 	bl	8006ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D12_HoRelay_GPIO_O_Pin;
 8001540:	2310      	movs	r3, #16
 8001542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D12_HoRelay_GPIO_O_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	4811      	ldr	r0, [pc, #68]	; (800159c <MX_GPIO_Init+0x148>)
 8001558:	f005 fac4 	bl	8006ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D11_ONEWIRE_GPIO_IO_Pin;
 800155c:	2320      	movs	r3, #32
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001560:	2311      	movs	r3, #17
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001568:	2301      	movs	r3, #1
 800156a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D11_ONEWIRE_GPIO_IO_GPIO_Port, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	480a      	ldr	r0, [pc, #40]	; (800159c <MX_GPIO_Init+0x148>)
 8001574:	f005 fab6 	bl	8006ae4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NoJ1J2_BOOT0_GPIO_I_Pin;
 8001578:	2308      	movs	r3, #8
 800157a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157c:	2300      	movs	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001580:	2301      	movs	r3, #1
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NoJ1J2_BOOT0_GPIO_I_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	; (80015a4 <MX_GPIO_Init+0x150>)
 800158c:	f005 faaa 	bl	8006ae4 <HAL_GPIO_Init>

}
 8001590:	bf00      	nop
 8001592:	3728      	adds	r7, #40	; 0x28
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40021000 	.word	0x40021000
 800159c:	48000400 	.word	0x48000400
 80015a0:	10110000 	.word	0x10110000
 80015a4:	48001c00 	.word	0x48001c00

080015a8 <onewireMasterWr_bit>:
	return crc;
}


static void onewireMasterWr_bit(uint8_t bit)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
	/* Ensure relaxation */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015b2:	2201      	movs	r2, #1
 80015b4:	2120      	movs	r1, #32
 80015b6:	4815      	ldr	r0, [pc, #84]	; (800160c <onewireMasterWr_bit+0x64>)
 80015b8:	f005 fce0 	bl	8006f7c <HAL_GPIO_WritePin>
	uDelay(2);
 80015bc:	2002      	movs	r0, #2
 80015be:	f000 fc69 	bl	8001e94 <uDelay>

	/* TimeSlot starts */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2120      	movs	r1, #32
 80015c6:	4811      	ldr	r0, [pc, #68]	; (800160c <onewireMasterWr_bit+0x64>)
 80015c8:	f005 fcd8 	bl	8006f7c <HAL_GPIO_WritePin>

	if (bit) {
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00b      	beq.n	80015ea <onewireMasterWr_bit+0x42>
		/* Writing a One */
		uDelay(2);
 80015d2:	2002      	movs	r0, #2
 80015d4:	f000 fc5e 	bl	8001e94 <uDelay>
		HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015d8:	2201      	movs	r2, #1
 80015da:	2120      	movs	r1, #32
 80015dc:	480b      	ldr	r0, [pc, #44]	; (800160c <onewireMasterWr_bit+0x64>)
 80015de:	f005 fccd 	bl	8006f7c <HAL_GPIO_WritePin>
		uDelay(88);
 80015e2:	2058      	movs	r0, #88	; 0x58
 80015e4:	f000 fc56 	bl	8001e94 <uDelay>
 80015e8:	e007      	b.n	80015fa <onewireMasterWr_bit+0x52>
	}
	else {
		/* Writing a Zero */
		uDelay(90);
 80015ea:	205a      	movs	r0, #90	; 0x5a
 80015ec:	f000 fc52 	bl	8001e94 <uDelay>
		HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	2120      	movs	r1, #32
 80015f4:	4805      	ldr	r0, [pc, #20]	; (800160c <onewireMasterWr_bit+0x64>)
 80015f6:	f005 fcc1 	bl	8006f7c <HAL_GPIO_WritePin>
	}

	/* Enter relaxation state */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015fa:	2201      	movs	r2, #1
 80015fc:	2120      	movs	r1, #32
 80015fe:	4803      	ldr	r0, [pc, #12]	; (800160c <onewireMasterWr_bit+0x64>)
 8001600:	f005 fcbc 	bl	8006f7c <HAL_GPIO_WritePin>
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	48000400 	.word	0x48000400

08001610 <onewireMasterWr_byte>:

static void onewireMasterWr_byte(uint8_t byte)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
	for (uint8_t idx = 0; idx < 8; ++idx) {
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e00d      	b.n	800163c <onewireMasterWr_byte+0x2c>
		onewireMasterWr_bit((byte >> idx) & 0x01U);
 8001620:	79fa      	ldrb	r2, [r7, #7]
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	fa42 f303 	asr.w	r3, r2, r3
 8001628:	b2db      	uxtb	r3, r3
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ffb9 	bl	80015a8 <onewireMasterWr_bit>
	for (uint8_t idx = 0; idx < 8; ++idx) {
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	3301      	adds	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	2b07      	cmp	r3, #7
 8001640:	d9ee      	bls.n	8001620 <onewireMasterWr_byte+0x10>
	}
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <onewireMasterWr_romCode>:

static void onewireMasterWr_romCode(uint8_t* romCode)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d124      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d11f      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3302      	adds	r3, #2
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d11a      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3303      	adds	r3, #3
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d115      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	3304      	adds	r3, #4
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d110      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3305      	adds	r3, #5
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10b      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	3306      	adds	r3, #6
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d106      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3307      	adds	r3, #7
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
		romCode = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
	}
	if (!romCode) {
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d010      	beq.n	80016ce <onewireMasterWr_romCode+0x82>
		return;
	}

	for (uint8_t len = 8; len; --len) {
 80016ac:	2308      	movs	r3, #8
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	e009      	b.n	80016c6 <onewireMasterWr_romCode+0x7a>
		onewireMasterWr_byte(*(romCode++));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	1c5a      	adds	r2, r3, #1
 80016b6:	607a      	str	r2, [r7, #4]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffa8 	bl	8001610 <onewireMasterWr_byte>
	for (uint8_t len = 8; len; --len) {
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1f2      	bne.n	80016b2 <onewireMasterWr_romCode+0x66>
 80016cc:	e000      	b.n	80016d0 <onewireMasterWr_romCode+0x84>
		return;
 80016ce:	bf00      	nop
	}
}
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <onewireMasterRd_bit>:

static uint8_t onewireMasterRd_bit(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
	/* Ensure relaxation */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	2120      	movs	r1, #32
 80016e2:	4817      	ldr	r0, [pc, #92]	; (8001740 <onewireMasterRd_bit+0x68>)
 80016e4:	f005 fc4a 	bl	8006f7c <HAL_GPIO_WritePin>
	uDelay(2);
 80016e8:	2002      	movs	r0, #2
 80016ea:	f000 fbd3 	bl	8001e94 <uDelay>

	/* TimeSlot starts */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2120      	movs	r1, #32
 80016f2:	4813      	ldr	r0, [pc, #76]	; (8001740 <onewireMasterRd_bit+0x68>)
 80016f4:	f005 fc42 	bl	8006f7c <HAL_GPIO_WritePin>
	uDelay(2);
 80016f8:	2002      	movs	r0, #2
 80016fa:	f000 fbcb 	bl	8001e94 <uDelay>
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2120      	movs	r1, #32
 8001702:	480f      	ldr	r0, [pc, #60]	; (8001740 <onewireMasterRd_bit+0x68>)
 8001704:	f005 fc3a 	bl	8006f7c <HAL_GPIO_WritePin>

	/* Get read bit of slave */
	uDelay(13);
 8001708:	200d      	movs	r0, #13
 800170a:	f000 fbc3 	bl	8001e94 <uDelay>
	GPIO_PinState pinstate = HAL_GPIO_ReadPin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin);
 800170e:	2120      	movs	r1, #32
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <onewireMasterRd_bit+0x68>)
 8001712:	f005 fc1b 	bl	8006f4c <HAL_GPIO_ReadPin>
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
	uDelay(75);
 800171a:	204b      	movs	r0, #75	; 0x4b
 800171c:	f000 fbba 	bl	8001e94 <uDelay>

	/* Enter relaxation state */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 8001720:	2201      	movs	r2, #1
 8001722:	2120      	movs	r1, #32
 8001724:	4806      	ldr	r0, [pc, #24]	; (8001740 <onewireMasterRd_bit+0x68>)
 8001726:	f005 fc29 	bl	8006f7c <HAL_GPIO_WritePin>

	return (pinstate == GPIO_PIN_SET);
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	2b01      	cmp	r3, #1
 800172e:	bf0c      	ite	eq
 8001730:	2301      	moveq	r3, #1
 8001732:	2300      	movne	r3, #0
 8001734:	b2db      	uxtb	r3, r3
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	48000400 	.word	0x48000400

08001744 <onewireMasterRd_field>:

static uint32_t onewireMasterRd_field(uint8_t bitCnt)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
	uint32_t rdVal = 0UL;
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]

	/* Paramter check */
	if (bitCnt > 32) {
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b20      	cmp	r3, #32
 8001756:	d902      	bls.n	800175e <onewireMasterRd_field+0x1a>
		return 0xffffffffUL;
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e016      	b.n	800178c <onewireMasterRd_field+0x48>
	}

	for (uint8_t idx = 0U; idx < bitCnt; ++idx) {
 800175e:	2300      	movs	r3, #0
 8001760:	72fb      	strb	r3, [r7, #11]
 8001762:	e00e      	b.n	8001782 <onewireMasterRd_field+0x3e>
		if (onewireMasterRd_bit()) {
 8001764:	f7ff ffb8 	bl	80016d8 <onewireMasterRd_bit>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d006      	beq.n	800177c <onewireMasterRd_field+0x38>
			rdVal |= (1UL << idx);
 800176e:	7afb      	ldrb	r3, [r7, #11]
 8001770:	2201      	movs	r2, #1
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	4313      	orrs	r3, r2
 800177a:	60fb      	str	r3, [r7, #12]
	for (uint8_t idx = 0U; idx < bitCnt; ++idx) {
 800177c:	7afb      	ldrb	r3, [r7, #11]
 800177e:	3301      	adds	r3, #1
 8001780:	72fb      	strb	r3, [r7, #11]
 8001782:	7afa      	ldrb	r2, [r7, #11]
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	429a      	cmp	r2, r3
 8001788:	d3ec      	bcc.n	8001764 <onewireMasterRd_field+0x20>
		}
	}

	return rdVal;
 800178a:	68fb      	ldr	r3, [r7, #12]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <onewireMasterCheck_presence>:

GPIO_PinState onewireMasterCheck_presence(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
	/* Ensure the bus is inactive */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 800179a:	2201      	movs	r2, #1
 800179c:	2120      	movs	r1, #32
 800179e:	4813      	ldr	r0, [pc, #76]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017a0:	f005 fbec 	bl	8006f7c <HAL_GPIO_WritePin>
	uDelay(2000);
 80017a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017a8:	f000 fb74 	bl	8001e94 <uDelay>

	/* 1w: Reset */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2120      	movs	r1, #32
 80017b0:	480e      	ldr	r0, [pc, #56]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017b2:	f005 fbe3 	bl	8006f7c <HAL_GPIO_WritePin>
	uDelay(550);
 80017b6:	f240 2026 	movw	r0, #550	; 0x226
 80017ba:	f000 fb6b 	bl	8001e94 <uDelay>
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	2120      	movs	r1, #32
 80017c2:	480a      	ldr	r0, [pc, #40]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017c4:	f005 fbda 	bl	8006f7c <HAL_GPIO_WritePin>

	/* Read back Presence */
	uDelay(90);
 80017c8:	205a      	movs	r0, #90	; 0x5a
 80017ca:	f000 fb63 	bl	8001e94 <uDelay>
	GPIO_PinState presence = HAL_GPIO_ReadPin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin);
 80017ce:	2120      	movs	r1, #32
 80017d0:	4806      	ldr	r0, [pc, #24]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017d2:	f005 fbbb 	bl	8006f4c <HAL_GPIO_ReadPin>
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
	uDelay(550);
 80017da:	f240 2026 	movw	r0, #550	; 0x226
 80017de:	f000 fb59 	bl	8001e94 <uDelay>

	return presence;
 80017e2:	79fb      	ldrb	r3, [r7, #7]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	48000400 	.word	0x48000400

080017f0 <onewireMasterTree_search>:

uint8_t onewireMasterTree_search(uint8_t searchAlarms, uint8_t devicesMax, uint8_t onewireDevices[][8])
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	603a      	str	r2, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	460b      	mov	r3, r1
 80017fe:	71bb      	strb	r3, [r7, #6]
	uint8_t devicesCnt			= 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	77fb      	strb	r3, [r7, #31]
	uint8_t bitIdxNow			= 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	77bb      	strb	r3, [r7, #30]
	uint8_t direction			= 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	777b      	strb	r3, [r7, #29]
	int8_t bitIdxLastZero		= -1;
 800180c:	23ff      	movs	r3, #255	; 0xff
 800180e:	773b      	strb	r3, [r7, #28]
	int8_t discrepancyLast		= -1;
 8001810:	23ff      	movs	r3, #255	; 0xff
 8001812:	74fb      	strb	r3, [r7, #19]
	uint8_t lastDeviceFlag		= 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	76fb      	strb	r3, [r7, #27]
	uint8_t masterMind[64 / 8]	= { 0 };		// Keeps track of common path entries
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]

	/* For any device, restart the whole path to find each of them on the bus */
	while (devicesCnt < devicesMax) {
 8001820:	e0d0      	b.n	80019c4 <onewireMasterTree_search+0x1d4>
		/* Any devices present? */
		if (GPIO_PIN_SET == onewireMasterCheck_presence()) {
 8001822:	f7ff ffb7 	bl	8001794 <onewireMasterCheck_presence>
 8001826:	4603      	mov	r3, r0
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <onewireMasterTree_search+0x40>
			/* No devices */
			return 0;
 800182c:	2300      	movs	r3, #0
 800182e:	e0d3      	b.n	80019d8 <onewireMasterTree_search+0x1e8>
		}

		/* End of tree */
		if (lastDeviceFlag) {
 8001830:	7efb      	ldrb	r3, [r7, #27]
 8001832:	2b00      	cmp	r3, #0
 8001834:	f040 80cc 	bne.w	80019d0 <onewireMasterTree_search+0x1e0>
			break;
		}

		if (searchAlarms) {
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <onewireMasterTree_search+0x56>
			/* ALARM Search cmd */
			onewireMasterWr_byte(0xecU);
 800183e:	20ec      	movs	r0, #236	; 0xec
 8001840:	f7ff fee6 	bl	8001610 <onewireMasterWr_byte>
 8001844:	e002      	b.n	800184c <onewireMasterTree_search+0x5c>
		}
		else {
			/* Search ROM cmd */
			onewireMasterWr_byte(0xf0U);
 8001846:	20f0      	movs	r0, #240	; 0xf0
 8001848:	f7ff fee2 	bl	8001610 <onewireMasterWr_byte>
		}

		/* Step over each bit of the IDs */
		bitIdxNow 		= 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	77bb      	strb	r3, [r7, #30]
		while (bitIdxNow < 64) {
 8001850:	e092      	b.n	8001978 <onewireMasterTree_search+0x188>
			/* Get last */
			uint8_t bitNow = 0x01U & (masterMind[bitIdxNow >> 3] >> (bitIdxNow & 0x07U));
 8001852:	7fbb      	ldrb	r3, [r7, #30]
 8001854:	08db      	lsrs	r3, r3, #3
 8001856:	b2db      	uxtb	r3, r3
 8001858:	f107 0220 	add.w	r2, r7, #32
 800185c:	4413      	add	r3, r2
 800185e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001862:	461a      	mov	r2, r3
 8001864:	7fbb      	ldrb	r3, [r7, #30]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	fa42 f303 	asr.w	r3, r2, r3
 800186e:	b2db      	uxtb	r3, r3
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	74bb      	strb	r3, [r7, #18]

			uint8_t b_pos = onewireMasterRd_bit();
 8001876:	f7ff ff2f 	bl	80016d8 <onewireMasterRd_bit>
 800187a:	4603      	mov	r3, r0
 800187c:	747b      	strb	r3, [r7, #17]
			uint8_t b_neg = onewireMasterRd_bit();
 800187e:	f7ff ff2b 	bl	80016d8 <onewireMasterRd_bit>
 8001882:	4603      	mov	r3, r0
 8001884:	743b      	strb	r3, [r7, #16]

			if (!b_pos && b_neg) {
 8001886:	7c7b      	ldrb	r3, [r7, #17]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d105      	bne.n	8001898 <onewireMasterTree_search+0xa8>
 800188c:	7c3b      	ldrb	r3, [r7, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <onewireMasterTree_search+0xa8>
				/* Only (common or single) '0' */
				direction = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	777b      	strb	r3, [r7, #29]
 8001896:	e030      	b.n	80018fa <onewireMasterTree_search+0x10a>
			}
			else if (b_pos && !b_neg) {
 8001898:	7c7b      	ldrb	r3, [r7, #17]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d005      	beq.n	80018aa <onewireMasterTree_search+0xba>
 800189e:	7c3b      	ldrb	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d102      	bne.n	80018aa <onewireMasterTree_search+0xba>
				/* Only (common or single) '1' */
				direction = 1U;
 80018a4:	2301      	movs	r3, #1
 80018a6:	777b      	strb	r3, [r7, #29]
 80018a8:	e027      	b.n	80018fa <onewireMasterTree_search+0x10a>
			}
			else if (!b_pos && !b_neg) {
 80018aa:	7c7b      	ldrb	r3, [r7, #17]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d11c      	bne.n	80018ea <onewireMasterTree_search+0xfa>
 80018b0:	7c3b      	ldrb	r3, [r7, #16]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d119      	bne.n	80018ea <onewireMasterTree_search+0xfa>
				/* Discrepancy at this point of the path */

				if ((int8_t)bitIdxNow < bitIdxLastZero) {
 80018b6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018ba:	f997 201c 	ldrsb.w	r2, [r7, #28]
 80018be:	429a      	cmp	r2, r3
 80018c0:	dd02      	ble.n	80018c8 <onewireMasterTree_search+0xd8>
					/* Follow last trace */
					direction = bitNow;
 80018c2:	7cbb      	ldrb	r3, [r7, #18]
 80018c4:	777b      	strb	r3, [r7, #29]
 80018c6:	e00a      	b.n	80018de <onewireMasterTree_search+0xee>
				}
				else if ((int8_t)bitIdxNow == bitIdxLastZero) {
 80018c8:	7f3b      	ldrb	r3, [r7, #28]
 80018ca:	7fba      	ldrb	r2, [r7, #30]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d104      	bne.n	80018da <onewireMasterTree_search+0xea>
					/* Select now the '1' branch */
					direction = 1U;
 80018d0:	2301      	movs	r3, #1
 80018d2:	777b      	strb	r3, [r7, #29]
					bitIdxLastZero = -1;  // DF4IAH
 80018d4:	23ff      	movs	r3, #255	; 0xff
 80018d6:	773b      	strb	r3, [r7, #28]
 80018d8:	e001      	b.n	80018de <onewireMasterTree_search+0xee>
				}
				else {
					/* Select the '0' branch */
					direction = 0U;
 80018da:	2300      	movs	r3, #0
 80018dc:	777b      	strb	r3, [r7, #29]
				}

				if (!direction) {
 80018de:	7f7b      	ldrb	r3, [r7, #29]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d10a      	bne.n	80018fa <onewireMasterTree_search+0x10a>
					bitIdxLastZero = bitIdxNow;
 80018e4:	7fbb      	ldrb	r3, [r7, #30]
 80018e6:	773b      	strb	r3, [r7, #28]
				if (!direction) {
 80018e8:	e007      	b.n	80018fa <onewireMasterTree_search+0x10a>
				}
			}
			else if (b_pos && b_neg) {
 80018ea:	7c7b      	ldrb	r3, [r7, #17]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <onewireMasterTree_search+0x10a>
 80018f0:	7c3b      	ldrb	r3, [r7, #16]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <onewireMasterTree_search+0x10a>
				/* No devices anymore */
				return 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e06e      	b.n	80019d8 <onewireMasterTree_search+0x1e8>
			}

			/* Write direction to the path */
			if (direction > 0U) {
 80018fa:	7f7b      	ldrb	r3, [r7, #29]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d019      	beq.n	8001934 <onewireMasterTree_search+0x144>
				masterMind[bitIdxNow >> 3] |=  (1U << (bitIdxNow & 0x07U));
 8001900:	7fbb      	ldrb	r3, [r7, #30]
 8001902:	08db      	lsrs	r3, r3, #3
 8001904:	b2db      	uxtb	r3, r3
 8001906:	f107 0220 	add.w	r2, r7, #32
 800190a:	4413      	add	r3, r2
 800190c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001910:	7fbb      	ldrb	r3, [r7, #30]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f303 	lsl.w	r3, r1, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	7fb9      	ldrb	r1, [r7, #30]
 8001920:	08c9      	lsrs	r1, r1, #3
 8001922:	b2c9      	uxtb	r1, r1
 8001924:	4313      	orrs	r3, r2
 8001926:	b2da      	uxtb	r2, r3
 8001928:	f107 0320 	add.w	r3, r7, #32
 800192c:	440b      	add	r3, r1
 800192e:	f803 2c18 	strb.w	r2, [r3, #-24]
 8001932:	e01a      	b.n	800196a <onewireMasterTree_search+0x17a>
			} else {
				masterMind[bitIdxNow >> 3] &= ~(1U << (bitIdxNow & 0x07U));
 8001934:	7fbb      	ldrb	r3, [r7, #30]
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	f107 0220 	add.w	r2, r7, #32
 800193e:	4413      	add	r3, r2
 8001940:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001944:	7fbb      	ldrb	r3, [r7, #30]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	2101      	movs	r1, #1
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	b2db      	uxtb	r3, r3
 8001952:	43db      	mvns	r3, r3
 8001954:	b2db      	uxtb	r3, r3
 8001956:	7fb9      	ldrb	r1, [r7, #30]
 8001958:	08c9      	lsrs	r1, r1, #3
 800195a:	b2c9      	uxtb	r1, r1
 800195c:	4013      	ands	r3, r2
 800195e:	b2da      	uxtb	r2, r3
 8001960:	f107 0320 	add.w	r3, r7, #32
 8001964:	440b      	add	r3, r1
 8001966:	f803 2c18 	strb.w	r2, [r3, #-24]
			}

			/* Write direction to the bus */
			onewireMasterWr_bit(direction);
 800196a:	7f7b      	ldrb	r3, [r7, #29]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fe1b 	bl	80015a8 <onewireMasterWr_bit>

			++bitIdxNow;
 8001972:	7fbb      	ldrb	r3, [r7, #30]
 8001974:	3301      	adds	r3, #1
 8001976:	77bb      	strb	r3, [r7, #30]
		while (bitIdxNow < 64) {
 8001978:	7fbb      	ldrb	r3, [r7, #30]
 800197a:	2b3f      	cmp	r3, #63	; 0x3f
 800197c:	f67f af69 	bls.w	8001852 <onewireMasterTree_search+0x62>
		}  // while (bitIdxNow < 64)

		discrepancyLast = bitIdxLastZero;
 8001980:	7f3b      	ldrb	r3, [r7, #28]
 8001982:	74fb      	strb	r3, [r7, #19]
		if (discrepancyLast == -1) {
 8001984:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800198c:	d101      	bne.n	8001992 <onewireMasterTree_search+0x1a2>
			lastDeviceFlag = 1U;
 800198e:	2301      	movs	r3, #1
 8001990:	76fb      	strb	r3, [r7, #27]
		}

		/* Copy over one valid device */
		for (int idx = 0; idx < (64 / 8); ++idx) {
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	e00f      	b.n	80019b8 <onewireMasterTree_search+0x1c8>
			onewireDevices[devicesCnt][idx] = masterMind[idx];
 8001998:	7ffb      	ldrb	r3, [r7, #31]
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	441a      	add	r2, r3
 80019a0:	f107 0108 	add.w	r1, r7, #8
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	440b      	add	r3, r1
 80019a8:	7819      	ldrb	r1, [r3, #0]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	4413      	add	r3, r2
 80019ae:	460a      	mov	r2, r1
 80019b0:	701a      	strb	r2, [r3, #0]
		for (int idx = 0; idx < (64 / 8); ++idx) {
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	3301      	adds	r3, #1
 80019b6:	617b      	str	r3, [r7, #20]
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	2b07      	cmp	r3, #7
 80019bc:	ddec      	ble.n	8001998 <onewireMasterTree_search+0x1a8>
		}
		++devicesCnt;
 80019be:	7ffb      	ldrb	r3, [r7, #31]
 80019c0:	3301      	adds	r3, #1
 80019c2:	77fb      	strb	r3, [r7, #31]
	while (devicesCnt < devicesMax) {
 80019c4:	7ffa      	ldrb	r2, [r7, #31]
 80019c6:	79bb      	ldrb	r3, [r7, #6]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	f4ff af2a 	bcc.w	8001822 <onewireMasterTree_search+0x32>
 80019ce:	e000      	b.n	80019d2 <onewireMasterTree_search+0x1e2>
			break;
 80019d0:	bf00      	nop
	}

	/* Issue a reset */
	onewireMasterCheck_presence();
 80019d2:	f7ff fedf 	bl	8001794 <onewireMasterCheck_presence>

	return devicesCnt;
 80019d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3720      	adds	r7, #32
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <onewireDS18B20_setAdcWidth>:
	/* Issue a reset */
	onewireMasterCheck_presence();
}

void onewireDS18B20_setAdcWidth(uint8_t width, int8_t tempAlarmHi, int8_t tempAlarmLo, uint8_t* romCode)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	4603      	mov	r3, r0
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	460b      	mov	r3, r1
 80019ee:	71bb      	strb	r3, [r7, #6]
 80019f0:	4613      	mov	r3, r2
 80019f2:	717b      	strb	r3, [r7, #5]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d124      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	3301      	adds	r3, #1
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d11f      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	3302      	adds	r3, #2
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d11a      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	3303      	adds	r3, #3
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d115      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d110      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	3305      	adds	r3, #5
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10b      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	3306      	adds	r3, #6
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d106      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	3307      	adds	r3, #7
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
		romCode = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	603b      	str	r3, [r7, #0]
	}

	uint8_t reg_Ctrl = 0b00011111;
 8001a46:	231f      	movs	r3, #31
 8001a48:	73fb      	strb	r3, [r7, #15]

	switch (width) {
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	2b0b      	cmp	r3, #11
 8001a4e:	d00a      	beq.n	8001a66 <onewireDS18B20_setAdcWidth+0x86>
 8001a50:	2b0b      	cmp	r3, #11
 8001a52:	dc0d      	bgt.n	8001a70 <onewireDS18B20_setAdcWidth+0x90>
 8001a54:	2b09      	cmp	r3, #9
 8001a56:	d010      	beq.n	8001a7a <onewireDS18B20_setAdcWidth+0x9a>
 8001a58:	2b0a      	cmp	r3, #10
 8001a5a:	d109      	bne.n	8001a70 <onewireDS18B20_setAdcWidth+0x90>
	case 9:
		break;

	case 10:
		reg_Ctrl |= (0b01 << 5);
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	f043 0320 	orr.w	r3, r3, #32
 8001a62:	73fb      	strb	r3, [r7, #15]
		break;
 8001a64:	e00a      	b.n	8001a7c <onewireDS18B20_setAdcWidth+0x9c>

	case 11:
		reg_Ctrl |= (0b10 << 5);
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a6c:	73fb      	strb	r3, [r7, #15]
		break;
 8001a6e:	e005      	b.n	8001a7c <onewireDS18B20_setAdcWidth+0x9c>

	case 12:
	default:
		reg_Ctrl |= (0b11 << 5);
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001a76:	73fb      	strb	r3, [r7, #15]
		break;
 8001a78:	e000      	b.n	8001a7c <onewireDS18B20_setAdcWidth+0x9c>
		break;
 8001a7a:	bf00      	nop
	}

	/* At least one device is present */
	if (GPIO_PIN_RESET == onewireMasterCheck_presence()) {
 8001a7c:	f7ff fe8a 	bl	8001794 <onewireMasterCheck_presence>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d11b      	bne.n	8001abe <onewireDS18B20_setAdcWidth+0xde>
		if (!romCode) {
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d103      	bne.n	8001a94 <onewireDS18B20_setAdcWidth+0xb4>
			/* Skip ROM cmd */
			onewireMasterWr_byte(0xccU);
 8001a8c:	20cc      	movs	r0, #204	; 0xcc
 8001a8e:	f7ff fdbf 	bl	8001610 <onewireMasterWr_byte>
 8001a92:	e005      	b.n	8001aa0 <onewireDS18B20_setAdcWidth+0xc0>
		}
		else {
			/* Match ROM cmd */
			onewireMasterWr_byte(0x55U);
 8001a94:	2055      	movs	r0, #85	; 0x55
 8001a96:	f7ff fdbb 	bl	8001610 <onewireMasterWr_byte>
			onewireMasterWr_romCode(romCode);
 8001a9a:	6838      	ldr	r0, [r7, #0]
 8001a9c:	f7ff fdd6 	bl	800164c <onewireMasterWr_romCode>
		}

		/* Write Scratchpad */
		onewireMasterWr_byte(0x4eU);
 8001aa0:	204e      	movs	r0, #78	; 0x4e
 8001aa2:	f7ff fdb5 	bl	8001610 <onewireMasterWr_byte>

		/* Alarm temperature high */
		onewireMasterWr_byte((uint8_t)tempAlarmHi);
 8001aa6:	79bb      	ldrb	r3, [r7, #6]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fdb1 	bl	8001610 <onewireMasterWr_byte>

		/* Alarm temperature low */
		onewireMasterWr_byte((uint8_t)tempAlarmLo);
 8001aae:	797b      	ldrb	r3, [r7, #5]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fdad 	bl	8001610 <onewireMasterWr_byte>

		/* Configuration byte */
		onewireMasterWr_byte(reg_Ctrl);
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fda9 	bl	8001610 <onewireMasterWr_byte>
	}

	/* Issue a reset */
	onewireMasterCheck_presence();
 8001abe:	f7ff fe69 	bl	8001794 <onewireMasterCheck_presence>
}
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <onewireDS18B20_tempReq>:

uint32_t onewireDS18B20_tempReq(uint8_t* romCode)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d124      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3301      	adds	r3, #1
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d11f      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3302      	adds	r3, #2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d11a      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3303      	adds	r3, #3
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d115      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3304      	adds	r3, #4
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d110      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3305      	adds	r3, #5
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10b      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3306      	adds	r3, #6
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d106      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3307      	adds	r3, #7
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
		romCode = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
	}

	/* At least one device is present */
	if (GPIO_PIN_RESET == onewireMasterCheck_presence()) {
 8001b24:	f7ff fe36 	bl	8001794 <onewireMasterCheck_presence>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d11b      	bne.n	8001b66 <onewireDS18B20_tempReq+0x9c>
		if (!romCode) {
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d103      	bne.n	8001b3c <onewireDS18B20_tempReq+0x72>
			/* Skip ROM cmd */
			onewireMasterWr_byte(0xccU);
 8001b34:	20cc      	movs	r0, #204	; 0xcc
 8001b36:	f7ff fd6b 	bl	8001610 <onewireMasterWr_byte>
 8001b3a:	e005      	b.n	8001b48 <onewireDS18B20_tempReq+0x7e>
		}
		else {
			/* Match ROM cmd */
			onewireMasterWr_byte(0x55U);
 8001b3c:	2055      	movs	r0, #85	; 0x55
 8001b3e:	f7ff fd67 	bl	8001610 <onewireMasterWr_byte>
			onewireMasterWr_romCode(romCode);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fd82 	bl	800164c <onewireMasterWr_romCode>
		}

		/* Convert-T cmd */
		onewireMasterWr_byte(0x44U);
 8001b48:	2044      	movs	r0, #68	; 0x44
 8001b4a:	f7ff fd61 	bl	8001610 <onewireMasterWr_byte>
		uint32_t bfPushPull  = bfOpenDrain & (~D11_ONEWIRE_GPIO_IO_Pin);
		D11_ONEWIRE_GPIO_IO_GPIO_Port->OTYPER = bfPushPull;
#endif

		/* End time */
		uint32_t waitTime_ms = 760UL;
 8001b4e:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8001b52:	60fb      	str	r3, [r7, #12]
#if   defined(ONEWIRE_DS18B20_ADC_12B)
		waitTime_ms = 760UL;
 8001b54:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8001b58:	60fb      	str	r3, [r7, #12]
#elif defined(ONEWIRE_DS18B20_ADC_10B)
		waitTime_ms = 188UL;
#elif defined(ONEWIRE_DS18B20_ADC_09B)
		waitTime_ms =  94UL;
#endif
		return HAL_GetTick() + waitTime_ms;
 8001b5a:	f002 ffb9 	bl	8004ad0 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4413      	add	r3, r2
 8001b64:	e000      	b.n	8001b68 <onewireDS18B20_tempReq+0x9e>
	}

	/* No device present */
	return 0UL;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <onewireDS18B20_tempRead>:

int16_t onewireDS18B20_tempRead(uint32_t waitUntil, uint8_t* romCode)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d124      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	3301      	adds	r3, #1
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d11f      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	3302      	adds	r3, #2
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d11a      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	3303      	adds	r3, #3
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d115      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	3304      	adds	r3, #4
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d110      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	3305      	adds	r3, #5
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d10b      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	3306      	adds	r3, #6
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d106      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	3307      	adds	r3, #7
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
		romCode = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	603b      	str	r3, [r7, #0]
	}

	/* wait until ADC is ready */
	uint32_t t_now = HAL_GetTick();
 8001bcc:	f002 ff80 	bl	8004ad0 <HAL_GetTick>
 8001bd0:	6178      	str	r0, [r7, #20]
	if (t_now < waitUntil) {
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d205      	bcs.n	8001be6 <onewireDS18B20_tempRead+0x76>
		HAL_Delay(waitUntil - t_now);
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	4618      	mov	r0, r3
 8001be2:	f002 ff81 	bl	8004ae8 <HAL_Delay>
	}

	/* Revert to Open-Drain mode */
	uint32_t bfPushPull		= D11_ONEWIRE_GPIO_IO_GPIO_Port->OTYPER;
 8001be6:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <onewireDS18B20_tempRead+0xc0>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	613b      	str	r3, [r7, #16]
	uint32_t bfOpenDrain  	= bfPushPull | D11_ONEWIRE_GPIO_IO_Pin;
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	f043 0320 	orr.w	r3, r3, #32
 8001bf2:	60fb      	str	r3, [r7, #12]
	D11_ONEWIRE_GPIO_IO_GPIO_Port->OTYPER = bfOpenDrain;
 8001bf4:	4a0e      	ldr	r2, [pc, #56]	; (8001c30 <onewireDS18B20_tempRead+0xc0>)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6053      	str	r3, [r2, #4]

	/* 1w: Reset */
	onewireMasterCheck_presence();
 8001bfa:	f7ff fdcb 	bl	8001794 <onewireMasterCheck_presence>

	if (!romCode) {
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d103      	bne.n	8001c0c <onewireDS18B20_tempRead+0x9c>
		/* Skip ROM cmd */
		onewireMasterWr_byte(0xccU);
 8001c04:	20cc      	movs	r0, #204	; 0xcc
 8001c06:	f7ff fd03 	bl	8001610 <onewireMasterWr_byte>
 8001c0a:	e005      	b.n	8001c18 <onewireDS18B20_tempRead+0xa8>
	}
	else {
		/* Match ROM cmd */
		onewireMasterWr_byte(0x55U);
 8001c0c:	2055      	movs	r0, #85	; 0x55
 8001c0e:	f7ff fcff 	bl	8001610 <onewireMasterWr_byte>
		onewireMasterWr_romCode(romCode);
 8001c12:	6838      	ldr	r0, [r7, #0]
 8001c14:	f7ff fd1a 	bl	800164c <onewireMasterWr_romCode>
	}

	/* Read scratchpad */
	onewireMasterWr_byte(0xbeU);
 8001c18:	20be      	movs	r0, #190	; 0xbe
 8001c1a:	f7ff fcf9 	bl	8001610 <onewireMasterWr_byte>
	return (int16_t) onewireMasterRd_field(16);
 8001c1e:	2010      	movs	r0, #16
 8001c20:	f7ff fd90 	bl	8001744 <onewireMasterRd_field>
 8001c24:	4603      	mov	r3, r0
 8001c26:	b21b      	sxth	r3, r3
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	48000400 	.word	0x48000400

08001c34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c3a:	4a1c      	ldr	r2, [pc, #112]	; (8001cac <MX_I2C1_Init+0x78>)
 8001c3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c40:	4a1b      	ldr	r2, [pc, #108]	; (8001cb0 <MX_I2C1_Init+0x7c>)
 8001c42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c6e:	480e      	ldr	r0, [pc, #56]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c70:	f005 f99c 	bl	8006fac <HAL_I2C_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c7a:	f000 fe93 	bl	80029a4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c82:	f006 fe49 	bl	8008918 <HAL_I2CEx_ConfigAnalogFilter>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c8c:	f000 fe8a 	bl	80029a4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c90:	2100      	movs	r1, #0
 8001c92:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c94:	f006 fe8b 	bl	80089ae <HAL_I2CEx_ConfigDigitalFilter>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c9e:	f000 fe81 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200005c0 	.word	0x200005c0
 8001cac:	40005400 	.word	0x40005400
 8001cb0:	00303d5b 	.word	0x00303d5b

08001cb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b09e      	sub	sp, #120	; 0x78
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ccc:	f107 0310 	add.w	r3, r7, #16
 8001cd0:	2254      	movs	r2, #84	; 0x54
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f00a fb97 	bl	800c408 <memset>
  if(i2cHandle->Instance==I2C1)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a27      	ldr	r2, [pc, #156]	; (8001d7c <HAL_I2C_MspInit+0xc8>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d146      	bne.n	8001d72 <HAL_I2C_MspInit+0xbe>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ce4:	2340      	movs	r3, #64	; 0x40
 8001ce6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cee:	f107 0310 	add.w	r3, r7, #16
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f007 fd74 	bl	80097e0 <HAL_RCCEx_PeriphCLKConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001cfe:	f000 fe51 	bl	80029a4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	4a1e      	ldr	r2, [pc, #120]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = D5_I2C1_SCL_Pin|D4_I2C1_SDA_Pin;
 8001d1a:	23c0      	movs	r3, #192	; 0xc0
 8001d1c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d1e:	2312      	movs	r3, #18
 8001d20:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d26:	2302      	movs	r3, #2
 8001d28:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001d32:	4619      	mov	r1, r3
 8001d34:	4813      	ldr	r0, [pc, #76]	; (8001d84 <HAL_I2C_MspInit+0xd0>)
 8001d36:	f004 fed5 	bl	8006ae4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3e:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d44:	6593      	str	r3, [r2, #88]	; 0x58
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	201f      	movs	r0, #31
 8001d58:	f004 fc08 	bl	800656c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d5c:	201f      	movs	r0, #31
 8001d5e:	f004 fc21 	bl	80065a4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2100      	movs	r1, #0
 8001d66:	2020      	movs	r0, #32
 8001d68:	f004 fc00 	bl	800656c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d6c:	2020      	movs	r0, #32
 8001d6e:	f004 fc19 	bl	80065a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d72:	bf00      	nop
 8001d74:	3778      	adds	r7, #120	; 0x78
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40005400 	.word	0x40005400
 8001d80:	40021000 	.word	0x40021000
 8001d84:	48000400 	.word	0x48000400

08001d88 <i2cBusGetDeviceList>:
}

/* USER CODE BEGIN 1 */

uint8_t i2cBusGetDeviceList(uint32_t* i2cDevicesBF)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	uint8_t i2cBusDeviceCnt = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	73fb      	strb	r3, [r7, #15]

	*i2cDevicesBF = 0UL;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]

	for (uint8_t i2cDevAddr = 1; i2cDevAddr < 128U; ++i2cDevAddr) {
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	73bb      	strb	r3, [r7, #14]
 8001d9e:	e01c      	b.n	8001dda <i2cBusGetDeviceList+0x52>
		HAL_StatusTypeDef stat = HAL_I2C_IsDeviceReady(&hi2c1, (i2cDevAddr << 1), 1, 100);
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	b299      	uxth	r1, r3
 8001da8:	2364      	movs	r3, #100	; 0x64
 8001daa:	2201      	movs	r2, #1
 8001dac:	480f      	ldr	r0, [pc, #60]	; (8001dec <i2cBusGetDeviceList+0x64>)
 8001dae:	f005 f9fd 	bl	80071ac <HAL_I2C_IsDeviceReady>
 8001db2:	4603      	mov	r3, r0
 8001db4:	737b      	strb	r3, [r7, #13]
		if (stat == HAL_OK) {
 8001db6:	7b7b      	ldrb	r3, [r7, #13]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d10b      	bne.n	8001dd4 <i2cBusGetDeviceList+0x4c>
			/* I2C device on the bus */
			++i2cBusDeviceCnt;
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	73fb      	strb	r3, [r7, #15]

			switch (i2cDevAddr) {
 8001dc2:	7bbb      	ldrb	r3, [r7, #14]
 8001dc4:	2b60      	cmp	r3, #96	; 0x60
 8001dc6:	d105      	bne.n	8001dd4 <i2cBusGetDeviceList+0x4c>
			case 0x60:
				/* DAC */
				*i2cDevicesBF |= 0x01;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f043 0201 	orr.w	r2, r3, #1
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	601a      	str	r2, [r3, #0]
	for (uint8_t i2cDevAddr = 1; i2cDevAddr < 128U; ++i2cDevAddr) {
 8001dd4:	7bbb      	ldrb	r3, [r7, #14]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	73bb      	strb	r3, [r7, #14]
 8001dda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	dade      	bge.n	8001da0 <i2cBusGetDeviceList+0x18>
			}
		}
	}

	return i2cBusDeviceCnt;
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	200005c0 	.word	0x200005c0

08001df0 <i2cDeviceDacMcp4725_set>:

uint8_t i2cDeviceDacMcp4725_set(uint8_t chipAddr, uint8_t pdMode, uint16_t dac_12b)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	71bb      	strb	r3, [r7, #6]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	80bb      	strh	r3, [r7, #4]
	uint8_t i2cTxBuf[2] = { 0 };
 8001e02:	2300      	movs	r3, #0
 8001e04:	813b      	strh	r3, [r7, #8]

	/* A0 address bit and base address */
	chipAddr &= 0x01U;
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	71fb      	strb	r3, [r7, #7]
	chipAddr |= 0x60U;
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e14:	71fb      	strb	r3, [r7, #7]
	chipAddr <<= 1;
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	71fb      	strb	r3, [r7, #7]

	/* Power-Down mode */
	uint16_t dacFastWord = ((uint16_t)pdMode & 0x0003U) << 12;
 8001e1c:	79bb      	ldrb	r3, [r7, #6]
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	031b      	lsls	r3, r3, #12
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001e28:	81fb      	strh	r3, [r7, #14]

	/* unsigned 12 bit DAC value */
	dacFastWord |= dac_12b & 0x0fffU;
 8001e2a:	88bb      	ldrh	r3, [r7, #4]
 8001e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	89fb      	ldrh	r3, [r7, #14]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	81fb      	strh	r3, [r7, #14]

	/* Fill in data */
	i2cTxBuf[0] = (uint8_t) ((dacFastWord >> 8) & 0xffU);
 8001e38:	89fb      	ldrh	r3, [r7, #14]
 8001e3a:	0a1b      	lsrs	r3, r3, #8
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	723b      	strb	r3, [r7, #8]
	i2cTxBuf[1] = (uint8_t) ( dacFastWord       & 0xffU);
 8001e42:	89fb      	ldrh	r3, [r7, #14]
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	727b      	strb	r3, [r7, #9]

    /* Write data to the DAC chip */
	HAL_StatusTypeDef stat = HAL_I2C_Master_Transmit_IT(&hi2c1, chipAddr, i2cTxBuf, sizeof(i2cTxBuf));
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	b299      	uxth	r1, r3
 8001e4c:	f107 0208 	add.w	r2, r7, #8
 8001e50:	2302      	movs	r3, #2
 8001e52:	480f      	ldr	r0, [pc, #60]	; (8001e90 <i2cDeviceDacMcp4725_set+0xa0>)
 8001e54:	f005 f93a 	bl	80070cc <HAL_I2C_Master_Transmit_IT>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	737b      	strb	r3, [r7, #13]
	if (stat != HAL_OK) {
 8001e5c:	7b7b      	ldrb	r3, [r7, #13]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <i2cDeviceDacMcp4725_set+0x76>
		return 1;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00f      	b.n	8001e86 <i2cDeviceDacMcp4725_set+0x96>
	}

#if 1
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8001e66:	bf00      	nop
 8001e68:	4809      	ldr	r0, [pc, #36]	; (8001e90 <i2cDeviceDacMcp4725_set+0xa0>)
 8001e6a:	f005 fb89 	bl	8007580 <HAL_I2C_GetState>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b20      	cmp	r3, #32
 8001e72:	d1f9      	bne.n	8001e68 <i2cDeviceDacMcp4725_set+0x78>
    }

	if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) {
 8001e74:	4806      	ldr	r0, [pc, #24]	; (8001e90 <i2cDeviceDacMcp4725_set+0xa0>)
 8001e76:	f005 fb91 	bl	800759c <HAL_I2C_GetError>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b04      	cmp	r3, #4
 8001e7e:	d101      	bne.n	8001e84 <i2cDeviceDacMcp4725_set+0x94>
		return 2;
 8001e80:	2302      	movs	r3, #2
 8001e82:	e000      	b.n	8001e86 <i2cDeviceDacMcp4725_set+0x96>
	}
#endif
	return 0;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	200005c0 	.word	0x200005c0

08001e94 <uDelay>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void uDelay(uint16_t uDelay)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	80fb      	strh	r3, [r7, #6]
	uint32_t uCnt = (uDelay * 66UL) / 10;
 8001e9e:	88fa      	ldrh	r2, [r7, #6]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	015b      	lsls	r3, r3, #5
 8001ea4:	4413      	add	r3, r2
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <uDelay+0x3c>)
 8001eac:	fba3 2302 	umull	r2, r3, r3, r2
 8001eb0:	08db      	lsrs	r3, r3, #3
 8001eb2:	60fb      	str	r3, [r7, #12]

	for (; uCnt; --uCnt) {
 8001eb4:	e002      	b.n	8001ebc <uDelay+0x28>
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f9      	bne.n	8001eb6 <uDelay+0x22>
	}
}
 8001ec2:	bf00      	nop
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	cccccccd 	.word	0xcccccccd

08001ed4 <memclear>:

void memclear(uint8_t* ary, uint16_t len)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	460b      	mov	r3, r1
 8001ede:	807b      	strh	r3, [r7, #2]
	while (len--) {
 8001ee0:	e004      	b.n	8001eec <memclear+0x18>
		*(ary++) = 0U;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	1c5a      	adds	r2, r3, #1
 8001ee6:	607a      	str	r2, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]
	while (len--) {
 8001eec:	887b      	ldrh	r3, [r7, #2]
 8001eee:	1e5a      	subs	r2, r3, #1
 8001ef0:	807a      	strh	r2, [r7, #2]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f5      	bne.n	8001ee2 <memclear+0xe>
	}
}
 8001ef6:	bf00      	nop
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	0000      	movs	r0, r0
	...

08001f08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f08:	b5b0      	push	{r4, r5, r7, lr}
 8001f0a:	b0d2      	sub	sp, #328	; 0x148
 8001f0c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  for (uint32_t cnt = 0x000c0000UL; cnt; --cnt) {
 8001f0e:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001f12:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001f16:	e004      	b.n	8001f22 <main+0x1a>
 8001f18:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001f22:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f6      	bne.n	8001f18 <main+0x10>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f2a:	f002 fd9d 	bl	8004a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f2e:	f000 fcc5 	bl	80028bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f32:	f7ff fa8f 	bl	8001454 <MX_GPIO_Init>
  MX_RTC_Init();
 8001f36:	f000 fd3b 	bl	80029b0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8001f3a:	f001 f9d1 	bl	80032e0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001f3e:	f001 f9ff 	bl	8003340 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001f42:	f7fe ffd5 	bl	8000ef0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001f46:	f7ff fe75 	bl	8001c34 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001f4a:	f000 fd89 	bl	8002a60 <MX_SPI1_Init>
  MX_DMA_Init();
 8001f4e:	f7ff fa5b 	bl	8001408 <MX_DMA_Init>
  MX_TIM2_Init();
 8001f52:	f000 fff3 	bl	8002f3c <MX_TIM2_Init>
#endif


#if defined(LOGGING)
  {
	uint8_t msg[] = "\r\n\r\n**************************\r\n*** sGPSDO a la DF4IAH ***\r\n**************************\r\n\r\n";
 8001f56:	4ab6      	ldr	r2, [pc, #728]	; (8002230 <main+0x328>)
 8001f58:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f5c:	4611      	mov	r1, r2
 8001f5e:	225b      	movs	r2, #91	; 0x5b
 8001f60:	4618      	mov	r0, r3
 8001f62:	f00a fa43 	bl	800c3ec <memcpy>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8001f66:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001f6a:	2319      	movs	r3, #25
 8001f6c:	225a      	movs	r2, #90	; 0x5a
 8001f6e:	48b1      	ldr	r0, [pc, #708]	; (8002234 <main+0x32c>)
 8001f70:	f008 ffbb 	bl	800aeea <HAL_UART_Transmit>
  }
#endif

  /* Acoustic boot check */
  {
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2110      	movs	r1, #16
 8001f78:	48af      	ldr	r0, [pc, #700]	; (8002238 <main+0x330>)
 8001f7a:	f004 ffff 	bl	8006f7c <HAL_GPIO_WritePin>
	  for (uint32_t cnt = 0x00100000UL; cnt; --cnt) {}
 8001f7e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f82:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8001f86:	e004      	b.n	8001f92 <main+0x8a>
 8001f88:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8001f92:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d1f6      	bne.n	8001f88 <main+0x80>
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_SET);
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	2110      	movs	r1, #16
 8001f9e:	48a6      	ldr	r0, [pc, #664]	; (8002238 <main+0x330>)
 8001fa0:	f004 ffec 	bl	8006f7c <HAL_GPIO_WritePin>
	  for (uint32_t cnt = 0x00100000UL; cnt; --cnt) {}
 8001fa4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001fa8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001fac:	e004      	b.n	8001fb8 <main+0xb0>
 8001fae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001fb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d1f6      	bne.n	8001fae <main+0xa6>
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2110      	movs	r1, #16
 8001fc4:	489c      	ldr	r0, [pc, #624]	; (8002238 <main+0x330>)
 8001fc6:	f004 ffd9 	bl	8006f7c <HAL_GPIO_WritePin>
	  for (uint32_t cnt = 0x00100000UL; cnt; --cnt) {}
 8001fca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001fce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001fd2:	e004      	b.n	8001fde <main+0xd6>
 8001fd4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001fde:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f6      	bne.n	8001fd4 <main+0xcc>
  }

  /* Switching to Hold mode */
  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_SET);
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	2110      	movs	r1, #16
 8001fea:	4893      	ldr	r0, [pc, #588]	; (8002238 <main+0x330>)
 8001fec:	f004 ffc6 	bl	8006f7c <HAL_GPIO_WritePin>


  /* Change 1PPS pulse to 1 kHz */
  uint8_t ubloxRetries = 3U;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  do {
	  HAL_Delay(300UL);
 8001ff6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ffa:	f002 fd75 	bl	8004ae8 <HAL_Delay>

	  /* Turn off many of the NMEA messages */
	  ubloxMsgsTurnOff();
 8001ffe:	f001 fe49 	bl	8003c94 <ubloxMsgsTurnOff>
	  HAL_Delay(300UL);
 8002002:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002006:	f002 fd6f 	bl	8004ae8 <HAL_Delay>

	  /* Change baudrate of the u-blox */
	  ubloxUartSpeedFast();
 800200a:	f001 fb21 	bl	8003650 <ubloxUartSpeedFast>
	  HAL_Delay(300UL);
 800200e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002012:	f002 fd69 	bl	8004ae8 <HAL_Delay>

	  if (ubloxSetFrequency(F_COMP_HZ)) {
 8002016:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800201a:	f001 fc9f 	bl	800395c <ubloxSetFrequency>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d023      	beq.n	800206c <main+0x164>
#if defined(LOGGING)
		  {
			  uint8_t msg[] = "*** u-blox TimePulse has not changed - keeping in Hold mode. - trying again ...\r\n";
 8002024:	4a85      	ldr	r2, [pc, #532]	; (800223c <main+0x334>)
 8002026:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800202a:	4611      	mov	r1, r2
 800202c:	2252      	movs	r2, #82	; 0x52
 800202e:	4618      	mov	r0, r3
 8002030:	f00a f9dc 	bl	800c3ec <memcpy>
			  HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8002034:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002038:	2319      	movs	r3, #25
 800203a:	2251      	movs	r2, #81	; 0x51
 800203c:	487d      	ldr	r0, [pc, #500]	; (8002234 <main+0x32c>)
 800203e:	f008 ff54 	bl	800aeea <HAL_UART_Transmit>
		  }
#endif
		  if (!(--ubloxRetries)) {
 8002042:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002046:	3b01      	subs	r3, #1
 8002048:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800204c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002050:	2b00      	cmp	r3, #0
 8002052:	d11f      	bne.n	8002094 <main+0x18c>
			  /* RESET */
			  volatile uint32_t* AIRCR = (uint32_t*) 0xe000ed0cUL;
 8002054:	4b7a      	ldr	r3, [pc, #488]	; (8002240 <main+0x338>)
 8002056:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
			  uint32_t aircr_val = 0x05fa0304UL;
 800205a:	4b7a      	ldr	r3, [pc, #488]	; (8002244 <main+0x33c>)
 800205c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			  *AIRCR = aircr_val;
 8002060:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002064:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002068:	601a      	str	r2, [r3, #0]
			  HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
		  }
#endif
		  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
	  }
	  break;
 800206a:	e013      	b.n	8002094 <main+0x18c>
			  uint8_t msg[] = "*** u-blox TimePulse modification has worked - switching from Hold to PLL mode.\r\n";
 800206c:	4a76      	ldr	r2, [pc, #472]	; (8002248 <main+0x340>)
 800206e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002072:	4611      	mov	r1, r2
 8002074:	2252      	movs	r2, #82	; 0x52
 8002076:	4618      	mov	r0, r3
 8002078:	f00a f9b8 	bl	800c3ec <memcpy>
			  HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800207c:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002080:	2319      	movs	r3, #25
 8002082:	2251      	movs	r2, #81	; 0x51
 8002084:	486b      	ldr	r0, [pc, #428]	; (8002234 <main+0x32c>)
 8002086:	f008 ff30 	bl	800aeea <HAL_UART_Transmit>
		  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 800208a:	2200      	movs	r2, #0
 800208c:	2110      	movs	r1, #16
 800208e:	486a      	ldr	r0, [pc, #424]	; (8002238 <main+0x330>)
 8002090:	f004 ff74 	bl	8006f7c <HAL_GPIO_WritePin>
	  break;
 8002094:	bf00      	nop
  } while (1);


  /* Get list of all I2C devices */
  uint32_t i2cDevicesBF = 0UL;
 8002096:	2300      	movs	r3, #0
 8002098:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  uint8_t i2cBusCnt = i2cBusGetDeviceList(&i2cDevicesBF);  (void) i2cBusCnt;
 800209c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fe71 	bl	8001d88 <i2cBusGetDeviceList>
 80020a6:	4603      	mov	r3, r0
 80020a8:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b

  if (i2cDevicesBF & I2C_DEVICE_DAC_MCP4725_0) {
 80020ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d015      	beq.n	80020e4 <main+0x1dc>
	  /* Switch DAC to high impedance (500kR) mode */
	  i2cDacModeLast	= 0b11;
 80020b8:	4b64      	ldr	r3, [pc, #400]	; (800224c <main+0x344>)
 80020ba:	2203      	movs	r2, #3
 80020bc:	701a      	strb	r2, [r3, #0]
	  i2cDacMode		= 0b11;
 80020be:	4b64      	ldr	r3, [pc, #400]	; (8002250 <main+0x348>)
 80020c0:	2203      	movs	r2, #3
 80020c2:	701a      	strb	r2, [r3, #0]
	  i2cDacValLast		= I2C_DAC_MCP4725_0_VAL;
 80020c4:	4b63      	ldr	r3, [pc, #396]	; (8002254 <main+0x34c>)
 80020c6:	f240 62cf 	movw	r2, #1743	; 0x6cf
 80020ca:	801a      	strh	r2, [r3, #0]
	  i2cDacVal 		= I2C_DAC_MCP4725_0_VAL;
 80020cc:	4b62      	ldr	r3, [pc, #392]	; (8002258 <main+0x350>)
 80020ce:	f240 62cf 	movw	r2, #1743	; 0x6cf
 80020d2:	801a      	strh	r2, [r3, #0]

	  i2cDeviceDacMcp4725_set(0, i2cDacMode, i2cDacVal);
 80020d4:	4b5e      	ldr	r3, [pc, #376]	; (8002250 <main+0x348>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	4a5f      	ldr	r2, [pc, #380]	; (8002258 <main+0x350>)
 80020da:	8812      	ldrh	r2, [r2, #0]
 80020dc:	4619      	mov	r1, r3
 80020de:	2000      	movs	r0, #0
 80020e0:	f7ff fe86 	bl	8001df0 <i2cDeviceDacMcp4725_set>
  }

#if defined(LOGGING)
  {
	uint8_t msg[32] = { 0 };
 80020e4:	2300      	movs	r3, #0
 80020e6:	647b      	str	r3, [r7, #68]	; 0x44
 80020e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
 80020f8:	615a      	str	r2, [r3, #20]
 80020fa:	619a      	str	r2, [r3, #24]
	int len;

	len = snprintf((char*)msg, sizeof(msg) - 1, "*** I2C bus scan:\r\n");
 80020fc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002100:	4a56      	ldr	r2, [pc, #344]	; (800225c <main+0x354>)
 8002102:	211f      	movs	r1, #31
 8002104:	4618      	mov	r0, r3
 8002106:	f00a fdf1 	bl	800ccec <sniprintf>
 800210a:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800210e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002112:	b29a      	uxth	r2, r3
 8002114:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002118:	2319      	movs	r3, #25
 800211a:	4846      	ldr	r0, [pc, #280]	; (8002234 <main+0x32c>)
 800211c:	f008 fee5 	bl	800aeea <HAL_UART_Transmit>

	len = snprintf((char*)msg, sizeof(msg) - 1, "  * %d device(s) found.\r\n", i2cBusCnt);
 8002120:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8002124:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8002128:	4a4d      	ldr	r2, [pc, #308]	; (8002260 <main+0x358>)
 800212a:	211f      	movs	r1, #31
 800212c:	f00a fdde 	bl	800ccec <sniprintf>
 8002130:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	HAL_UART_Transmit(&huart2, msg, len, 25);
 8002134:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002138:	b29a      	uxth	r2, r3
 800213a:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800213e:	2319      	movs	r3, #25
 8002140:	483c      	ldr	r0, [pc, #240]	; (8002234 <main+0x32c>)
 8002142:	f008 fed2 	bl	800aeea <HAL_UART_Transmit>

	len = snprintf((char*)msg, sizeof(msg) - 1, "  * bitfield = 0x%08lx\r\n\r\n", i2cDevicesBF);
 8002146:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800214a:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800214e:	4a45      	ldr	r2, [pc, #276]	; (8002264 <main+0x35c>)
 8002150:	211f      	movs	r1, #31
 8002152:	f00a fdcb 	bl	800ccec <sniprintf>
 8002156:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800215a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800215e:	b29a      	uxth	r2, r3
 8002160:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002164:	2319      	movs	r3, #25
 8002166:	4833      	ldr	r0, [pc, #204]	; (8002234 <main+0x32c>)
 8002168:	f008 febf 	bl	800aeea <HAL_UART_Transmit>
  }
#endif

  /* Prepare the ADC */
  adc_init();
 800216c:	f7ff f902 	bl	8001374 <adc_init>


  /* Prepare the Time capture for CH2 (GPS PPS) & CH4 (DCF77 Phase) */
  tim_start();
 8002170:	f001 f842 	bl	80031f8 <tim_start>


  /* Init the DS18B20 temperature sensor(s)  */
  {
	  memclear((uint8_t*) onewireDevices, sizeof(onewireDevices));
 8002174:	2140      	movs	r1, #64	; 0x40
 8002176:	483c      	ldr	r0, [pc, #240]	; (8002268 <main+0x360>)
 8002178:	f7ff feac 	bl	8001ed4 <memclear>
	  onewireDeviceCount = onewireMasterTree_search(0U, ONEWIRE_DEVICES_MAX, onewireDevices);
 800217c:	4a3a      	ldr	r2, [pc, #232]	; (8002268 <main+0x360>)
 800217e:	2108      	movs	r1, #8
 8002180:	2000      	movs	r0, #0
 8002182:	f7ff fb35 	bl	80017f0 <onewireMasterTree_search>
 8002186:	4603      	mov	r3, r0
 8002188:	461a      	mov	r2, r3
 800218a:	4b38      	ldr	r3, [pc, #224]	; (800226c <main+0x364>)
 800218c:	701a      	strb	r2, [r3, #0]
#if defined(LOGGING)
	  {
		  uint8_t msg[64];
		  int len;

		  len = snprintf(((char*) msg), sizeof(msg), "\r\n*** 1-wire Temperature sensors found: %d\r\n", onewireDeviceCount);
 800218e:	4b37      	ldr	r3, [pc, #220]	; (800226c <main+0x364>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8002196:	4a36      	ldr	r2, [pc, #216]	; (8002270 <main+0x368>)
 8002198:	2140      	movs	r1, #64	; 0x40
 800219a:	f00a fda7 	bl	800ccec <sniprintf>
 800219e:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 80021a2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80021ac:	2319      	movs	r3, #25
 80021ae:	4821      	ldr	r0, [pc, #132]	; (8002234 <main+0x32c>)
 80021b0:	f008 fe9b 	bl	800aeea <HAL_UART_Transmit>
	  }
#endif

	  /* Set configuration and temp alarm limits */
	  for (uint8_t idx = 0; idx < onewireDeviceCount; ++idx) {
 80021b4:	2300      	movs	r3, #0
 80021b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80021ba:	e00e      	b.n	80021da <main+0x2d2>
#if   defined(ONEWIRE_DS18B20_ADC_12B)
		  onewireDS18B20_setAdcWidth(12, ONEWIRE_DS18B20_ALARM_HI, ONEWIRE_DS18B20_ALARM_LO, onewireDevices[idx]);
 80021bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	4a29      	ldr	r2, [pc, #164]	; (8002268 <main+0x360>)
 80021c4:	4413      	add	r3, r2
 80021c6:	2228      	movs	r2, #40	; 0x28
 80021c8:	2132      	movs	r1, #50	; 0x32
 80021ca:	200c      	movs	r0, #12
 80021cc:	f7ff fc08 	bl	80019e0 <onewireDS18B20_setAdcWidth>
	  for (uint8_t idx = 0; idx < onewireDeviceCount; ++idx) {
 80021d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80021d4:	3301      	adds	r3, #1
 80021d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80021da:	4b24      	ldr	r3, [pc, #144]	; (800226c <main+0x364>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	f897 2127 	ldrb.w	r2, [r7, #295]	; 0x127
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d3ea      	bcc.n	80021bc <main+0x2b4>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  static uint32_t tempWaitUntil = 0UL;
	  uint32_t now = HAL_GetTick() / 1000UL;  (void) now;
 80021e6:	f002 fc73 	bl	8004ad0 <HAL_GetTick>
 80021ea:	4603      	mov	r3, r0
 80021ec:	4a21      	ldr	r2, [pc, #132]	; (8002274 <main+0x36c>)
 80021ee:	fba2 2303 	umull	r2, r3, r2, r3
 80021f2:	099b      	lsrs	r3, r3, #6
 80021f4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc

	  /* Start ADC channel scan */
	  adc_start();
 80021f8:	f7ff f8cc 	bl	8001394 <adc_start>


#if 1
	  if (tempWaitUntil) {
 80021fc:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <main+0x370>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80f5 	beq.w	80023f0 <main+0x4e8>
#if defined(LOGGING)
		uint8_t msg[64];

		int len = snprintf(((char*) msg), sizeof(msg), "\r\n");
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	4a1c      	ldr	r2, [pc, #112]	; (800227c <main+0x374>)
 800220a:	2140      	movs	r1, #64	; 0x40
 800220c:	4618      	mov	r0, r3
 800220e:	f00a fd6d 	bl	800ccec <sniprintf>
 8002212:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
		HAL_UART_Transmit(&huart2, msg, len, 25);
 8002216:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800221a:	b29a      	uxth	r2, r3
 800221c:	1d39      	adds	r1, r7, #4
 800221e:	2319      	movs	r3, #25
 8002220:	4804      	ldr	r0, [pc, #16]	; (8002234 <main+0x32c>)
 8002222:	f008 fe62 	bl	800aeea <HAL_UART_Transmit>
#endif

		for (uint8_t idx = 0; idx < onewireDeviceCount; ++idx) {
 8002226:	2300      	movs	r3, #0
 8002228:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800222c:	e0b0      	b.n	8002390 <main+0x488>
 800222e:	bf00      	nop
 8002230:	0800f444 	.word	0x0800f444
 8002234:	200007f8 	.word	0x200007f8
 8002238:	48000400 	.word	0x48000400
 800223c:	0800f4a0 	.word	0x0800f4a0
 8002240:	e000ed0c 	.word	0xe000ed0c
 8002244:	05fa0304 	.word	0x05fa0304
 8002248:	0800f4f4 	.word	0x0800f4f4
 800224c:	20000229 	.word	0x20000229
 8002250:	2000022a 	.word	0x2000022a
 8002254:	2000022c 	.word	0x2000022c
 8002258:	2000022e 	.word	0x2000022e
 800225c:	0800f168 	.word	0x0800f168
 8002260:	0800f17c 	.word	0x0800f17c
 8002264:	0800f198 	.word	0x0800f198
 8002268:	2000057c 	.word	0x2000057c
 800226c:	200005bc 	.word	0x200005bc
 8002270:	0800f1b4 	.word	0x0800f1b4
 8002274:	10624dd3 	.word	0x10624dd3
 8002278:	20000380 	.word	0x20000380
 800227c:	0800f1e4 	.word	0x0800f1e4
			/* Onewire handling */
			int16_t owDs18b20_Temp = onewireDS18B20_tempRead(tempWaitUntil, onewireDevices[idx]);
 8002280:	4bb1      	ldr	r3, [pc, #708]	; (8002548 <main+0x640>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	49b0      	ldr	r1, [pc, #704]	; (800254c <main+0x644>)
 800228c:	440b      	add	r3, r1
 800228e:	4619      	mov	r1, r3
 8002290:	4610      	mov	r0, r2
 8002292:	f7ff fc6d 	bl	8001b70 <onewireDS18B20_tempRead>
 8002296:	4603      	mov	r3, r0
 8002298:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee

			int16_t t_int		= (owDs18b20_Temp >> 4);
 800229c:	f9b7 30ee 	ldrsh.w	r3, [r7, #238]	; 0xee
 80022a0:	111b      	asrs	r3, r3, #4
 80022a2:	f8a7 30ec 	strh.w	r3, [r7, #236]	; 0xec

			uint16_t t_frac		= (owDs18b20_Temp & 0xfU);
 80022a6:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
			if (t_int < 0) {
 80022b2:	f9b7 30ec 	ldrsh.w	r3, [r7, #236]	; 0xec
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	da16      	bge.n	80022e8 <main+0x3e0>
				t_frac = ~t_frac;
 80022ba:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80022be:	43db      	mvns	r3, r3
 80022c0:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
				++t_frac;
 80022c4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80022c8:	3301      	adds	r3, #1
 80022ca:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
				t_frac %= 1000U;
 80022ce:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80022d2:	4a9f      	ldr	r2, [pc, #636]	; (8002550 <main+0x648>)
 80022d4:	fba2 1203 	umull	r1, r2, r2, r3
 80022d8:	0992      	lsrs	r2, r2, #6
 80022da:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80022de:	fb01 f202 	mul.w	r2, r1, r2
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
			}

			uint16_t t_fv1000	= 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
			if (t_frac & 0b1000) {
 80022ee:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 80022f2:	f003 0308 	and.w	r3, r3, #8
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d005      	beq.n	8002306 <main+0x3fe>
				t_fv1000 += 500U;
 80022fa:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80022fe:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002302:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
			}
			if (t_frac & 0b0100) {
 8002306:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800230a:	f003 0304 	and.w	r3, r3, #4
 800230e:	2b00      	cmp	r3, #0
 8002310:	d004      	beq.n	800231c <main+0x414>
				t_fv1000 += 250U;
 8002312:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8002316:	33fa      	adds	r3, #250	; 0xfa
 8002318:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
			}
			if (t_frac & 0b0010) {
 800231c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d004      	beq.n	8002332 <main+0x42a>
				t_fv1000 += 125U;
 8002328:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800232c:	337d      	adds	r3, #125	; 0x7d
 800232e:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
			}
			if (t_frac & 0b0001) {
 8002332:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d004      	beq.n	8002348 <main+0x440>
				t_fv1000 +=  62U;
 800233e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8002342:	333e      	adds	r3, #62	; 0x3e
 8002344:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
			}

#if defined(LOGGING)
			int len = snprintf(((char*) msg), sizeof(msg), "*** Temperature sensor %d: %+02d,%02u degC\r\n", idx, t_int, (t_fv1000 + 5) / 10);
 8002348:	f897 4126 	ldrb.w	r4, [r7, #294]	; 0x126
 800234c:	f9b7 20ec 	ldrsh.w	r2, [r7, #236]	; 0xec
 8002350:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8002354:	3305      	adds	r3, #5
 8002356:	497f      	ldr	r1, [pc, #508]	; (8002554 <main+0x64c>)
 8002358:	fb81 0103 	smull	r0, r1, r1, r3
 800235c:	1089      	asrs	r1, r1, #2
 800235e:	17db      	asrs	r3, r3, #31
 8002360:	1acb      	subs	r3, r1, r3
 8002362:	1d38      	adds	r0, r7, #4
 8002364:	9301      	str	r3, [sp, #4]
 8002366:	9200      	str	r2, [sp, #0]
 8002368:	4623      	mov	r3, r4
 800236a:	4a7b      	ldr	r2, [pc, #492]	; (8002558 <main+0x650>)
 800236c:	2140      	movs	r1, #64	; 0x40
 800236e:	f00a fcbd 	bl	800ccec <sniprintf>
 8002372:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8002376:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800237a:	b29a      	uxth	r2, r3
 800237c:	1d39      	adds	r1, r7, #4
 800237e:	2319      	movs	r3, #25
 8002380:	4876      	ldr	r0, [pc, #472]	; (800255c <main+0x654>)
 8002382:	f008 fdb2 	bl	800aeea <HAL_UART_Transmit>
		for (uint8_t idx = 0; idx < onewireDeviceCount; ++idx) {
 8002386:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800238a:	3301      	adds	r3, #1
 800238c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8002390:	4b73      	ldr	r3, [pc, #460]	; (8002560 <main+0x658>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	f897 2126 	ldrb.w	r2, [r7, #294]	; 0x126
 8002398:	429a      	cmp	r2, r3
 800239a:	f4ff af71 	bcc.w	8002280 <main+0x378>
#endif
		}

#if 1
		{
		  uint8_t onewireAlarms[2][8] = { 0 };
 800239e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	605a      	str	r2, [r3, #4]
 80023a8:	609a      	str	r2, [r3, #8]
 80023aa:	60da      	str	r2, [r3, #12]
		  uint8_t onewireAlarmsCount = onewireMasterTree_search(1U, onewireDeviceCount, onewireAlarms);
 80023ac:	4b6c      	ldr	r3, [pc, #432]	; (8002560 <main+0x658>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80023b4:	4619      	mov	r1, r3
 80023b6:	2001      	movs	r0, #1
 80023b8:	f7ff fa1a 	bl	80017f0 <onewireMasterTree_search>
 80023bc:	4603      	mov	r3, r0
 80023be:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7

	  	  if (onewireAlarmsCount) {
 80023c2:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d012      	beq.n	80023f0 <main+0x4e8>
#if defined(LOGGING)
			uint8_t msg[64];
			int len;

			len = snprintf(((char*) msg), sizeof(msg), "*** Temperature ALARM: %d sensor(s) out of limits.\r\n", onewireAlarmsCount);
 80023ca:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 80023ce:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80023d2:	4a64      	ldr	r2, [pc, #400]	; (8002564 <main+0x65c>)
 80023d4:	2140      	movs	r1, #64	; 0x40
 80023d6:	f00a fc89 	bl	800ccec <sniprintf>
 80023da:	f8c7 00f0 	str.w	r0, [r7, #240]	; 0xf0
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80023de:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80023e8:	2319      	movs	r3, #25
 80023ea:	485c      	ldr	r0, [pc, #368]	; (800255c <main+0x654>)
 80023ec:	f008 fd7d 	bl	800aeea <HAL_UART_Transmit>
	  /* Show PLL Lock state */
	  {
		  uint8_t msg[64];
		  int len;

		  len = snprintf(((char*) msg), sizeof(msg), "\r\n*** PLL Lock state = %d\r\n", HAL_GPIO_ReadPin(D10_PLL_LCKD_GPIO_I_GPIO_Port, D10_PLL_LCKD_GPIO_I_Pin));
 80023f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023f8:	f004 fda8 	bl	8006f4c <HAL_GPIO_ReadPin>
 80023fc:	4603      	mov	r3, r0
 80023fe:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8002402:	4a59      	ldr	r2, [pc, #356]	; (8002568 <main+0x660>)
 8002404:	2140      	movs	r1, #64	; 0x40
 8002406:	f00a fc71 	bl	800ccec <sniprintf>
 800240a:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 800240e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002412:	b29a      	uxth	r2, r3
 8002414:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002418:	2319      	movs	r3, #25
 800241a:	4850      	ldr	r0, [pc, #320]	; (800255c <main+0x654>)
 800241c:	f008 fd65 	bl	800aeea <HAL_UART_Transmit>
	  /* Start Onewire temp sensor - one per second */
	  {
		  static uint8_t onewireSensorIdx = 0;

		  /* Request next temperature value of one sensor */
		  tempWaitUntil = onewireDS18B20_tempReq(onewireDevices[onewireSensorIdx]);
 8002420:	4b52      	ldr	r3, [pc, #328]	; (800256c <main+0x664>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	4a49      	ldr	r2, [pc, #292]	; (800254c <main+0x644>)
 8002428:	4413      	add	r3, r2
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fb4d 	bl	8001aca <onewireDS18B20_tempReq>
 8002430:	4603      	mov	r3, r0
 8002432:	4a45      	ldr	r2, [pc, #276]	; (8002548 <main+0x640>)
 8002434:	6013      	str	r3, [r2, #0]

		  /* Switch to the next sensor */
		  ++onewireSensorIdx;
 8002436:	4b4d      	ldr	r3, [pc, #308]	; (800256c <main+0x664>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	3301      	adds	r3, #1
 800243c:	b2da      	uxtb	r2, r3
 800243e:	4b4b      	ldr	r3, [pc, #300]	; (800256c <main+0x664>)
 8002440:	701a      	strb	r2, [r3, #0]
		  onewireSensorIdx %= onewireDeviceCount;
 8002442:	4b4a      	ldr	r3, [pc, #296]	; (800256c <main+0x664>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	4a46      	ldr	r2, [pc, #280]	; (8002560 <main+0x658>)
 8002448:	7812      	ldrb	r2, [r2, #0]
 800244a:	fbb3 f1f2 	udiv	r1, r3, r2
 800244e:	fb02 f201 	mul.w	r2, r2, r1
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	b2da      	uxtb	r2, r3
 8002456:	4b45      	ldr	r3, [pc, #276]	; (800256c <main+0x664>)
 8002458:	701a      	strb	r2, [r3, #0]
		  uint32_t ticks_d, ticks_f;
		  uint8_t chr;
		  uint8_t msg[128];
		  int len;

		  len = snprintf(((char*) msg), sizeof(msg), "\r\n*** OCXO deviation against GPS 1 kHz pulses:\r\n");
 800245a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800245e:	4a44      	ldr	r2, [pc, #272]	; (8002570 <main+0x668>)
 8002460:	2180      	movs	r1, #128	; 0x80
 8002462:	4618      	mov	r0, r3
 8002464:	f00a fc42 	bl	800ccec <sniprintf>
 8002468:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 800246c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002470:	b29a      	uxth	r2, r3
 8002472:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002476:	2319      	movs	r3, #25
 8002478:	4838      	ldr	r0, [pc, #224]	; (800255c <main+0x654>)
 800247a:	f008 fd36 	bl	800aeea <HAL_UART_Transmit>

		  len = snprintf(((char*) msg), sizeof(msg), "  *       %+03.3f PPM\r\n", tim2Ch2_pps);
 800247e:	4b3d      	ldr	r3, [pc, #244]	; (8002574 <main+0x66c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f7fe f860 	bl	8000548 <__aeabi_f2d>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8002490:	e9cd 2300 	strd	r2, r3, [sp]
 8002494:	4a38      	ldr	r2, [pc, #224]	; (8002578 <main+0x670>)
 8002496:	2180      	movs	r1, #128	; 0x80
 8002498:	f00a fc28 	bl	800ccec <sniprintf>
 800249c:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 80024a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80024aa:	2319      	movs	r3, #25
 80024ac:	482b      	ldr	r0, [pc, #172]	; (800255c <main+0x654>)
 80024ae:	f008 fd1c 	bl	800aeea <HAL_UART_Transmit>

		  len = snprintf(((char*) msg), sizeof(msg), "  *%07.2f  Hz\r\n\r\n", (110e6 + tim2Ch2_pps * 10.0f));
 80024b2:	4b30      	ldr	r3, [pc, #192]	; (8002574 <main+0x66c>)
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80024bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c0:	ee17 0a90 	vmov	r0, s15
 80024c4:	f7fe f840 	bl	8000548 <__aeabi_f2d>
 80024c8:	a31d      	add	r3, pc, #116	; (adr r3, 8002540 <main+0x638>)
 80024ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ce:	f7fd fedd 	bl	800028c <__adddf3>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80024da:	e9cd 2300 	strd	r2, r3, [sp]
 80024de:	4a27      	ldr	r2, [pc, #156]	; (800257c <main+0x674>)
 80024e0:	2180      	movs	r1, #128	; 0x80
 80024e2:	f00a fc03 	bl	800ccec <sniprintf>
 80024e6:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
		  msg[3] = ' ';
 80024ea:	2320      	movs	r3, #32
 80024ec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 80024f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80024fa:	2319      	movs	r3, #25
 80024fc:	4817      	ldr	r0, [pc, #92]	; (800255c <main+0x654>)
 80024fe:	f008 fcf4 	bl	800aeea <HAL_UART_Transmit>

		  if (timTicksDiff >= 0) {
 8002502:	4b1f      	ldr	r3, [pc, #124]	; (8002580 <main+0x678>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	db3e      	blt.n	8002588 <main+0x680>
			  ticks_d = (uint32_t)timTicksDiff / 10;
 800250a:	4b1d      	ldr	r3, [pc, #116]	; (8002580 <main+0x678>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	461a      	mov	r2, r3
 8002510:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <main+0x67c>)
 8002512:	fba3 2302 	umull	r2, r3, r3, r2
 8002516:	08db      	lsrs	r3, r3, #3
 8002518:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
			  ticks_f = (uint32_t)timTicksDiff % 10;
 800251c:	4b18      	ldr	r3, [pc, #96]	; (8002580 <main+0x678>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	4b18      	ldr	r3, [pc, #96]	; (8002584 <main+0x67c>)
 8002524:	fba3 1302 	umull	r1, r3, r3, r2
 8002528:	08d9      	lsrs	r1, r3, #3
 800252a:	460b      	mov	r3, r1
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
			  chr = '+';
 8002538:	232b      	movs	r3, #43	; 0x2b
 800253a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 800253e:	e03f      	b.n	80025c0 <main+0x6b8>
 8002540:	00000000 	.word	0x00000000
 8002544:	419a39de 	.word	0x419a39de
 8002548:	20000380 	.word	0x20000380
 800254c:	2000057c 	.word	0x2000057c
 8002550:	10624dd3 	.word	0x10624dd3
 8002554:	66666667 	.word	0x66666667
 8002558:	0800f1e8 	.word	0x0800f1e8
 800255c:	200007f8 	.word	0x200007f8
 8002560:	200005bc 	.word	0x200005bc
 8002564:	0800f218 	.word	0x0800f218
 8002568:	0800f250 	.word	0x0800f250
 800256c:	20000384 	.word	0x20000384
 8002570:	0800f26c 	.word	0x0800f26c
 8002574:	200003c0 	.word	0x200003c0
 8002578:	0800f2a0 	.word	0x0800f2a0
 800257c:	0800f2b8 	.word	0x0800f2b8
 8002580:	200003bc 	.word	0x200003bc
 8002584:	cccccccd 	.word	0xcccccccd
		  } else {
			  ticks_d = (uint32_t)(-timTicksDiff) / 10;
 8002588:	4bb1      	ldr	r3, [pc, #708]	; (8002850 <main+0x948>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	425b      	negs	r3, r3
 800258e:	461a      	mov	r2, r3
 8002590:	4bb0      	ldr	r3, [pc, #704]	; (8002854 <main+0x94c>)
 8002592:	fba3 2302 	umull	r2, r3, r3, r2
 8002596:	08db      	lsrs	r3, r3, #3
 8002598:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
			  ticks_f = (uint32_t)(-timTicksDiff) % 10;
 800259c:	4bac      	ldr	r3, [pc, #688]	; (8002850 <main+0x948>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	425b      	negs	r3, r3
 80025a2:	461a      	mov	r2, r3
 80025a4:	4bab      	ldr	r3, [pc, #684]	; (8002854 <main+0x94c>)
 80025a6:	fba3 1302 	umull	r1, r3, r3, r2
 80025aa:	08d9      	lsrs	r1, r3, #3
 80025ac:	460b      	mov	r3, r1
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
			  chr = '-';
 80025ba:	232d      	movs	r3, #45	; 0x2d
 80025bc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
		  }
		  len = snprintf(((char*) msg), sizeof(msg), "  * ?%8lu.%01lu accumulated deviation ticks  during  runtime = %8lu sec  (%f ppm).\r\n\r\n",
 80025c0:	4ba5      	ldr	r3, [pc, #660]	; (8002858 <main+0x950>)
 80025c2:	681c      	ldr	r4, [r3, #0]
				  ticks_d, ticks_f,
				  timTicksEvt,
				  timTicksDiff / (60.0f * timTicksEvt));
 80025c4:	4ba2      	ldr	r3, [pc, #648]	; (8002850 <main+0x948>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	ee07 3a90 	vmov	s15, r3
 80025cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025d0:	4ba1      	ldr	r3, [pc, #644]	; (8002858 <main+0x950>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	ee07 3a90 	vmov	s15, r3
 80025d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025dc:	eddf 6a9f 	vldr	s13, [pc, #636]	; 800285c <main+0x954>
 80025e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025e4:	eec7 6a27 	vdiv.f32	s13, s14, s15
		  len = snprintf(((char*) msg), sizeof(msg), "  * ?%8lu.%01lu accumulated deviation ticks  during  runtime = %8lu sec  (%f ppm).\r\n\r\n",
 80025e8:	ee16 0a90 	vmov	r0, s13
 80025ec:	f7fd ffac 	bl	8000548 <__aeabi_f2d>
 80025f0:	4602      	mov	r2, r0
 80025f2:	460b      	mov	r3, r1
 80025f4:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80025f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80025fc:	9401      	str	r4, [sp, #4]
 80025fe:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002608:	4a95      	ldr	r2, [pc, #596]	; (8002860 <main+0x958>)
 800260a:	2180      	movs	r1, #128	; 0x80
 800260c:	f00a fb6e 	bl	800ccec <sniprintf>
 8002610:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
		  msg[4] = chr;
 8002614:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002618:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 800261c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002620:	b29a      	uxth	r2, r3
 8002622:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002626:	2319      	movs	r3, #25
 8002628:	488e      	ldr	r0, [pc, #568]	; (8002864 <main+0x95c>)
 800262a:	f008 fc5e 	bl	800aeea <HAL_UART_Transmit>
	  /* Blocks until new frame comes in */
	  static uint8_t  sel3 = 0U;

#if 1
	  /* Keep at one variant */
	  sel3 = 0;
 800262e:	4b8e      	ldr	r3, [pc, #568]	; (8002868 <main+0x960>)
 8002630:	2200      	movs	r2, #0
 8002632:	701a      	strb	r2, [r3, #0]
#else
	  /* Roll-over all variants */
	  ++sel3;
	  sel3 %= 3;
#endif
	  switch (sel3) {
 8002634:	4b8c      	ldr	r3, [pc, #560]	; (8002868 <main+0x960>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d005      	beq.n	8002648 <main+0x740>
 800263c:	2b02      	cmp	r3, #2
 800263e:	d007      	beq.n	8002650 <main+0x748>
	  case 0:
	  default:
		  ublox_NavClock_get(&ubloxNavClock);
 8002640:	488a      	ldr	r0, [pc, #552]	; (800286c <main+0x964>)
 8002642:	f001 fdb3 	bl	80041ac <ublox_NavClock_get>
		  break;
 8002646:	e007      	b.n	8002658 <main+0x750>

	  case 1:
		  ublox_NavDop_get(&ubloxNavDop);
 8002648:	4889      	ldr	r0, [pc, #548]	; (8002870 <main+0x968>)
 800264a:	f001 fb49 	bl	8003ce0 <ublox_NavDop_get>
		  break;
 800264e:	e003      	b.n	8002658 <main+0x750>

	  case 2:
		  ublox_NavSvinfo_get(&UbloxNavSvinfo);
 8002650:	4888      	ldr	r0, [pc, #544]	; (8002874 <main+0x96c>)
 8002652:	f001 ff21 	bl	8004498 <ublox_NavSvinfo_get>
		  break;
 8002656:	bf00      	nop
	  }
#endif


	  /* Stop ADC in case something still runs */
	  adc_stop();
 8002658:	f7fe feb8 	bl	80013cc <adc_stop>
	  /* Show ADC values */
	  {
		  uint8_t msg[128];
		  int len;

		  const float adc_VDDA = (3.0f * VREFINT_CAL) / adcVrefint_val;  // p. 448f
 800265c:	4b86      	ldr	r3, [pc, #536]	; (8002878 <main+0x970>)
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002666:	ee67 6a87 	vmul.f32	s13, s15, s14
 800266a:	4b84      	ldr	r3, [pc, #528]	; (800287c <main+0x974>)
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	ee07 3a90 	vmov	s15, r3
 8002672:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800267a:	edc7 7a37 	vstr	s15, [r7, #220]	; 0xdc

		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t*** ADC values:\r\n");
 800267e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002682:	4a7f      	ldr	r2, [pc, #508]	; (8002880 <main+0x978>)
 8002684:	2180      	movs	r1, #128	; 0x80
 8002686:	4618      	mov	r0, r3
 8002688:	f00a fb30 	bl	800ccec <sniprintf>
 800268c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 8002690:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002694:	b29a      	uxth	r2, r3
 8002696:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800269a:	2319      	movs	r3, #25
 800269c:	4871      	ldr	r0, [pc, #452]	; (8002864 <main+0x95c>)
 800269e:	f008 fc24 	bl	800aeea <HAL_UART_Transmit>

		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * VDDA                 = %1.4f V\r\n"
 80026a2:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 80026a6:	f7fd ff4f 	bl	8000548 <__aeabi_f2d>
 80026aa:	4602      	mov	r2, r0
 80026ac:	460b      	mov	r3, r1
 80026ae:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80026b2:	e9cd 2300 	strd	r2, r3, [sp]
 80026b6:	4a73      	ldr	r2, [pc, #460]	; (8002884 <main+0x97c>)
 80026b8:	2180      	movs	r1, #128	; 0x80
 80026ba:	f00a fb17 	bl	800ccec <sniprintf>
 80026be:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
				  	  	  	  	  	  	  	  	  	 "\t\t\t  *\r\n",
				  adc_VDDA);
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 80026c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80026cc:	2319      	movs	r3, #25
 80026ce:	4865      	ldr	r0, [pc, #404]	; (8002864 <main+0x95c>)
 80026d0:	f008 fc0b 	bl	800aeea <HAL_UART_Transmit>

		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * (Ch09) V_OCXO        = 0x%04x = %05d  -->  V_OCXO   = %1.3f V\r\n",
 80026d4:	4b6c      	ldr	r3, [pc, #432]	; (8002888 <main+0x980>)
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	461d      	mov	r5, r3
 80026da:	4b6b      	ldr	r3, [pc, #428]	; (8002888 <main+0x980>)
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	461c      	mov	r4, r3
				  adcCh9_val,
				  adcCh9_val,
				  (adcCh9_val * adc_VDDA / 65536.0f));
 80026e0:	4b69      	ldr	r3, [pc, #420]	; (8002888 <main+0x980>)
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	ee07 3a90 	vmov	s15, r3
 80026e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ec:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 80026f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f4:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800288c <main+0x984>
 80026f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * (Ch09) V_OCXO        = 0x%04x = %05d  -->  V_OCXO   = %1.3f V\r\n",
 80026fc:	ee16 0a90 	vmov	r0, s13
 8002700:	f7fd ff22 	bl	8000548 <__aeabi_f2d>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800270c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002710:	9400      	str	r4, [sp, #0]
 8002712:	462b      	mov	r3, r5
 8002714:	4a5e      	ldr	r2, [pc, #376]	; (8002890 <main+0x988>)
 8002716:	2180      	movs	r1, #128	; 0x80
 8002718:	f00a fae8 	bl	800ccec <sniprintf>
 800271c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 8002720:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002724:	b29a      	uxth	r2, r3
 8002726:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800272a:	2319      	movs	r3, #25
 800272c:	484d      	ldr	r0, [pc, #308]	; (8002864 <main+0x95c>)
 800272e:	f008 fbdc 	bl	800aeea <HAL_UART_Transmit>

		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * (Ch10) V_HOLD        = 0x%04x = %05d  -->  V_HOLD   = %1.3f V\r\n",
 8002732:	4b58      	ldr	r3, [pc, #352]	; (8002894 <main+0x98c>)
 8002734:	881b      	ldrh	r3, [r3, #0]
 8002736:	461d      	mov	r5, r3
 8002738:	4b56      	ldr	r3, [pc, #344]	; (8002894 <main+0x98c>)
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	461c      	mov	r4, r3
				  adcCh10_val,
				  adcCh10_val,
				  (adcCh10_val * adc_VDDA / 65536.0f));
 800273e:	4b55      	ldr	r3, [pc, #340]	; (8002894 <main+0x98c>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	ee07 3a90 	vmov	s15, r3
 8002746:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800274a:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 800274e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002752:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800288c <main+0x984>
 8002756:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * (Ch10) V_HOLD        = 0x%04x = %05d  -->  V_HOLD   = %1.3f V\r\n",
 800275a:	ee16 0a90 	vmov	r0, s13
 800275e:	f7fd fef3 	bl	8000548 <__aeabi_f2d>
 8002762:	4602      	mov	r2, r0
 8002764:	460b      	mov	r3, r1
 8002766:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800276a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800276e:	9400      	str	r4, [sp, #0]
 8002770:	462b      	mov	r3, r5
 8002772:	4a49      	ldr	r2, [pc, #292]	; (8002898 <main+0x990>)
 8002774:	2180      	movs	r1, #128	; 0x80
 8002776:	f00a fab9 	bl	800ccec <sniprintf>
 800277a:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 800277e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002782:	b29a      	uxth	r2, r3
 8002784:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002788:	2319      	movs	r3, #25
 800278a:	4836      	ldr	r0, [pc, #216]	; (8002864 <main+0x95c>)
 800278c:	f008 fbad 	bl	800aeea <HAL_UART_Transmit>

		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * (Ch16) V_DCF77_DEMOD = 0x%04x = %05d  -->  V_DCFAMP = %1.3f V\r\n",
 8002790:	4b42      	ldr	r3, [pc, #264]	; (800289c <main+0x994>)
 8002792:	881b      	ldrh	r3, [r3, #0]
 8002794:	461d      	mov	r5, r3
 8002796:	4b41      	ldr	r3, [pc, #260]	; (800289c <main+0x994>)
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	461c      	mov	r4, r3
				  adcCh16_val,
				  adcCh16_val,
				  (adcCh16_val * adc_VDDA / 65536.0f));
 800279c:	4b3f      	ldr	r3, [pc, #252]	; (800289c <main+0x994>)
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	ee07 3a90 	vmov	s15, r3
 80027a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027a8:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 80027ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800288c <main+0x984>
 80027b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
		  len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * (Ch16) V_DCF77_DEMOD = 0x%04x = %05d  -->  V_DCFAMP = %1.3f V\r\n",
 80027b8:	ee16 0a90 	vmov	r0, s13
 80027bc:	f7fd fec4 	bl	8000548 <__aeabi_f2d>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80027c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80027cc:	9400      	str	r4, [sp, #0]
 80027ce:	462b      	mov	r3, r5
 80027d0:	4a33      	ldr	r2, [pc, #204]	; (80028a0 <main+0x998>)
 80027d2:	2180      	movs	r1, #128	; 0x80
 80027d4:	f00a fa8a 	bl	800ccec <sniprintf>
 80027d8:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 80027dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80027e6:	2319      	movs	r3, #25
 80027e8:	481e      	ldr	r0, [pc, #120]	; (8002864 <main+0x95c>)
 80027ea:	f008 fb7e 	bl	800aeea <HAL_UART_Transmit>
	  }

#endif

	  /* Update relay */
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, hoRelayOut);
 80027ee:	4b2d      	ldr	r3, [pc, #180]	; (80028a4 <main+0x99c>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	2110      	movs	r1, #16
 80027f6:	482c      	ldr	r0, [pc, #176]	; (80028a8 <main+0x9a0>)
 80027f8:	f004 fbc0 	bl	8006f7c <HAL_GPIO_WritePin>
	  if (hoRelayOut == GPIO_PIN_SET) {
 80027fc:	4b29      	ldr	r3, [pc, #164]	; (80028a4 <main+0x99c>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b01      	cmp	r3, #1
 8002802:	f47f acf0 	bne.w	80021e6 <main+0x2de>
		  /* Check for DAC */
		  if (i2cDevicesBF & I2C_DEVICE_DAC_MCP4725_0) {
 8002806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	f43f ace9 	beq.w	80021e6 <main+0x2de>
			  if ((i2cDacModeLast != i2cDacMode) || (i2cDacValLast != i2cDacVal)) {
 8002814:	4b25      	ldr	r3, [pc, #148]	; (80028ac <main+0x9a4>)
 8002816:	781a      	ldrb	r2, [r3, #0]
 8002818:	4b25      	ldr	r3, [pc, #148]	; (80028b0 <main+0x9a8>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	429a      	cmp	r2, r3
 800281e:	d106      	bne.n	800282e <main+0x926>
 8002820:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <main+0x9ac>)
 8002822:	881a      	ldrh	r2, [r3, #0]
 8002824:	4b24      	ldr	r3, [pc, #144]	; (80028b8 <main+0x9b0>)
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	f43f acdc 	beq.w	80021e6 <main+0x2de>
				  i2cDeviceDacMcp4725_set(0, i2cDacMode, i2cDacVal);
 800282e:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <main+0x9a8>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	4a21      	ldr	r2, [pc, #132]	; (80028b8 <main+0x9b0>)
 8002834:	8812      	ldrh	r2, [r2, #0]
 8002836:	4619      	mov	r1, r3
 8002838:	2000      	movs	r0, #0
 800283a:	f7ff fad9 	bl	8001df0 <i2cDeviceDacMcp4725_set>

				  /* Store current settings */
				  i2cDacModeLast 	= i2cDacMode;
 800283e:	4b1c      	ldr	r3, [pc, #112]	; (80028b0 <main+0x9a8>)
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	4b1a      	ldr	r3, [pc, #104]	; (80028ac <main+0x9a4>)
 8002844:	701a      	strb	r2, [r3, #0]
				  i2cDacValLast 	= i2cDacVal;
 8002846:	4b1c      	ldr	r3, [pc, #112]	; (80028b8 <main+0x9b0>)
 8002848:	881a      	ldrh	r2, [r3, #0]
 800284a:	4b1a      	ldr	r3, [pc, #104]	; (80028b4 <main+0x9ac>)
 800284c:	801a      	strh	r2, [r3, #0]
  {
 800284e:	e4ca      	b.n	80021e6 <main+0x2de>
 8002850:	200003bc 	.word	0x200003bc
 8002854:	cccccccd 	.word	0xcccccccd
 8002858:	200003b8 	.word	0x200003b8
 800285c:	42700000 	.word	0x42700000
 8002860:	0800f2cc 	.word	0x0800f2cc
 8002864:	200007f8 	.word	0x200007f8
 8002868:	20000385 	.word	0x20000385
 800286c:	20000244 	.word	0x20000244
 8002870:	20000230 	.word	0x20000230
 8002874:	20000258 	.word	0x20000258
 8002878:	0800fb34 	.word	0x0800fb34
 800287c:	20000216 	.word	0x20000216
 8002880:	0800f324 	.word	0x0800f324
 8002884:	0800f33c 	.word	0x0800f33c
 8002888:	20000210 	.word	0x20000210
 800288c:	47800000 	.word	0x47800000
 8002890:	0800f36c 	.word	0x0800f36c
 8002894:	20000212 	.word	0x20000212
 8002898:	0800f3b4 	.word	0x0800f3b4
 800289c:	20000214 	.word	0x20000214
 80028a0:	0800f3fc 	.word	0x0800f3fc
 80028a4:	20000228 	.word	0x20000228
 80028a8:	48000400 	.word	0x48000400
 80028ac:	20000229 	.word	0x20000229
 80028b0:	2000022a 	.word	0x2000022a
 80028b4:	2000022c 	.word	0x2000022c
 80028b8:	2000022e 	.word	0x2000022e

080028bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b096      	sub	sp, #88	; 0x58
 80028c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028c2:	f107 0314 	add.w	r3, r7, #20
 80028c6:	2244      	movs	r2, #68	; 0x44
 80028c8:	2100      	movs	r1, #0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f009 fd9c 	bl	800c408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028d0:	463b      	mov	r3, r7
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	609a      	str	r2, [r3, #8]
 80028da:	60da      	str	r2, [r3, #12]
 80028dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80028de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80028e2:	f006 f8cf 	bl	8008a84 <HAL_PWREx_ControlVoltageScaling>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80028ec:	f000 f85a 	bl	80029a4 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80028f0:	f006 f8aa 	bl	8008a48 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80028f4:	4b21      	ldr	r3, [pc, #132]	; (800297c <SystemClock_Config+0xc0>)
 80028f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028fa:	4a20      	ldr	r2, [pc, #128]	; (800297c <SystemClock_Config+0xc0>)
 80028fc:	f023 0318 	bic.w	r3, r3, #24
 8002900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002904:	2307      	movs	r3, #7
 8002906:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002908:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800290c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800290e:	2301      	movs	r3, #1
 8002910:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002912:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002916:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002918:	2310      	movs	r3, #16
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800291c:	2302      	movs	r3, #2
 800291e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002920:	2303      	movs	r3, #3
 8002922:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002924:	2301      	movs	r3, #1
 8002926:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002928:	230c      	movs	r3, #12
 800292a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800292c:	2307      	movs	r3, #7
 800292e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002930:	2302      	movs	r3, #2
 8002932:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002934:	2302      	movs	r3, #2
 8002936:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	4618      	mov	r0, r3
 800293e:	f006 f8f7 	bl	8008b30 <HAL_RCC_OscConfig>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002948:	f000 f82c 	bl	80029a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800294c:	230f      	movs	r3, #15
 800294e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002950:	2303      	movs	r3, #3
 8002952:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002954:	2300      	movs	r3, #0
 8002956:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800295c:	2300      	movs	r3, #0
 800295e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002960:	463b      	mov	r3, r7
 8002962:	2103      	movs	r1, #3
 8002964:	4618      	mov	r0, r3
 8002966:	f006 fd03 	bl	8009370 <HAL_RCC_ClockConfig>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002970:	f000 f818 	bl	80029a4 <Error_Handler>
  }
}
 8002974:	bf00      	nop
 8002976:	3758      	adds	r7, #88	; 0x58
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40021000 	.word	0x40021000

08002980 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a04      	ldr	r2, [pc, #16]	; (80029a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d101      	bne.n	8002996 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002992:	f002 f889 	bl	8004aa8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40012c00 	.word	0x40012c00

080029a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029a8:	b672      	cpsid	i
}
 80029aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029ac:	e7fe      	b.n	80029ac <Error_Handler+0x8>
	...

080029b0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80029b4:	4b10      	ldr	r3, [pc, #64]	; (80029f8 <MX_RTC_Init+0x48>)
 80029b6:	4a11      	ldr	r2, [pc, #68]	; (80029fc <MX_RTC_Init+0x4c>)
 80029b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80029ba:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <MX_RTC_Init+0x48>)
 80029bc:	2200      	movs	r2, #0
 80029be:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80029c0:	4b0d      	ldr	r3, [pc, #52]	; (80029f8 <MX_RTC_Init+0x48>)
 80029c2:	227f      	movs	r2, #127	; 0x7f
 80029c4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80029c6:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <MX_RTC_Init+0x48>)
 80029c8:	22ff      	movs	r2, #255	; 0xff
 80029ca:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <MX_RTC_Init+0x48>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <MX_RTC_Init+0x48>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80029d8:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <MX_RTC_Init+0x48>)
 80029da:	2200      	movs	r2, #0
 80029dc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <MX_RTC_Init+0x48>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80029e4:	4804      	ldr	r0, [pc, #16]	; (80029f8 <MX_RTC_Init+0x48>)
 80029e6:	f007 f9e1 	bl	8009dac <HAL_RTC_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80029f0:	f7ff ffd8 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	2000060c 	.word	0x2000060c
 80029fc:	40002800 	.word	0x40002800

08002a00 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b098      	sub	sp, #96	; 0x60
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a08:	f107 030c 	add.w	r3, r7, #12
 8002a0c:	2254      	movs	r2, #84	; 0x54
 8002a0e:	2100      	movs	r1, #0
 8002a10:	4618      	mov	r0, r3
 8002a12:	f009 fcf9 	bl	800c408 <memset>
  if(rtcHandle->Instance==RTC)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a0f      	ldr	r2, [pc, #60]	; (8002a58 <HAL_RTC_MspInit+0x58>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d117      	bne.n	8002a50 <HAL_RTC_MspInit+0x50>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a24:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002a26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a2a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a2c:	f107 030c 	add.w	r3, r7, #12
 8002a30:	4618      	mov	r0, r3
 8002a32:	f006 fed5 	bl	80097e0 <HAL_RCCEx_PeriphCLKConfig>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002a3c:	f7ff ffb2 	bl	80029a4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a40:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <HAL_RTC_MspInit+0x5c>)
 8002a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a46:	4a05      	ldr	r2, [pc, #20]	; (8002a5c <HAL_RTC_MspInit+0x5c>)
 8002a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002a50:	bf00      	nop
 8002a52:	3760      	adds	r7, #96	; 0x60
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40002800 	.word	0x40002800
 8002a5c:	40021000 	.word	0x40021000

08002a60 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a64:	4b1b      	ldr	r3, [pc, #108]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a66:	4a1c      	ldr	r2, [pc, #112]	; (8002ad8 <MX_SPI1_Init+0x78>)
 8002a68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a6a:	4b1a      	ldr	r3, [pc, #104]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a72:	4b18      	ldr	r3, [pc, #96]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002a78:	4b16      	ldr	r3, [pc, #88]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a7a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002a7e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a80:	4b14      	ldr	r3, [pc, #80]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a86:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a8c:	4b11      	ldr	r3, [pc, #68]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a92:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a94:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a9a:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aa0:	4b0c      	ldr	r3, [pc, #48]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002aac:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002aae:	2207      	movs	r2, #7
 8002ab0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ab2:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ab8:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002aba:	2208      	movs	r2, #8
 8002abc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002abe:	4805      	ldr	r0, [pc, #20]	; (8002ad4 <MX_SPI1_Init+0x74>)
 8002ac0:	f007 fa86 	bl	8009fd0 <HAL_SPI_Init>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002aca:	f7ff ff6b 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ace:	bf00      	nop
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000630 	.word	0x20000630
 8002ad8:	40013000 	.word	0x40013000

08002adc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08a      	sub	sp, #40	; 0x28
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae4:	f107 0314 	add.w	r3, r7, #20
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	605a      	str	r2, [r3, #4]
 8002aee:	609a      	str	r2, [r3, #8]
 8002af0:	60da      	str	r2, [r3, #12]
 8002af2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a17      	ldr	r2, [pc, #92]	; (8002b58 <HAL_SPI_MspInit+0x7c>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d128      	bne.n	8002b50 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002afe:	4b17      	ldr	r3, [pc, #92]	; (8002b5c <HAL_SPI_MspInit+0x80>)
 8002b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b02:	4a16      	ldr	r2, [pc, #88]	; (8002b5c <HAL_SPI_MspInit+0x80>)
 8002b04:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b08:	6613      	str	r3, [r2, #96]	; 0x60
 8002b0a:	4b14      	ldr	r3, [pc, #80]	; (8002b5c <HAL_SPI_MspInit+0x80>)
 8002b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b12:	613b      	str	r3, [r7, #16]
 8002b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b16:	4b11      	ldr	r3, [pc, #68]	; (8002b5c <HAL_SPI_MspInit+0x80>)
 8002b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1a:	4a10      	ldr	r2, [pc, #64]	; (8002b5c <HAL_SPI_MspInit+0x80>)
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b22:	4b0e      	ldr	r3, [pc, #56]	; (8002b5c <HAL_SPI_MspInit+0x80>)
 8002b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = A1_SPI1_SCK_Pin|A5_SPI1_MISO_Pin|A6_SPI1_MOSI_Pin;
 8002b2e:	23c2      	movs	r3, #194	; 0xc2
 8002b30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b32:	2302      	movs	r3, #2
 8002b34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b36:	2300      	movs	r3, #0
 8002b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b3e:	2305      	movs	r3, #5
 8002b40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b42:	f107 0314 	add.w	r3, r7, #20
 8002b46:	4619      	mov	r1, r3
 8002b48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b4c:	f003 ffca 	bl	8006ae4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b50:	bf00      	nop
 8002b52:	3728      	adds	r7, #40	; 0x28
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40013000 	.word	0x40013000
 8002b5c:	40021000 	.word	0x40021000

08002b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b66:	4b0f      	ldr	r3, [pc, #60]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b6a:	4a0e      	ldr	r2, [pc, #56]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6613      	str	r3, [r2, #96]	; 0x60
 8002b72:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b82:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b88:	6593      	str	r3, [r2, #88]	; 0x58
 8002b8a:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <HAL_MspInit+0x44>)
 8002b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40021000 	.word	0x40021000

08002ba8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08c      	sub	sp, #48	; 0x30
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8002bb8:	2200      	movs	r2, #0
 8002bba:	6879      	ldr	r1, [r7, #4]
 8002bbc:	2019      	movs	r0, #25
 8002bbe:	f003 fcd5 	bl	800656c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002bc2:	2019      	movs	r0, #25
 8002bc4:	f003 fcee 	bl	80065a4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002bc8:	4b1e      	ldr	r3, [pc, #120]	; (8002c44 <HAL_InitTick+0x9c>)
 8002bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bcc:	4a1d      	ldr	r2, [pc, #116]	; (8002c44 <HAL_InitTick+0x9c>)
 8002bce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bd2:	6613      	str	r3, [r2, #96]	; 0x60
 8002bd4:	4b1b      	ldr	r3, [pc, #108]	; (8002c44 <HAL_InitTick+0x9c>)
 8002bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002be0:	f107 0210 	add.w	r2, r7, #16
 8002be4:	f107 0314 	add.w	r3, r7, #20
 8002be8:	4611      	mov	r1, r2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f006 fd66 	bl	80096bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002bf0:	f006 fd4e 	bl	8009690 <HAL_RCC_GetPCLK2Freq>
 8002bf4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf8:	4a13      	ldr	r2, [pc, #76]	; (8002c48 <HAL_InitTick+0xa0>)
 8002bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfe:	0c9b      	lsrs	r3, r3, #18
 8002c00:	3b01      	subs	r3, #1
 8002c02:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002c04:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c06:	4a12      	ldr	r2, [pc, #72]	; (8002c50 <HAL_InitTick+0xa8>)
 8002c08:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002c0a:	4b10      	ldr	r3, [pc, #64]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c10:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002c12:	4a0e      	ldr	r2, [pc, #56]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c16:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002c18:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002c24:	4809      	ldr	r0, [pc, #36]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c26:	f007 fa76 	bl	800a116 <HAL_TIM_Base_Init>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d104      	bne.n	8002c3a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002c30:	4806      	ldr	r0, [pc, #24]	; (8002c4c <HAL_InitTick+0xa4>)
 8002c32:	f007 fad1 	bl	800a1d8 <HAL_TIM_Base_Start_IT>
 8002c36:	4603      	mov	r3, r0
 8002c38:	e000      	b.n	8002c3c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3730      	adds	r7, #48	; 0x30
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40021000 	.word	0x40021000
 8002c48:	431bde83 	.word	0x431bde83
 8002c4c:	20000694 	.word	0x20000694
 8002c50:	40012c00 	.word	0x40012c00

08002c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c58:	e7fe      	b.n	8002c58 <NMI_Handler+0x4>

08002c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c5e:	e7fe      	b.n	8002c5e <HardFault_Handler+0x4>

08002c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c64:	e7fe      	b.n	8002c64 <MemManage_Handler+0x4>

08002c66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c66:	b480      	push	{r7}
 8002c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c6a:	e7fe      	b.n	8002c6a <BusFault_Handler+0x4>

08002c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c70:	e7fe      	b.n	8002c70 <UsageFault_Handler+0x4>

08002c72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c76:	bf00      	nop
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c92:	bf00      	nop
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
	...

08002cac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002cb0:	4802      	ldr	r0, [pc, #8]	; (8002cbc <DMA1_Channel1_IRQHandler+0x10>)
 8002cb2:	f003 fe2a 	bl	800690a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000534 	.word	0x20000534

08002cc0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002cc4:	4802      	ldr	r0, [pc, #8]	; (8002cd0 <DMA1_Channel7_IRQHandler+0x10>)
 8002cc6:	f003 fe20 	bl	800690a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	200006e0 	.word	0x200006e0

08002cd4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002cd8:	4802      	ldr	r0, [pc, #8]	; (8002ce4 <ADC1_IRQHandler+0x10>)
 8002cda:	f002 fae6 	bl	80052aa <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200004d0 	.word	0x200004d0

08002ce8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cec:	4802      	ldr	r0, [pc, #8]	; (8002cf8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002cee:	f007 fc45 	bl	800a57c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20000694 	.word	0x20000694

08002cfc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d00:	4802      	ldr	r0, [pc, #8]	; (8002d0c <TIM2_IRQHandler+0x10>)
 8002d02:	f007 fc3b 	bl	800a57c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000728 	.word	0x20000728

08002d10 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002d14:	4802      	ldr	r0, [pc, #8]	; (8002d20 <I2C1_EV_IRQHandler+0x10>)
 8002d16:	f004 fb50 	bl	80073ba <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200005c0 	.word	0x200005c0

08002d24 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002d28:	4802      	ldr	r0, [pc, #8]	; (8002d34 <I2C1_ER_IRQHandler+0x10>)
 8002d2a:	f004 fb60 	bl	80073ee <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	200005c0 	.word	0x200005c0

08002d38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d3c:	4802      	ldr	r0, [pc, #8]	; (8002d48 <USART1_IRQHandler+0x10>)
 8002d3e:	f008 fae1 	bl	800b304 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000774 	.word	0x20000774

08002d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
	return 1;
 8002d50:	2301      	movs	r3, #1
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <_kill>:

int _kill(int pid, int sig)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d66:	f009 fb17 	bl	800c398 <__errno>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2216      	movs	r2, #22
 8002d6e:	601a      	str	r2, [r3, #0]
	return -1;
 8002d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <_exit>:

void _exit (int status)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d84:	f04f 31ff 	mov.w	r1, #4294967295
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff ffe7 	bl	8002d5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d8e:	e7fe      	b.n	8002d8e <_exit+0x12>

08002d90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]
 8002da0:	e00a      	b.n	8002db8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002da2:	f3af 8000 	nop.w
 8002da6:	4601      	mov	r1, r0
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	60ba      	str	r2, [r7, #8]
 8002dae:	b2ca      	uxtb	r2, r1
 8002db0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	3301      	adds	r3, #1
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	dbf0      	blt.n	8002da2 <_read+0x12>
	}

return len;
 8002dc0:	687b      	ldr	r3, [r7, #4]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b086      	sub	sp, #24
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	60f8      	str	r0, [r7, #12]
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	e009      	b.n	8002df0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	1c5a      	adds	r2, r3, #1
 8002de0:	60ba      	str	r2, [r7, #8]
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	3301      	adds	r3, #1
 8002dee:	617b      	str	r3, [r7, #20]
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	dbf1      	blt.n	8002ddc <_write+0x12>
	}
	return len;
 8002df8:	687b      	ldr	r3, [r7, #4]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <_close>:

int _close(int file)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
	return -1;
 8002e0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
 8002e22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e2a:	605a      	str	r2, [r3, #4]
	return 0;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <_isatty>:

int _isatty(int file)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b083      	sub	sp, #12
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
	return 1;
 8002e42:	2301      	movs	r3, #1
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
	return 0;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
	...

08002e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e74:	4a14      	ldr	r2, [pc, #80]	; (8002ec8 <_sbrk+0x5c>)
 8002e76:	4b15      	ldr	r3, [pc, #84]	; (8002ecc <_sbrk+0x60>)
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e80:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <_sbrk+0x64>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d102      	bne.n	8002e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e88:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <_sbrk+0x64>)
 8002e8a:	4a12      	ldr	r2, [pc, #72]	; (8002ed4 <_sbrk+0x68>)
 8002e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e8e:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <_sbrk+0x64>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d207      	bcs.n	8002eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e9c:	f009 fa7c 	bl	800c398 <__errno>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eaa:	e009      	b.n	8002ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eac:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <_sbrk+0x64>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eb2:	4b07      	ldr	r3, [pc, #28]	; (8002ed0 <_sbrk+0x64>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	4a05      	ldr	r2, [pc, #20]	; (8002ed0 <_sbrk+0x64>)
 8002ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	2000c000 	.word	0x2000c000
 8002ecc:	00000400 	.word	0x00000400
 8002ed0:	20000388 	.word	0x20000388
 8002ed4:	20000890 	.word	0x20000890

08002ed8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002edc:	4b15      	ldr	r3, [pc, #84]	; (8002f34 <SystemInit+0x5c>)
 8002ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee2:	4a14      	ldr	r2, [pc, #80]	; (8002f34 <SystemInit+0x5c>)
 8002ee4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ee8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002eec:	4b12      	ldr	r3, [pc, #72]	; (8002f38 <SystemInit+0x60>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a11      	ldr	r2, [pc, #68]	; (8002f38 <SystemInit+0x60>)
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <SystemInit+0x60>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002efe:	4b0e      	ldr	r3, [pc, #56]	; (8002f38 <SystemInit+0x60>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a0d      	ldr	r2, [pc, #52]	; (8002f38 <SystemInit+0x60>)
 8002f04:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002f08:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002f0c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <SystemInit+0x60>)
 8002f10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f14:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f16:	4b08      	ldr	r3, [pc, #32]	; (8002f38 <SystemInit+0x60>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a07      	ldr	r2, [pc, #28]	; (8002f38 <SystemInit+0x60>)
 8002f1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f20:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002f22:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <SystemInit+0x60>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
}
 8002f28:	bf00      	nop
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	e000ed00 	.word	0xe000ed00
 8002f38:	40021000 	.word	0x40021000

08002f3c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim2_ch2_ch4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b088      	sub	sp, #32
 8002f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f42:	f107 0314 	add.w	r3, r7, #20
 8002f46:	2200      	movs	r2, #0
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f4e:	1d3b      	adds	r3, r7, #4
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f5a:	4b26      	ldr	r3, [pc, #152]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f60:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f68:	4b22      	ldr	r3, [pc, #136]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59999999;
 8002f6e:	4b21      	ldr	r3, [pc, #132]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f70:	4a21      	ldr	r2, [pc, #132]	; (8002ff8 <MX_TIM2_Init+0xbc>)
 8002f72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f74:	4b1f      	ldr	r3, [pc, #124]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f7a:	4b1e      	ldr	r3, [pc, #120]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f7c:	2280      	movs	r2, #128	; 0x80
 8002f7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002f80:	481c      	ldr	r0, [pc, #112]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002f82:	f007 f97d 	bl	800a280 <HAL_TIM_IC_Init>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002f8c:	f7ff fd0a 	bl	80029a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f98:	f107 0314 	add.w	r3, r7, #20
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4815      	ldr	r0, [pc, #84]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002fa0:	f007 fe98 	bl	800acd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002faa:	f7ff fcfb 	bl	80029a4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	2204      	movs	r2, #4
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	480b      	ldr	r0, [pc, #44]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002fc6:	f007 fbf8 	bl	800a7ba <HAL_TIM_IC_ConfigChannel>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002fd0:	f7ff fce8 	bl	80029a4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002fd4:	1d3b      	adds	r3, r7, #4
 8002fd6:	220c      	movs	r2, #12
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4806      	ldr	r0, [pc, #24]	; (8002ff4 <MX_TIM2_Init+0xb8>)
 8002fdc:	f007 fbed 	bl	800a7ba <HAL_TIM_IC_ConfigChannel>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8002fe6:	f7ff fcdd 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fea:	bf00      	nop
 8002fec:	3720      	adds	r7, #32
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000728 	.word	0x20000728
 8002ff8:	039386ff 	.word	0x039386ff

08002ffc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08a      	sub	sp, #40	; 0x28
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003004:	f107 0314 	add.w	r3, r7, #20
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	609a      	str	r2, [r3, #8]
 8003010:	60da      	str	r2, [r3, #12]
 8003012:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800301c:	d17d      	bne.n	800311a <HAL_TIM_IC_MspInit+0x11e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800301e:	4b41      	ldr	r3, [pc, #260]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 8003020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003022:	4a40      	ldr	r2, [pc, #256]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	6593      	str	r3, [r2, #88]	; 0x58
 800302a:	4b3e      	ldr	r3, [pc, #248]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	613b      	str	r3, [r7, #16]
 8003034:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003036:	4b3b      	ldr	r3, [pc, #236]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 8003038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303a:	4a3a      	ldr	r2, [pc, #232]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003042:	4b38      	ldr	r3, [pc, #224]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 8003044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800304e:	4b35      	ldr	r3, [pc, #212]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 8003050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003052:	4a34      	ldr	r2, [pc, #208]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 8003054:	f043 0302 	orr.w	r3, r3, #2
 8003058:	64d3      	str	r3, [r2, #76]	; 0x4c
 800305a:	4b32      	ldr	r3, [pc, #200]	; (8003124 <HAL_TIM_IC_MspInit+0x128>)
 800305c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	60bb      	str	r3, [r7, #8]
 8003064:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = A2_DCF77_CAR_TIM2_CH4_Pin;
 8003066:	2308      	movs	r3, #8
 8003068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306a:	2302      	movs	r3, #2
 800306c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003076:	2301      	movs	r3, #1
 8003078:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(A2_DCF77_CAR_TIM2_CH4_GPIO_Port, &GPIO_InitStruct);
 800307a:	f107 0314 	add.w	r3, r7, #20
 800307e:	4619      	mov	r1, r3
 8003080:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003084:	f003 fd2e 	bl	8006ae4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D13_GPS_PPS_TIM2_CH2_Pin;
 8003088:	2308      	movs	r3, #8
 800308a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800308c:	2302      	movs	r3, #2
 800308e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003094:	2300      	movs	r3, #0
 8003096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003098:	2301      	movs	r3, #1
 800309a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(D13_GPS_PPS_TIM2_CH2_GPIO_Port, &GPIO_InitStruct);
 800309c:	f107 0314 	add.w	r3, r7, #20
 80030a0:	4619      	mov	r1, r3
 80030a2:	4821      	ldr	r0, [pc, #132]	; (8003128 <HAL_TIM_IC_MspInit+0x12c>)
 80030a4:	f003 fd1e 	bl	8006ae4 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 80030a8:	4b20      	ldr	r3, [pc, #128]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030aa:	4a21      	ldr	r2, [pc, #132]	; (8003130 <HAL_TIM_IC_MspInit+0x134>)
 80030ac:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 80030ae:	4b1f      	ldr	r3, [pc, #124]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030b0:	2204      	movs	r2, #4
 80030b2:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030b4:	4b1d      	ldr	r3, [pc, #116]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80030ba:	4b1c      	ldr	r3, [pc, #112]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030bc:	2200      	movs	r2, #0
 80030be:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80030c0:	4b1a      	ldr	r3, [pc, #104]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030c2:	2280      	movs	r2, #128	; 0x80
 80030c4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030c6:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030cc:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030ce:	4b17      	ldr	r3, [pc, #92]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80030d4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 80030d6:	4b15      	ldr	r3, [pc, #84]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030d8:	2220      	movs	r2, #32
 80030da:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80030dc:	4b13      	ldr	r3, [pc, #76]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030de:	2200      	movs	r2, #0
 80030e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 80030e2:	4812      	ldr	r0, [pc, #72]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030e4:	f003 fa7a 	bl	80065dc <HAL_DMA_Init>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_TIM_IC_MspInit+0xf6>
    {
      Error_Handler();
 80030ee:	f7ff fc59 	bl	80029a4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a0d      	ldr	r2, [pc, #52]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030f6:	629a      	str	r2, [r3, #40]	; 0x28
 80030f8:	4a0c      	ldr	r2, [pc, #48]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a0a      	ldr	r2, [pc, #40]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 8003102:	631a      	str	r2, [r3, #48]	; 0x30
 8003104:	4a09      	ldr	r2, [pc, #36]	; (800312c <HAL_TIM_IC_MspInit+0x130>)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800310a:	2200      	movs	r2, #0
 800310c:	2100      	movs	r1, #0
 800310e:	201c      	movs	r0, #28
 8003110:	f003 fa2c 	bl	800656c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003114:	201c      	movs	r0, #28
 8003116:	f003 fa45 	bl	80065a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800311a:	bf00      	nop
 800311c:	3728      	adds	r7, #40	; 0x28
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40021000 	.word	0x40021000
 8003128:	48000400 	.word	0x48000400
 800312c:	200006e0 	.word	0x200006e0
 8003130:	40020080 	.word	0x40020080

08003134 <HAL_TIM_IC_CaptureCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7f1b      	ldrb	r3, [r3, #28]
 8003140:	2b02      	cmp	r3, #2
 8003142:	d146      	bne.n	80031d2 <HAL_TIM_IC_CaptureCallback+0x9e>
		/* GPS 1PPS (1 kHz) pulse entered */
		uint32_t tim2_ch2_ts_now = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003144:	2104      	movs	r1, #4
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f007 fbcc 	bl	800a8e4 <HAL_TIM_ReadCapturedValue>
 800314c:	60f8      	str	r0, [r7, #12]

		if (tim2_ch2_ts_now < 60000UL) {
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8003154:	4293      	cmp	r3, r2
 8003156:	d83c      	bhi.n	80031d2 <HAL_TIM_IC_CaptureCallback+0x9e>
			int32_t diff = tim2_ch2_ts_now - tim2Ch2_ts[tim2Ch2_idx];
 8003158:	4b20      	ldr	r3, [pc, #128]	; (80031dc <HAL_TIM_IC_CaptureCallback+0xa8>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <HAL_TIM_IC_CaptureCallback+0xac>)
 8003160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	60bb      	str	r3, [r7, #8]

			/* Store accumulated difference */
			if (++timTicksEvt > 12) {
 800316a:	4b1e      	ldr	r3, [pc, #120]	; (80031e4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3301      	adds	r3, #1
 8003170:	4a1c      	ldr	r2, [pc, #112]	; (80031e4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	4b1b      	ldr	r3, [pc, #108]	; (80031e4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2b0c      	cmp	r3, #12
 800317a:	d905      	bls.n	8003188 <HAL_TIM_IC_CaptureCallback+0x54>
				timTicksDiff += diff;
 800317c:	4b1a      	ldr	r3, [pc, #104]	; (80031e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	4413      	add	r3, r2
 8003184:	4a18      	ldr	r2, [pc, #96]	; (80031e8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8003186:	6013      	str	r3, [r2, #0]
			}

			/* Calculate PPMs */
			tim2Ch2_pps = diff / 600.0f;
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	ee07 3a90 	vmov	s15, r3
 800318e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003192:	eddf 6a16 	vldr	s13, [pc, #88]	; 80031ec <HAL_TIM_IC_CaptureCallback+0xb8>
 8003196:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800319c:	edc3 7a00 	vstr	s15, [r3]

			/* Write back TimeStamp to 10 sec circle-buffer */
			tim2Ch2_ts[tim2Ch2_idx++] = tim2_ch2_ts_now;
 80031a0:	4b0e      	ldr	r3, [pc, #56]	; (80031dc <HAL_TIM_IC_CaptureCallback+0xa8>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	b2d1      	uxtb	r1, r2
 80031a8:	4a0c      	ldr	r2, [pc, #48]	; (80031dc <HAL_TIM_IC_CaptureCallback+0xa8>)
 80031aa:	7011      	strb	r1, [r2, #0]
 80031ac:	4619      	mov	r1, r3
 80031ae:	4a0c      	ldr	r2, [pc, #48]	; (80031e0 <HAL_TIM_IC_CaptureCallback+0xac>)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			tim2Ch2_idx %= 10;
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <HAL_TIM_IC_CaptureCallback+0xa8>)
 80031b8:	781a      	ldrb	r2, [r3, #0]
 80031ba:	4b0e      	ldr	r3, [pc, #56]	; (80031f4 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80031bc:	fba3 1302 	umull	r1, r3, r3, r2
 80031c0:	08d9      	lsrs	r1, r3, #3
 80031c2:	460b      	mov	r3, r1
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	4b03      	ldr	r3, [pc, #12]	; (80031dc <HAL_TIM_IC_CaptureCallback+0xa8>)
 80031d0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80031d2:	bf00      	nop
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	2000038c 	.word	0x2000038c
 80031e0:	20000390 	.word	0x20000390
 80031e4:	200003b8 	.word	0x200003b8
 80031e8:	200003bc 	.word	0x200003bc
 80031ec:	44160000 	.word	0x44160000
 80031f0:	200003c0 	.word	0x200003c0
 80031f4:	cccccccd 	.word	0xcccccccd

080031f8 <tim_start>:


void tim_start(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
	if(HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2) != HAL_OK) {
 80031fc:	2104      	movs	r1, #4
 80031fe:	4805      	ldr	r0, [pc, #20]	; (8003214 <tim_start+0x1c>)
 8003200:	f007 f896 	bl	800a330 <HAL_TIM_IC_Start_IT>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <tim_start+0x16>
		/* Starting Error */
		Error_Handler();
 800320a:	f7ff fbcb 	bl	80029a4 <Error_Handler>
	}
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000728 	.word	0x20000728

08003218 <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle: UART handle.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  gUart1TxReady = SET;
 8003220:	4b04      	ldr	r3, [pc, #16]	; (8003234 <HAL_UART_TxCpltCallback+0x1c>)
 8003222:	2201      	movs	r2, #1
 8003224:	701a      	strb	r2, [r3, #0]
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	200004c4 	.word	0x200004c4

08003238 <HAL_UART_RxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  gUart1RxReady = SET;
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <HAL_UART_RxCpltCallback+0x1c>)
 8003242:	2201      	movs	r2, #1
 8003244:	701a      	strb	r2, [r3, #0]
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	200004c5 	.word	0x200004c5

08003258 <HAL_UART_ErrorCallback>:
  * @brief  UART error callbacks
  * @param  UartHandle: UART handle
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
	 *	#define  HAL_UART_ERROR_FE               (0x00000004U)    !< Frame error
	 *	#define  HAL_UART_ERROR_ORE              (0x00000008U)    !< Overrun error
	 *	#define  HAL_UART_ERROR_DMA              (0x00000010U)    !< DMA transfer error
	 *	#define  HAL_UART_ERROR_RTO              (0x00000020U)    !< Receiver Timeout error
	 */
	__IO uint32_t err = UartHandle->ErrorCode;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003266:	60fb      	str	r3, [r7, #12]

	if (UartHandle == &huart1) {
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a1a      	ldr	r2, [pc, #104]	; (80032d4 <HAL_UART_ErrorCallback+0x7c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d127      	bne.n	80032c0 <HAL_UART_ErrorCallback+0x68>
		if (err & HAL_UART_ERROR_RTO) {
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f003 0320 	and.w	r3, r3, #32
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_UART_ErrorCallback+0x2a>
			/* Stop transfer */
			gUart1RxReady = SET;
 800327a:	4b17      	ldr	r3, [pc, #92]	; (80032d8 <HAL_UART_ErrorCallback+0x80>)
 800327c:	2201      	movs	r2, #1
 800327e:	701a      	strb	r2, [r3, #0]
		}
	}
	else if (UartHandle == &huart2) {
		Error_Handler();
	}
}
 8003280:	e024      	b.n	80032cc <HAL_UART_ErrorCallback+0x74>
				err & HAL_UART_ERROR_PE ||
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f003 0301 	and.w	r3, r3, #1
		else if (
 8003288:	2b00      	cmp	r3, #0
 800328a:	d109      	bne.n	80032a0 <HAL_UART_ErrorCallback+0x48>
				err & HAL_UART_ERROR_NE ||
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0302 	and.w	r3, r3, #2
				err & HAL_UART_ERROR_PE ||
 8003292:	2b00      	cmp	r3, #0
 8003294:	d104      	bne.n	80032a0 <HAL_UART_ErrorCallback+0x48>
				err & HAL_UART_ERROR_FE) {
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f003 0304 	and.w	r3, r3, #4
				err & HAL_UART_ERROR_NE ||
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_UART_ErrorCallback+0x50>
			gUart1RxReady = SET;
 80032a0:	4b0d      	ldr	r3, [pc, #52]	; (80032d8 <HAL_UART_ErrorCallback+0x80>)
 80032a2:	2201      	movs	r2, #1
 80032a4:	701a      	strb	r2, [r3, #0]
}
 80032a6:	e011      	b.n	80032cc <HAL_UART_ErrorCallback+0x74>
		else if (err & HAL_UART_ERROR_ORE) {
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_UART_ErrorCallback+0x62>
			gUart1RxReady = SET;
 80032b2:	4b09      	ldr	r3, [pc, #36]	; (80032d8 <HAL_UART_ErrorCallback+0x80>)
 80032b4:	2201      	movs	r2, #1
 80032b6:	701a      	strb	r2, [r3, #0]
}
 80032b8:	e008      	b.n	80032cc <HAL_UART_ErrorCallback+0x74>
			Error_Handler();
 80032ba:	f7ff fb73 	bl	80029a4 <Error_Handler>
}
 80032be:	e005      	b.n	80032cc <HAL_UART_ErrorCallback+0x74>
	else if (UartHandle == &huart2) {
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a06      	ldr	r2, [pc, #24]	; (80032dc <HAL_UART_ErrorCallback+0x84>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d101      	bne.n	80032cc <HAL_UART_ErrorCallback+0x74>
		Error_Handler();
 80032c8:	f7ff fb6c 	bl	80029a4 <Error_Handler>
}
 80032cc:	bf00      	nop
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	20000774 	.word	0x20000774
 80032d8:	200004c5 	.word	0x200004c5
 80032dc:	200007f8 	.word	0x200007f8

080032e0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80032e4:	4b14      	ldr	r3, [pc, #80]	; (8003338 <MX_USART1_UART_Init+0x58>)
 80032e6:	4a15      	ldr	r2, [pc, #84]	; (800333c <MX_USART1_UART_Init+0x5c>)
 80032e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80032ea:	4b13      	ldr	r3, [pc, #76]	; (8003338 <MX_USART1_UART_Init+0x58>)
 80032ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80032f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80032f2:	4b11      	ldr	r3, [pc, #68]	; (8003338 <MX_USART1_UART_Init+0x58>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80032f8:	4b0f      	ldr	r3, [pc, #60]	; (8003338 <MX_USART1_UART_Init+0x58>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80032fe:	4b0e      	ldr	r3, [pc, #56]	; (8003338 <MX_USART1_UART_Init+0x58>)
 8003300:	2200      	movs	r2, #0
 8003302:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003304:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <MX_USART1_UART_Init+0x58>)
 8003306:	220c      	movs	r2, #12
 8003308:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800330a:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <MX_USART1_UART_Init+0x58>)
 800330c:	2200      	movs	r2, #0
 800330e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003310:	4b09      	ldr	r3, [pc, #36]	; (8003338 <MX_USART1_UART_Init+0x58>)
 8003312:	2200      	movs	r2, #0
 8003314:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003316:	4b08      	ldr	r3, [pc, #32]	; (8003338 <MX_USART1_UART_Init+0x58>)
 8003318:	2200      	movs	r2, #0
 800331a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800331c:	4b06      	ldr	r3, [pc, #24]	; (8003338 <MX_USART1_UART_Init+0x58>)
 800331e:	2200      	movs	r2, #0
 8003320:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003322:	4805      	ldr	r0, [pc, #20]	; (8003338 <MX_USART1_UART_Init+0x58>)
 8003324:	f007 fd5a 	bl	800addc <HAL_UART_Init>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800332e:	f7ff fb39 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000774 	.word	0x20000774
 800333c:	40013800 	.word	0x40013800

08003340 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003344:	4b14      	ldr	r3, [pc, #80]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003346:	4a15      	ldr	r2, [pc, #84]	; (800339c <MX_USART2_UART_Init+0x5c>)
 8003348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800334a:	4b13      	ldr	r3, [pc, #76]	; (8003398 <MX_USART2_UART_Init+0x58>)
 800334c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003350:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003352:	4b11      	ldr	r3, [pc, #68]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003354:	2200      	movs	r2, #0
 8003356:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003358:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <MX_USART2_UART_Init+0x58>)
 800335a:	2200      	movs	r2, #0
 800335c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800335e:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003360:	2200      	movs	r2, #0
 8003362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003364:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003366:	220c      	movs	r2, #12
 8003368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800336a:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <MX_USART2_UART_Init+0x58>)
 800336c:	2200      	movs	r2, #0
 800336e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003370:	4b09      	ldr	r3, [pc, #36]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003372:	2200      	movs	r2, #0
 8003374:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003376:	4b08      	ldr	r3, [pc, #32]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003378:	2200      	movs	r2, #0
 800337a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <MX_USART2_UART_Init+0x58>)
 800337e:	2200      	movs	r2, #0
 8003380:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003382:	4805      	ldr	r0, [pc, #20]	; (8003398 <MX_USART2_UART_Init+0x58>)
 8003384:	f007 fd2a 	bl	800addc <HAL_UART_Init>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800338e:	f7ff fb09 	bl	80029a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	200007f8 	.word	0x200007f8
 800339c:	40004400 	.word	0x40004400

080033a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b0a0      	sub	sp, #128	; 0x80
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
 80033b2:	609a      	str	r2, [r3, #8]
 80033b4:	60da      	str	r2, [r3, #12]
 80033b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033b8:	f107 0318 	add.w	r3, r7, #24
 80033bc:	2254      	movs	r2, #84	; 0x54
 80033be:	2100      	movs	r1, #0
 80033c0:	4618      	mov	r0, r3
 80033c2:	f009 f821 	bl	800c408 <memset>
  if(uartHandle->Instance==USART1)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a54      	ldr	r2, [pc, #336]	; (800351c <HAL_UART_MspInit+0x17c>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d152      	bne.n	8003476 <HAL_UART_MspInit+0xd6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80033d0:	2301      	movs	r3, #1
 80033d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 80033d4:	2302      	movs	r3, #2
 80033d6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d8:	f107 0318 	add.w	r3, r7, #24
 80033dc:	4618      	mov	r0, r3
 80033de:	f006 f9ff 	bl	80097e0 <HAL_RCCEx_PeriphCLKConfig>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80033e8:	f7ff fadc 	bl	80029a4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033ec:	4b4c      	ldr	r3, [pc, #304]	; (8003520 <HAL_UART_MspInit+0x180>)
 80033ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033f0:	4a4b      	ldr	r2, [pc, #300]	; (8003520 <HAL_UART_MspInit+0x180>)
 80033f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033f6:	6613      	str	r3, [r2, #96]	; 0x60
 80033f8:	4b49      	ldr	r3, [pc, #292]	; (8003520 <HAL_UART_MspInit+0x180>)
 80033fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003404:	4b46      	ldr	r3, [pc, #280]	; (8003520 <HAL_UART_MspInit+0x180>)
 8003406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003408:	4a45      	ldr	r2, [pc, #276]	; (8003520 <HAL_UART_MspInit+0x180>)
 800340a:	f043 0301 	orr.w	r3, r3, #1
 800340e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003410:	4b43      	ldr	r3, [pc, #268]	; (8003520 <HAL_UART_MspInit+0x180>)
 8003412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	613b      	str	r3, [r7, #16]
 800341a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = D1_UBLOX_USART1_TX_Pin;
 800341c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003420:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003422:	2302      	movs	r3, #2
 8003424:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003426:	2300      	movs	r3, #0
 8003428:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342a:	2300      	movs	r3, #0
 800342c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800342e:	2307      	movs	r3, #7
 8003430:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(D1_UBLOX_USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8003432:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003436:	4619      	mov	r1, r3
 8003438:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800343c:	f003 fb52 	bl	8006ae4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D0_UBLOX_USART1_RX_Pin;
 8003440:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003444:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003446:	2302      	movs	r3, #2
 8003448:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800344a:	2301      	movs	r3, #1
 800344c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800344e:	2300      	movs	r3, #0
 8003450:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003452:	2307      	movs	r3, #7
 8003454:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(D0_UBLOX_USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8003456:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800345a:	4619      	mov	r1, r3
 800345c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003460:	f003 fb40 	bl	8006ae4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003464:	2200      	movs	r2, #0
 8003466:	2100      	movs	r1, #0
 8003468:	2025      	movs	r0, #37	; 0x25
 800346a:	f003 f87f 	bl	800656c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800346e:	2025      	movs	r0, #37	; 0x25
 8003470:	f003 f898 	bl	80065a4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003474:	e04d      	b.n	8003512 <HAL_UART_MspInit+0x172>
  else if(uartHandle->Instance==USART2)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a2a      	ldr	r2, [pc, #168]	; (8003524 <HAL_UART_MspInit+0x184>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d148      	bne.n	8003512 <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003480:	2302      	movs	r3, #2
 8003482:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8003484:	2308      	movs	r3, #8
 8003486:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003488:	f107 0318 	add.w	r3, r7, #24
 800348c:	4618      	mov	r0, r3
 800348e:	f006 f9a7 	bl	80097e0 <HAL_RCCEx_PeriphCLKConfig>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <HAL_UART_MspInit+0xfc>
      Error_Handler();
 8003498:	f7ff fa84 	bl	80029a4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800349c:	4b20      	ldr	r3, [pc, #128]	; (8003520 <HAL_UART_MspInit+0x180>)
 800349e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034a0:	4a1f      	ldr	r2, [pc, #124]	; (8003520 <HAL_UART_MspInit+0x180>)
 80034a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a6:	6593      	str	r3, [r2, #88]	; 0x58
 80034a8:	4b1d      	ldr	r3, [pc, #116]	; (8003520 <HAL_UART_MspInit+0x180>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b4:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <HAL_UART_MspInit+0x180>)
 80034b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034b8:	4a19      	ldr	r2, [pc, #100]	; (8003520 <HAL_UART_MspInit+0x180>)
 80034ba:	f043 0301 	orr.w	r3, r3, #1
 80034be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034c0:	4b17      	ldr	r3, [pc, #92]	; (8003520 <HAL_UART_MspInit+0x180>)
 80034c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NoA7_TERMINAL_USART2_TX_Pin;
 80034cc:	2304      	movs	r3, #4
 80034ce:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d0:	2302      	movs	r3, #2
 80034d2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80034d8:	2301      	movs	r3, #1
 80034da:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034dc:	2307      	movs	r3, #7
 80034de:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(NoA7_TERMINAL_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 80034e0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80034e4:	4619      	mov	r1, r3
 80034e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034ea:	f003 fafb 	bl	8006ae4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = NoJ1J2_TERMINAL_USART2_RX_Pin;
 80034ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034f2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f4:	2302      	movs	r3, #2
 80034f6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80034fc:	2301      	movs	r3, #1
 80034fe:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003500:	2303      	movs	r3, #3
 8003502:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(NoJ1J2_TERMINAL_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8003504:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003508:	4619      	mov	r1, r3
 800350a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800350e:	f003 fae9 	bl	8006ae4 <HAL_GPIO_Init>
}
 8003512:	bf00      	nop
 8003514:	3780      	adds	r7, #128	; 0x80
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40013800 	.word	0x40013800
 8003520:	40021000 	.word	0x40021000
 8003524:	40004400 	.word	0x40004400

08003528 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a13      	ldr	r2, [pc, #76]	; (8003584 <HAL_UART_MspDeInit+0x5c>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d10f      	bne.n	800355a <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800353a:	4b13      	ldr	r3, [pc, #76]	; (8003588 <HAL_UART_MspDeInit+0x60>)
 800353c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800353e:	4a12      	ldr	r2, [pc, #72]	; (8003588 <HAL_UART_MspDeInit+0x60>)
 8003540:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003544:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, D1_UBLOX_USART1_TX_Pin|D0_UBLOX_USART1_RX_Pin);
 8003546:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800354a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800354e:	f003 fc33 	bl	8006db8 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003552:	2025      	movs	r0, #37	; 0x25
 8003554:	f003 f834 	bl	80065c0 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8003558:	e010      	b.n	800357c <HAL_UART_MspDeInit+0x54>
  else if(uartHandle->Instance==USART2)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a0b      	ldr	r2, [pc, #44]	; (800358c <HAL_UART_MspDeInit+0x64>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d10b      	bne.n	800357c <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003564:	4b08      	ldr	r3, [pc, #32]	; (8003588 <HAL_UART_MspDeInit+0x60>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003568:	4a07      	ldr	r2, [pc, #28]	; (8003588 <HAL_UART_MspDeInit+0x60>)
 800356a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800356e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, NoA7_TERMINAL_USART2_TX_Pin|NoJ1J2_TERMINAL_USART2_RX_Pin);
 8003570:	f248 0104 	movw	r1, #32772	; 0x8004
 8003574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003578:	f003 fc1e 	bl	8006db8 <HAL_GPIO_DeInit>
}
 800357c:	bf00      	nop
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40013800 	.word	0x40013800
 8003588:	40021000 	.word	0x40021000
 800358c:	40004400 	.word	0x40004400

08003590 <MX_USART1_UART_Init_38400baud>:


/* EXTRA INITS */

void MX_USART1_UART_Init_38400baud(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8003594:	4b14      	ldr	r3, [pc, #80]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 8003596:	4a15      	ldr	r2, [pc, #84]	; (80035ec <MX_USART1_UART_Init_38400baud+0x5c>)
 8003598:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800359a:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 800359c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80035a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035a2:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035a8:	4b0f      	ldr	r3, [pc, #60]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035ae:	4b0e      	ldr	r3, [pc, #56]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035b4:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035b6:	220c      	movs	r2, #12
 80035b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035ba:	4b0b      	ldr	r3, [pc, #44]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035bc:	2200      	movs	r2, #0
 80035be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035c0:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035c6:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035cc:	4b06      	ldr	r3, [pc, #24]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035d2:	4805      	ldr	r0, [pc, #20]	; (80035e8 <MX_USART1_UART_Init_38400baud+0x58>)
 80035d4:	f007 fc02 	bl	800addc <HAL_UART_Init>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <MX_USART1_UART_Init_38400baud+0x52>
  {
    Error_Handler();
 80035de:	f7ff f9e1 	bl	80029a4 <Error_Handler>
  }

}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000774 	.word	0x20000774
 80035ec:	40013800 	.word	0x40013800

080035f0 <calcChecksumRFC1145>:


/* UBLOX COMMUNICATION */

void calcChecksumRFC1145(uint8_t* ubxMsg, uint8_t ubxSize)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	70fb      	strb	r3, [r7, #3]
	uint8_t ck_a = 0U, ck_b = 0U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	73fb      	strb	r3, [r7, #15]
 8003600:	2300      	movs	r3, #0
 8003602:	73bb      	strb	r3, [r7, #14]

	/* Forward to checking region */
	ubxMsg += 2;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3302      	adds	r3, #2
 8003608:	607b      	str	r3, [r7, #4]

	/* Calc checksums */
	for (int i = ubxSize - 4; i; --i) {
 800360a:	78fb      	ldrb	r3, [r7, #3]
 800360c:	3b04      	subs	r3, #4
 800360e:	60bb      	str	r3, [r7, #8]
 8003610:	e00d      	b.n	800362e <calcChecksumRFC1145+0x3e>
		ck_a = 0xffU & (ck_a + *(ubxMsg++));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	1c5a      	adds	r2, r3, #1
 8003616:	607a      	str	r2, [r7, #4]
 8003618:	781a      	ldrb	r2, [r3, #0]
 800361a:	7bfb      	ldrb	r3, [r7, #15]
 800361c:	4413      	add	r3, r2
 800361e:	73fb      	strb	r3, [r7, #15]
		ck_b = 0xffU & (ck_b + ck_a);
 8003620:	7bba      	ldrb	r2, [r7, #14]
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	4413      	add	r3, r2
 8003626:	73bb      	strb	r3, [r7, #14]
	for (int i = ubxSize - 4; i; --i) {
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	3b01      	subs	r3, #1
 800362c:	60bb      	str	r3, [r7, #8]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1ee      	bne.n	8003612 <calcChecksumRFC1145+0x22>
	}

	/* Fill in checksums */
	*(ubxMsg++) = ck_a;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	607a      	str	r2, [r7, #4]
 800363a:	7bfa      	ldrb	r2, [r7, #15]
 800363c:	701a      	strb	r2, [r3, #0]
	*ubxMsg 	= ck_b;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7bba      	ldrb	r2, [r7, #14]
 8003642:	701a      	strb	r2, [r3, #0]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <ubloxUartSpeedFast>:


void ubloxUartSpeedFast(void)
{
 8003650:	b5b0      	push	{r4, r5, r7, lr}
 8003652:	b0ae      	sub	sp, #184	; 0xb8
 8003654:	af00      	add	r7, sp, #0
	const uint32_t baudrate = 38400UL;
 8003656:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 800365a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	uint8_t cfg_Port1_Req[]		= {
 800365e:	4ab5      	ldr	r2, [pc, #724]	; (8003934 <ubloxUartSpeedFast+0x2e4>)
 8003660:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003664:	ca07      	ldmia	r2, {r0, r1, r2}
 8003666:	c303      	stmia	r3!, {r0, r1}
 8003668:	701a      	strb	r2, [r3, #0]
			0x06,	0x00,
			0x01,	0x00,
			0x01,
			0xff,	0xff
	};
	calcChecksumRFC1145(cfg_Port1_Req, sizeof(cfg_Port1_Req));
 800366a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800366e:	2109      	movs	r1, #9
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff ffbd 	bl	80035f0 <calcChecksumRFC1145>

	uint8_t cfg_Port1_Set[28] 	= { 0 };
 8003676:	2300      	movs	r3, #0
 8003678:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800367c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	609a      	str	r2, [r3, #8]
 8003688:	60da      	str	r2, [r3, #12]
 800368a:	611a      	str	r2, [r3, #16]
 800368c:	615a      	str	r2, [r3, #20]

	/* Preparation for little endian */
	uint8_t buf[4];
	buf[0] = (baudrate & 0x000000ffUL)      ;
 800368e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003692:	b2db      	uxtb	r3, r3
 8003694:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
	buf[1] = (baudrate & 0x0000ff00UL) >>  8;
 8003698:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800369c:	0a1b      	lsrs	r3, r3, #8
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
	buf[2] = (baudrate & 0x00ff0000UL) >> 16;
 80036a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80036a8:	0c1b      	lsrs	r3, r3, #16
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	buf[3] = (baudrate & 0xff000000UL) >> 24;
 80036b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80036b4:	0e1b      	lsrs	r3, r3, #24
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	int cnt = 3;
 80036bc:	2303      	movs	r3, #3
 80036be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (cnt) {
 80036c2:	e113      	b.n	80038ec <ubloxUartSpeedFast+0x29c>
#if defined(LOGGING)
		{
			uint8_t msg[] = "\r\n*** CFG-PORT: TX --> RX --> ";
 80036c4:	4b9c      	ldr	r3, [pc, #624]	; (8003938 <ubloxUartSpeedFast+0x2e8>)
 80036c6:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 80036ca:	461d      	mov	r5, r3
 80036cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036d0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80036d4:	c407      	stmia	r4!, {r0, r1, r2}
 80036d6:	8023      	strh	r3, [r4, #0]
 80036d8:	3402      	adds	r4, #2
 80036da:	0c1b      	lsrs	r3, r3, #16
 80036dc:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80036de:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80036e2:	2319      	movs	r3, #25
 80036e4:	221e      	movs	r2, #30
 80036e6:	4895      	ldr	r0, [pc, #596]	; (800393c <ubloxUartSpeedFast+0x2ec>)
 80036e8:	f007 fbff 	bl	800aeea <HAL_UART_Transmit>
		}
#endif

		/* Send CFG-PORT request */
		gUart1TxReady = RESET;
 80036ec:	4b94      	ldr	r3, [pc, #592]	; (8003940 <ubloxUartSpeedFast+0x2f0>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart1, cfg_Port1_Req, sizeof(cfg_Port1_Req));
 80036f2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80036f6:	2209      	movs	r2, #9
 80036f8:	4619      	mov	r1, r3
 80036fa:	4892      	ldr	r0, [pc, #584]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 80036fc:	f007 fc8a 	bl	800b014 <HAL_UART_Transmit_IT>
		while (gUart1TxReady != SET) {
 8003700:	bf00      	nop
 8003702:	4b8f      	ldr	r3, [pc, #572]	; (8003940 <ubloxUartSpeedFast+0x2f0>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b01      	cmp	r3, #1
 800370a:	d1fa      	bne.n	8003702 <ubloxUartSpeedFast+0xb2>
		}

		gUart1RxReady = RESET;
 800370c:	4b8e      	ldr	r3, [pc, #568]	; (8003948 <ubloxUartSpeedFast+0x2f8>)
 800370e:	2200      	movs	r2, #0
 8003710:	701a      	strb	r2, [r3, #0]
		HAL_UART_AbortReceive_IT(&huart1);
 8003712:	488c      	ldr	r0, [pc, #560]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 8003714:	f007 fd74 	bl	800b200 <HAL_UART_AbortReceive_IT>
		HAL_UART_EnableReceiverTimeout(&huart1);
 8003718:	488a      	ldr	r0, [pc, #552]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 800371a:	f008 f815 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
		HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 800371e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003722:	498a      	ldr	r1, [pc, #552]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003724:	4887      	ldr	r0, [pc, #540]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 8003726:	f007 fcd1 	bl	800b0cc <HAL_UART_Receive_IT>
		int i = 11;
 800372a:	230b      	movs	r3, #11
 800372c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		while (i && (gUart1RxReady != SET)) {
 8003730:	e007      	b.n	8003742 <ubloxUartSpeedFast+0xf2>
			HAL_Delay(100);
 8003732:	2064      	movs	r0, #100	; 0x64
 8003734:	f001 f9d8 	bl	8004ae8 <HAL_Delay>
			--i;
 8003738:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800373c:	3b01      	subs	r3, #1
 800373e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		while (i && (gUart1RxReady != SET)) {
 8003742:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d004      	beq.n	8003754 <ubloxUartSpeedFast+0x104>
 800374a:	4b7f      	ldr	r3, [pc, #508]	; (8003948 <ubloxUartSpeedFast+0x2f8>)
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	d1ee      	bne.n	8003732 <ubloxUartSpeedFast+0xe2>
		}

		if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003754:	4b7d      	ldr	r3, [pc, #500]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2bb5      	cmp	r3, #181	; 0xb5
 800375a:	f040 80bf 	bne.w	80038dc <ubloxUartSpeedFast+0x28c>
 800375e:	4b7b      	ldr	r3, [pc, #492]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003760:	785b      	ldrb	r3, [r3, #1]
 8003762:	2b62      	cmp	r3, #98	; 0x62
 8003764:	f040 80ba 	bne.w	80038dc <ubloxUartSpeedFast+0x28c>
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x00) &&
 8003768:	4b78      	ldr	r3, [pc, #480]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800376a:	789b      	ldrb	r3, [r3, #2]
		if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 800376c:	2b06      	cmp	r3, #6
 800376e:	f040 80b5 	bne.w	80038dc <ubloxUartSpeedFast+0x28c>
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x00) &&
 8003772:	4b76      	ldr	r3, [pc, #472]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003774:	78db      	ldrb	r3, [r3, #3]
 8003776:	2b00      	cmp	r3, #0
 8003778:	f040 80b0 	bne.w	80038dc <ubloxUartSpeedFast+0x28c>
				(ublox_Response[4] == 0x14) && (ublox_Response[5] == 0x00)) {
 800377c:	4b73      	ldr	r3, [pc, #460]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800377e:	791b      	ldrb	r3, [r3, #4]
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x00) &&
 8003780:	2b14      	cmp	r3, #20
 8003782:	f040 80ab 	bne.w	80038dc <ubloxUartSpeedFast+0x28c>
				(ublox_Response[4] == 0x14) && (ublox_Response[5] == 0x00)) {
 8003786:	4b71      	ldr	r3, [pc, #452]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003788:	795b      	ldrb	r3, [r3, #5]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f040 80a6 	bne.w	80038dc <ubloxUartSpeedFast+0x28c>

			for (int i = 0; i < sizeof(cfg_Port1_Set); ++i) {
 8003790:	2300      	movs	r3, #0
 8003792:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003796:	e010      	b.n	80037ba <ubloxUartSpeedFast+0x16a>
				cfg_Port1_Set[i] = ublox_Response[i];
 8003798:	4a6c      	ldr	r2, [pc, #432]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800379a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800379e:	4413      	add	r3, r2
 80037a0:	7819      	ldrb	r1, [r3, #0]
 80037a2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80037a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037aa:	4413      	add	r3, r2
 80037ac:	460a      	mov	r2, r1
 80037ae:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < sizeof(cfg_Port1_Set); ++i) {
 80037b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037b4:	3301      	adds	r3, #1
 80037b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80037ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037be:	2b1b      	cmp	r3, #27
 80037c0:	d9ea      	bls.n	8003798 <ubloxUartSpeedFast+0x148>
			}

			/* Set new baudrate */
			cfg_Port1_Set[6 +  8] = buf[0];
 80037c2:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80037c6:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
			cfg_Port1_Set[6 +  9] = buf[1];
 80037ca:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 80037ce:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			cfg_Port1_Set[6 + 10] = buf[2];
 80037d2:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 80037d6:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
			cfg_Port1_Set[6 + 11] = buf[3];
 80037da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80037de:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91

			/* Recalculate checksum */
			calcChecksumRFC1145(cfg_Port1_Set, sizeof(cfg_Port1_Set));
 80037e2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80037e6:	211c      	movs	r1, #28
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff ff01 	bl	80035f0 <calcChecksumRFC1145>

			/* Send CFG-PORT for COM1 */
			gUart1TxReady = RESET;
 80037ee:	4b54      	ldr	r3, [pc, #336]	; (8003940 <ubloxUartSpeedFast+0x2f0>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, cfg_Port1_Set, sizeof(cfg_Port1_Set));
 80037f4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80037f8:	221c      	movs	r2, #28
 80037fa:	4619      	mov	r1, r3
 80037fc:	4851      	ldr	r0, [pc, #324]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 80037fe:	f007 fc09 	bl	800b014 <HAL_UART_Transmit_IT>
			while (gUart1TxReady != SET) {
 8003802:	bf00      	nop
 8003804:	4b4e      	ldr	r3, [pc, #312]	; (8003940 <ubloxUartSpeedFast+0x2f0>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b01      	cmp	r3, #1
 800380c:	d1fa      	bne.n	8003804 <ubloxUartSpeedFast+0x1b4>
			}
			HAL_UART_AbortTransmit_IT(&huart1);
 800380e:	484d      	ldr	r0, [pc, #308]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 8003810:	f007 fca0 	bl	800b154 <HAL_UART_AbortTransmit_IT>

			/* Change baudrate */
			HAL_UART_DeInit(&huart1);
 8003814:	484b      	ldr	r0, [pc, #300]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 8003816:	f007 fb2f 	bl	800ae78 <HAL_UART_DeInit>
			MX_USART1_UART_Init_38400baud();
 800381a:	f7ff feb9 	bl	8003590 <MX_USART1_UART_Init_38400baud>

			/* Receive CFG-PORT status */
			gUart1RxReady = RESET;
 800381e:	4b4a      	ldr	r3, [pc, #296]	; (8003948 <ubloxUartSpeedFast+0x2f8>)
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
			HAL_UART_AbortReceive_IT(&huart1);
 8003824:	4847      	ldr	r0, [pc, #284]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 8003826:	f007 fceb 	bl	800b200 <HAL_UART_AbortReceive_IT>
			HAL_UART_EnableReceiverTimeout(&huart1);
 800382a:	4846      	ldr	r0, [pc, #280]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 800382c:	f007 ff8c 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
			HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 8003830:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003834:	4945      	ldr	r1, [pc, #276]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003836:	4843      	ldr	r0, [pc, #268]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 8003838:	f007 fc48 	bl	800b0cc <HAL_UART_Receive_IT>
			while (gUart1RxReady != SET) {
 800383c:	bf00      	nop
 800383e:	4b42      	ldr	r3, [pc, #264]	; (8003948 <ubloxUartSpeedFast+0x2f8>)
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b01      	cmp	r3, #1
 8003846:	d1fa      	bne.n	800383e <ubloxUartSpeedFast+0x1ee>
			}

			/* Check for CFG-TP5 ACK-ACK */
			if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003848:	4b40      	ldr	r3, [pc, #256]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2bb5      	cmp	r3, #181	; 0xb5
 800384e:	d130      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
 8003850:	4b3e      	ldr	r3, [pc, #248]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003852:	785b      	ldrb	r3, [r3, #1]
 8003854:	2b62      	cmp	r3, #98	; 0x62
 8003856:	d12c      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8003858:	4b3c      	ldr	r3, [pc, #240]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800385a:	789b      	ldrb	r3, [r3, #2]
			if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 800385c:	2b05      	cmp	r3, #5
 800385e:	d128      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8003860:	4b3a      	ldr	r3, [pc, #232]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003862:	78db      	ldrb	r3, [r3, #3]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d124      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 8003868:	4b38      	ldr	r3, [pc, #224]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800386a:	791b      	ldrb	r3, [r3, #4]
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 800386c:	2b02      	cmp	r3, #2
 800386e:	d120      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 8003870:	4b36      	ldr	r3, [pc, #216]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003872:	795b      	ldrb	r3, [r3, #5]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d11c      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
					(ublox_Response[6] == 0x06) && (ublox_Response[7] == 0x00)) {
 8003878:	4b34      	ldr	r3, [pc, #208]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 800387a:	799b      	ldrb	r3, [r3, #6]
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 800387c:	2b06      	cmp	r3, #6
 800387e:	d118      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
					(ublox_Response[6] == 0x06) && (ublox_Response[7] == 0x00)) {
 8003880:	4b32      	ldr	r3, [pc, #200]	; (800394c <ubloxUartSpeedFast+0x2fc>)
 8003882:	79db      	ldrb	r3, [r3, #7]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d114      	bne.n	80038b2 <ubloxUartSpeedFast+0x262>
				/* ACK-ACK for CFG-PORT received */
#if defined(LOGGING)
				{
					uint8_t msg[] = "ACK-ACK received --> done.\r\n";
 8003888:	4b31      	ldr	r3, [pc, #196]	; (8003950 <ubloxUartSpeedFast+0x300>)
 800388a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800388e:	461d      	mov	r5, r3
 8003890:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003892:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003894:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003898:	c407      	stmia	r4!, {r0, r1, r2}
 800389a:	7023      	strb	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800389c:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80038a0:	2319      	movs	r3, #25
 80038a2:	221c      	movs	r2, #28
 80038a4:	4825      	ldr	r0, [pc, #148]	; (800393c <ubloxUartSpeedFast+0x2ec>)
 80038a6:	f007 fb20 	bl	800aeea <HAL_UART_Transmit>
					HAL_Delay(100);
 80038aa:	2064      	movs	r0, #100	; 0x64
 80038ac:	f001 f91c 	bl	8004ae8 <HAL_Delay>
				{
 80038b0:	e03d      	b.n	800392e <ubloxUartSpeedFast+0x2de>
#endif
			}
			else {
#if defined(LOGGING)
				{
					uint8_t msg[] = "no ACK-ACK received --> silently drop and accept.\r\n";
 80038b2:	4b28      	ldr	r3, [pc, #160]	; (8003954 <ubloxUartSpeedFast+0x304>)
 80038b4:	1d3c      	adds	r4, r7, #4
 80038b6:	461d      	mov	r5, r3
 80038b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038c4:	682b      	ldr	r3, [r5, #0]
 80038c6:	6023      	str	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80038c8:	1d39      	adds	r1, r7, #4
 80038ca:	2319      	movs	r3, #25
 80038cc:	2233      	movs	r2, #51	; 0x33
 80038ce:	481b      	ldr	r0, [pc, #108]	; (800393c <ubloxUartSpeedFast+0x2ec>)
 80038d0:	f007 fb0b 	bl	800aeea <HAL_UART_Transmit>
					HAL_Delay(100);
 80038d4:	2064      	movs	r0, #100	; 0x64
 80038d6:	f001 f907 	bl	8004ae8 <HAL_Delay>
				}
#endif
			}
			return;
 80038da:	e028      	b.n	800392e <ubloxUartSpeedFast+0x2de>
		}
		else {
			/* Failure in transmissions */
			HAL_Delay(200);
 80038dc:	20c8      	movs	r0, #200	; 0xc8
 80038de:	f001 f903 	bl	8004ae8 <HAL_Delay>
			--cnt;
 80038e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038e6:	3b01      	subs	r3, #1
 80038e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (cnt) {
 80038ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f47f aee7 	bne.w	80036c4 <ubloxUartSpeedFast+0x74>
		}
	}  // while (cnt)

	/* Change baudrate */
	HAL_UART_DeInit(&huart1);
 80038f6:	4813      	ldr	r0, [pc, #76]	; (8003944 <ubloxUartSpeedFast+0x2f4>)
 80038f8:	f007 fabe 	bl	800ae78 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 80038fc:	f7ff fe48 	bl	8003590 <MX_USART1_UART_Init_38400baud>

#if defined(LOGGING)
	{
		uint8_t msg[] = "no result, already fast? Turning local bitrate up.\r\n";
 8003900:	4b15      	ldr	r3, [pc, #84]	; (8003958 <ubloxUartSpeedFast+0x308>)
 8003902:	1d3c      	adds	r4, r7, #4
 8003904:	461d      	mov	r5, r3
 8003906:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800390a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800390c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800390e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003912:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003916:	6020      	str	r0, [r4, #0]
 8003918:	3404      	adds	r4, #4
 800391a:	7021      	strb	r1, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800391c:	1d39      	adds	r1, r7, #4
 800391e:	2319      	movs	r3, #25
 8003920:	2234      	movs	r2, #52	; 0x34
 8003922:	4806      	ldr	r0, [pc, #24]	; (800393c <ubloxUartSpeedFast+0x2ec>)
 8003924:	f007 fae1 	bl	800aeea <HAL_UART_Transmit>
		HAL_Delay(100);
 8003928:	2064      	movs	r0, #100	; 0x64
 800392a:	f001 f8dd 	bl	8004ae8 <HAL_Delay>
	}
#endif
}
 800392e:	37b8      	adds	r7, #184	; 0xb8
 8003930:	46bd      	mov	sp, r7
 8003932:	bdb0      	pop	{r4, r5, r7, pc}
 8003934:	0800f548 	.word	0x0800f548
 8003938:	0800f554 	.word	0x0800f554
 800393c:	200007f8 	.word	0x200007f8
 8003940:	200004c4 	.word	0x200004c4
 8003944:	20000774 	.word	0x20000774
 8003948:	200004c5 	.word	0x200004c5
 800394c:	200003c4 	.word	0x200003c4
 8003950:	0800f574 	.word	0x0800f574
 8003954:	0800f594 	.word	0x0800f594
 8003958:	0800f5c8 	.word	0x0800f5c8

0800395c <ubloxSetFrequency>:

	HAL_UART_AbortReceive_IT(&huart1);
}

uint8_t ubloxSetFrequency(uint16_t frequency)
{
 800395c:	b5b0      	push	{r4, r5, r7, lr}
 800395e:	b0ac      	sub	sp, #176	; 0xb0
 8003960:	af00      	add	r7, sp, #0
 8003962:	4603      	mov	r3, r0
 8003964:	80fb      	strh	r3, [r7, #6]
	uint8_t cfg_tp5_Set[40] 	= { 0 };
 8003966:	2300      	movs	r3, #0
 8003968:	67fb      	str	r3, [r7, #124]	; 0x7c
 800396a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800396e:	2224      	movs	r2, #36	; 0x24
 8003970:	2100      	movs	r1, #0
 8003972:	4618      	mov	r0, r3
 8003974:	f008 fd48 	bl	800c408 <memset>
	uint8_t buf[4];

	/* Preparation for little endian */
	buf[0] = (frequency & 0x000000ffUL)      ;
 8003978:	88fb      	ldrh	r3, [r7, #6]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
	buf[1] = (frequency & 0x0000ff00UL) >>  8;
 8003980:	88fb      	ldrh	r3, [r7, #6]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	b29b      	uxth	r3, r3
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
	buf[2] = (frequency & 0x00ff0000UL) >> 16;
 800398c:	2300      	movs	r3, #0
 800398e:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
	buf[3] = (frequency & 0xff000000UL) >> 24;
 8003992:	2300      	movs	r3, #0
 8003994:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b

	/* Generate the configuration string for the TimePulse with given frequency */
	uint8_t cfg_tp5_Req[] 		= {
 8003998:	4ab4      	ldr	r2, [pc, #720]	; (8003c6c <ubloxSetFrequency+0x310>)
 800399a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800399e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039a2:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x06,	0x31,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(cfg_tp5_Req, sizeof(cfg_tp5_Req));
 80039a6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80039aa:	2108      	movs	r1, #8
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff fe1f 	bl	80035f0 <calcChecksumRFC1145>

	/* First get current CFG-TP5 settings for channel TIMEPULSE */
	uint8_t tryCtr = 3;
 80039b2:	2303      	movs	r3, #3
 80039b4:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	while (tryCtr) {
 80039b8:	e14e      	b.n	8003c58 <ubloxSetFrequency+0x2fc>
#if defined(LOGGING)
		{
			uint8_t msg[] = "\r\n*** ubloxSetFrequency() --> requesting TimePulse Parameters --> ";
 80039ba:	4aad      	ldr	r2, [pc, #692]	; (8003c70 <ubloxSetFrequency+0x314>)
 80039bc:	f107 030c 	add.w	r3, r7, #12
 80039c0:	4611      	mov	r1, r2
 80039c2:	2243      	movs	r2, #67	; 0x43
 80039c4:	4618      	mov	r0, r3
 80039c6:	f008 fd11 	bl	800c3ec <memcpy>
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80039ca:	f107 010c 	add.w	r1, r7, #12
 80039ce:	2319      	movs	r3, #25
 80039d0:	2242      	movs	r2, #66	; 0x42
 80039d2:	48a8      	ldr	r0, [pc, #672]	; (8003c74 <ubloxSetFrequency+0x318>)
 80039d4:	f007 fa89 	bl	800aeea <HAL_UART_Transmit>
			HAL_Delay(100);
 80039d8:	2064      	movs	r0, #100	; 0x64
 80039da:	f001 f885 	bl	8004ae8 <HAL_Delay>
		}
#endif

		/* Prepare for answer */
		gUart1RxReady = RESET;
 80039de:	4ba6      	ldr	r3, [pc, #664]	; (8003c78 <ubloxSetFrequency+0x31c>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	701a      	strb	r2, [r3, #0]
		HAL_UART_AbortReceive_IT(&huart1);
 80039e4:	48a5      	ldr	r0, [pc, #660]	; (8003c7c <ubloxSetFrequency+0x320>)
 80039e6:	f007 fc0b 	bl	800b200 <HAL_UART_AbortReceive_IT>
		HAL_UART_EnableReceiverTimeout(&huart1);
 80039ea:	48a4      	ldr	r0, [pc, #656]	; (8003c7c <ubloxSetFrequency+0x320>)
 80039ec:	f007 feac 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
		HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 80039f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039f4:	49a2      	ldr	r1, [pc, #648]	; (8003c80 <ubloxSetFrequency+0x324>)
 80039f6:	48a1      	ldr	r0, [pc, #644]	; (8003c7c <ubloxSetFrequency+0x320>)
 80039f8:	f007 fb68 	bl	800b0cc <HAL_UART_Receive_IT>

		/* Send CFG-TP5 request */
		gUart1TxReady = RESET;
 80039fc:	4ba1      	ldr	r3, [pc, #644]	; (8003c84 <ubloxSetFrequency+0x328>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	701a      	strb	r2, [r3, #0]
		//HAL_UART_AbortTransmit_IT(&huart1);
		HAL_UART_Transmit_IT(&huart1, cfg_tp5_Req, sizeof(cfg_tp5_Req));
 8003a02:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003a06:	2208      	movs	r2, #8
 8003a08:	4619      	mov	r1, r3
 8003a0a:	489c      	ldr	r0, [pc, #624]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003a0c:	f007 fb02 	bl	800b014 <HAL_UART_Transmit_IT>
		while (gUart1TxReady != SET) {
 8003a10:	bf00      	nop
 8003a12:	4b9c      	ldr	r3, [pc, #624]	; (8003c84 <ubloxSetFrequency+0x328>)
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d1fa      	bne.n	8003a12 <ubloxSetFrequency+0xb6>
		}

		/* Wait for the response */
		int i = 11;
 8003a1c:	230b      	movs	r3, #11
 8003a1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		while (i && (gUart1RxReady != SET)) {
 8003a22:	e007      	b.n	8003a34 <ubloxSetFrequency+0xd8>
			HAL_Delay(100);
 8003a24:	2064      	movs	r0, #100	; 0x64
 8003a26:	f001 f85f 	bl	8004ae8 <HAL_Delay>
			--i;
 8003a2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		while (i && (gUart1RxReady != SET)) {
 8003a34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d004      	beq.n	8003a46 <ubloxSetFrequency+0xea>
 8003a3c:	4b8e      	ldr	r3, [pc, #568]	; (8003c78 <ubloxSetFrequency+0x31c>)
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d1ee      	bne.n	8003a24 <ubloxSetFrequency+0xc8>
		}

#if defined(LOGGING)
		{
			uint8_t msg[] = "TX --> RX --> check ReqAnswer --> ";
 8003a46:	4b90      	ldr	r3, [pc, #576]	; (8003c88 <ubloxSetFrequency+0x32c>)
 8003a48:	f107 040c 	add.w	r4, r7, #12
 8003a4c:	461d      	mov	r5, r3
 8003a4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a56:	682b      	ldr	r3, [r5, #0]
 8003a58:	461a      	mov	r2, r3
 8003a5a:	8022      	strh	r2, [r4, #0]
 8003a5c:	3402      	adds	r4, #2
 8003a5e:	0c1b      	lsrs	r3, r3, #16
 8003a60:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8003a62:	f107 010c 	add.w	r1, r7, #12
 8003a66:	2319      	movs	r3, #25
 8003a68:	2222      	movs	r2, #34	; 0x22
 8003a6a:	4882      	ldr	r0, [pc, #520]	; (8003c74 <ubloxSetFrequency+0x318>)
 8003a6c:	f007 fa3d 	bl	800aeea <HAL_UART_Transmit>
			HAL_Delay(100);
 8003a70:	2064      	movs	r0, #100	; 0x64
 8003a72:	f001 f839 	bl	8004ae8 <HAL_Delay>
		}
#endif

		/* Response to our request? */
		if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003a76:	4b82      	ldr	r3, [pc, #520]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	2bb5      	cmp	r3, #181	; 0xb5
 8003a7c:	f040 80ca 	bne.w	8003c14 <ubloxSetFrequency+0x2b8>
 8003a80:	4b7f      	ldr	r3, [pc, #508]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003a82:	785b      	ldrb	r3, [r3, #1]
 8003a84:	2b62      	cmp	r3, #98	; 0x62
 8003a86:	f040 80c5 	bne.w	8003c14 <ubloxSetFrequency+0x2b8>
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x31)) {
 8003a8a:	4b7d      	ldr	r3, [pc, #500]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003a8c:	789b      	ldrb	r3, [r3, #2]
		if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003a8e:	2b06      	cmp	r3, #6
 8003a90:	f040 80c0 	bne.w	8003c14 <ubloxSetFrequency+0x2b8>
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x31)) {
 8003a94:	4b7a      	ldr	r3, [pc, #488]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003a96:	78db      	ldrb	r3, [r3, #3]
 8003a98:	2b31      	cmp	r3, #49	; 0x31
 8003a9a:	f040 80bb 	bne.w	8003c14 <ubloxSetFrequency+0x2b8>
			/* Copy template */
			for (int i = 0; i < sizeof(cfg_tp5_Set); ++i) {
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003aa4:	e010      	b.n	8003ac8 <ubloxSetFrequency+0x16c>
				cfg_tp5_Set[i] = ublox_Response[i];
 8003aa6:	4a76      	ldr	r2, [pc, #472]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003aa8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003aac:	4413      	add	r3, r2
 8003aae:	7819      	ldrb	r1, [r3, #0]
 8003ab0:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8003ab4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003ab8:	4413      	add	r3, r2
 8003aba:	460a      	mov	r2, r1
 8003abc:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < sizeof(cfg_tp5_Set); ++i) {
 8003abe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003ac8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003acc:	2b27      	cmp	r3, #39	; 0x27
 8003ace:	d9ea      	bls.n	8003aa6 <ubloxSetFrequency+0x14a>
			}

			/* Fill in Period Time for when not Locked */
			cfg_tp5_Set[6 +  8] = buf[0];
 8003ad0:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8003ad4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
			cfg_tp5_Set[6 +  9] = buf[1];
 8003ad8:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 8003adc:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			cfg_tp5_Set[6 + 10] = buf[2];
 8003ae0:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8003ae4:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			cfg_tp5_Set[6 + 11] = buf[3];
 8003ae8:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8003aec:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

			/* Fill in Period Time for when Locked */
			cfg_tp5_Set[6 + 12] = buf[0];
 8003af0:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8003af4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
			cfg_tp5_Set[6 + 13] = buf[1];
 8003af8:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 8003afc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			cfg_tp5_Set[6 + 14] = buf[2];
 8003b00:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8003b04:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
			cfg_tp5_Set[6 + 15] = buf[3];
 8003b08:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8003b0c:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91

			/* Fill in 50% ratio when not Locked */
			cfg_tp5_Set[6 + 16] = 0x00;
 8003b10:	2300      	movs	r3, #0
 8003b12:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92
			cfg_tp5_Set[6 + 17] = 0x00;
 8003b16:	2300      	movs	r3, #0
 8003b18:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
			cfg_tp5_Set[6 + 18] = 0x00;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			cfg_tp5_Set[6 + 19] = 0x80;
 8003b22:	2380      	movs	r3, #128	; 0x80
 8003b24:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95

			/* Fill in 50% ratio when Locked */
			cfg_tp5_Set[6 + 20] = 0x00;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			cfg_tp5_Set[6 + 21] = 0x00;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			cfg_tp5_Set[6 + 22] = 0x00;
 8003b34:	2300      	movs	r3, #0
 8003b36:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
			cfg_tp5_Set[6 + 23] = 0x80;
 8003b3a:	2380      	movs	r3, #128	; 0x80
 8003b3c:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
			/* bit 3: 1 = use fields as frequencies and not period times */
			/* bit 4: 0 = use pulse ratios instead of duration in microseconds */
			/* bit 5: 0 = frequencies not multiple of 1 sec so bit 'alignToTow' has to be cleared */
			/* bit 6: 1 = positive polarity */
			/* bit 7: 1 = timegrid is GPS (not UTC) */
			cfg_tp5_Set[6 + 28] = 0b11001111;
 8003b40:	23cf      	movs	r3, #207	; 0xcf
 8003b42:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e

			/* Recalculate checksum */
			calcChecksumRFC1145(cfg_tp5_Set, sizeof(cfg_tp5_Set));
 8003b46:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003b4a:	2128      	movs	r1, #40	; 0x28
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff fd4f 	bl	80035f0 <calcChecksumRFC1145>

			/* Send TimePule Parameters for new frequency */
			gUart1TxReady = RESET;
 8003b52:	4b4c      	ldr	r3, [pc, #304]	; (8003c84 <ubloxSetFrequency+0x328>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	701a      	strb	r2, [r3, #0]
			HAL_UART_AbortTransmit_IT(&huart1);
 8003b58:	4848      	ldr	r0, [pc, #288]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003b5a:	f007 fafb 	bl	800b154 <HAL_UART_AbortTransmit_IT>
			HAL_UART_Transmit_IT(&huart1, cfg_tp5_Set, sizeof(cfg_tp5_Set));
 8003b5e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003b62:	2228      	movs	r2, #40	; 0x28
 8003b64:	4619      	mov	r1, r3
 8003b66:	4845      	ldr	r0, [pc, #276]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003b68:	f007 fa54 	bl	800b014 <HAL_UART_Transmit_IT>
			while (gUart1TxReady != SET) {
 8003b6c:	bf00      	nop
 8003b6e:	4b45      	ldr	r3, [pc, #276]	; (8003c84 <ubloxSetFrequency+0x328>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d1fa      	bne.n	8003b6e <ubloxSetFrequency+0x212>
			}
			HAL_UART_AbortTransmit_IT(&huart1);
 8003b78:	4840      	ldr	r0, [pc, #256]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003b7a:	f007 faeb 	bl	800b154 <HAL_UART_AbortTransmit_IT>

			/* Receive CFG-TP5 status */
			gUart1RxReady = RESET;
 8003b7e:	4b3e      	ldr	r3, [pc, #248]	; (8003c78 <ubloxSetFrequency+0x31c>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	701a      	strb	r2, [r3, #0]
			HAL_UART_EnableReceiverTimeout(&huart1);
 8003b84:	483d      	ldr	r0, [pc, #244]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003b86:	f007 fddf 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
			HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 8003b8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b8e:	493c      	ldr	r1, [pc, #240]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003b90:	483a      	ldr	r0, [pc, #232]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003b92:	f007 fa9b 	bl	800b0cc <HAL_UART_Receive_IT>
			while (gUart1RxReady != SET) {
 8003b96:	bf00      	nop
 8003b98:	4b37      	ldr	r3, [pc, #220]	; (8003c78 <ubloxSetFrequency+0x31c>)
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d1fa      	bne.n	8003b98 <ubloxSetFrequency+0x23c>
			}
			HAL_UART_AbortReceive_IT(&huart1);
 8003ba2:	4836      	ldr	r0, [pc, #216]	; (8003c7c <ubloxSetFrequency+0x320>)
 8003ba4:	f007 fb2c 	bl	800b200 <HAL_UART_AbortReceive_IT>

			/* Check for CFG-TP5 ACK-ACK */
			if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003ba8:	4b35      	ldr	r3, [pc, #212]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2bb5      	cmp	r3, #181	; 0xb5
 8003bae:	d131      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
 8003bb0:	4b33      	ldr	r3, [pc, #204]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003bb2:	785b      	ldrb	r3, [r3, #1]
 8003bb4:	2b62      	cmp	r3, #98	; 0x62
 8003bb6:	d12d      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8003bb8:	4b31      	ldr	r3, [pc, #196]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003bba:	789b      	ldrb	r3, [r3, #2]
			if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003bbc:	2b05      	cmp	r3, #5
 8003bbe:	d129      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8003bc0:	4b2f      	ldr	r3, [pc, #188]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003bc2:	78db      	ldrb	r3, [r3, #3]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d125      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 8003bc8:	4b2d      	ldr	r3, [pc, #180]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003bca:	791b      	ldrb	r3, [r3, #4]
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d121      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 8003bd0:	4b2b      	ldr	r3, [pc, #172]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003bd2:	795b      	ldrb	r3, [r3, #5]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d11d      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
					(ublox_Response[6] == 0x06) && (ublox_Response[7] == 0x31)) {
 8003bd8:	4b29      	ldr	r3, [pc, #164]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003bda:	799b      	ldrb	r3, [r3, #6]
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 8003bdc:	2b06      	cmp	r3, #6
 8003bde:	d119      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
					(ublox_Response[6] == 0x06) && (ublox_Response[7] == 0x31)) {
 8003be0:	4b27      	ldr	r3, [pc, #156]	; (8003c80 <ubloxSetFrequency+0x324>)
 8003be2:	79db      	ldrb	r3, [r3, #7]
 8003be4:	2b31      	cmp	r3, #49	; 0x31
 8003be6:	d115      	bne.n	8003c14 <ubloxSetFrequency+0x2b8>
				/* ACK-ACK for CFG-TP5 received */
#if defined(LOGGING)
				{
					uint8_t msg[] = "ACK-ACK received --> done.\r\n";
 8003be8:	4b28      	ldr	r3, [pc, #160]	; (8003c8c <ubloxSetFrequency+0x330>)
 8003bea:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8003bee:	461d      	mov	r5, r3
 8003bf0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bf2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bf4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003bf8:	c407      	stmia	r4!, {r0, r1, r2}
 8003bfa:	7023      	strb	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8003bfc:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003c00:	2319      	movs	r3, #25
 8003c02:	221c      	movs	r2, #28
 8003c04:	481b      	ldr	r0, [pc, #108]	; (8003c74 <ubloxSetFrequency+0x318>)
 8003c06:	f007 f970 	bl	800aeea <HAL_UART_Transmit>
					HAL_Delay(100);
 8003c0a:	2064      	movs	r0, #100	; 0x64
 8003c0c:	f000 ff6c 	bl	8004ae8 <HAL_Delay>
				}
#endif
				return 0;
 8003c10:	2300      	movs	r3, #0
 8003c12:	e027      	b.n	8003c64 <ubloxSetFrequency+0x308>
			}
		}

#if defined(LOGGING)
		{
			uint8_t msg[] = "not relating ACK-ACK received, try again ...\r\n";
 8003c14:	4b1e      	ldr	r3, [pc, #120]	; (8003c90 <ubloxSetFrequency+0x334>)
 8003c16:	f107 040c 	add.w	r4, r7, #12
 8003c1a:	461d      	mov	r5, r3
 8003c1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c24:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003c28:	c407      	stmia	r4!, {r0, r1, r2}
 8003c2a:	8023      	strh	r3, [r4, #0]
 8003c2c:	3402      	adds	r4, #2
 8003c2e:	0c1b      	lsrs	r3, r3, #16
 8003c30:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8003c32:	f107 010c 	add.w	r1, r7, #12
 8003c36:	2319      	movs	r3, #25
 8003c38:	222e      	movs	r2, #46	; 0x2e
 8003c3a:	480e      	ldr	r0, [pc, #56]	; (8003c74 <ubloxSetFrequency+0x318>)
 8003c3c:	f007 f955 	bl	800aeea <HAL_UART_Transmit>
			HAL_Delay(100);
 8003c40:	2064      	movs	r0, #100	; 0x64
 8003c42:	f000 ff51 	bl	8004ae8 <HAL_Delay>
		}
#endif

		/* Next round to come ... */
		--tryCtr;
 8003c46:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
		HAL_Delay(1500);
 8003c50:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003c54:	f000 ff48 	bl	8004ae8 <HAL_Delay>
	while (tryCtr) {
 8003c58:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f47f aeac 	bne.w	80039ba <ubloxSetFrequency+0x5e>
	}

	return 1;
 8003c62:	2301      	movs	r3, #1
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	37b0      	adds	r7, #176	; 0xb0
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c6c:	0800f600 	.word	0x0800f600
 8003c70:	0800f608 	.word	0x0800f608
 8003c74:	200007f8 	.word	0x200007f8
 8003c78:	200004c5 	.word	0x200004c5
 8003c7c:	20000774 	.word	0x20000774
 8003c80:	200003c4 	.word	0x200003c4
 8003c84:	200004c4 	.word	0x200004c4
 8003c88:	0800f64c 	.word	0x0800f64c
 8003c8c:	0800f574 	.word	0x0800f574
 8003c90:	0800f670 	.word	0x0800f670

08003c94 <ubloxMsgsTurnOff>:

void ubloxMsgsTurnOff(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b0ac      	sub	sp, #176	; 0xb0
 8003c98:	af00      	add	r7, sp, #0
	uint8_t msg[] = "$PUBX,40,RMC,0,0,0,0,0,0*47\r\n" \
 8003c9a:	4a0e      	ldr	r2, [pc, #56]	; (8003cd4 <ubloxMsgsTurnOff+0x40>)
 8003c9c:	463b      	mov	r3, r7
 8003c9e:	4611      	mov	r1, r2
 8003ca0:	22af      	movs	r2, #175	; 0xaf
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f008 fba2 	bl	800c3ec <memcpy>
					"$PUBX,40,GSA,0,0,0,0,0,0*4E\r\n" \
					"$PUBX,40,GLL,0,0,0,0,0,0*5C\r\n" \
					"$PUBX,40,GSV,0,0,0,0,0,0*59\r\n";

	/* Turn off these messages */
	gUart1TxReady = RESET;
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <ubloxMsgsTurnOff+0x44>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, msg, sizeof(msg));
 8003cae:	463b      	mov	r3, r7
 8003cb0:	22af      	movs	r2, #175	; 0xaf
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4809      	ldr	r0, [pc, #36]	; (8003cdc <ubloxMsgsTurnOff+0x48>)
 8003cb6:	f007 f9ad 	bl	800b014 <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 8003cba:	bf00      	nop
 8003cbc:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <ubloxMsgsTurnOff+0x44>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d1fa      	bne.n	8003cbc <ubloxMsgsTurnOff+0x28>
	}
	HAL_UART_AbortTransmit_IT(&huart1);
 8003cc6:	4805      	ldr	r0, [pc, #20]	; (8003cdc <ubloxMsgsTurnOff+0x48>)
 8003cc8:	f007 fa44 	bl	800b154 <HAL_UART_AbortTransmit_IT>
}
 8003ccc:	bf00      	nop
 8003cce:	37b0      	adds	r7, #176	; 0xb0
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	0800f6a0 	.word	0x0800f6a0
 8003cd8:	200004c4 	.word	0x200004c4
 8003cdc:	20000774 	.word	0x20000774

08003ce0 <ublox_NavDop_get>:

void ublox_NavDop_get(UbloxNavDop_t* dop)
{
 8003ce0:	b5b0      	push	{r4, r5, r7, lr}
 8003ce2:	b0a8      	sub	sp, #160	; 0xa0
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	6078      	str	r0, [r7, #4]
	uint8_t nav_Dop_Req[] 		= {
 8003ce8:	4aaf      	ldr	r2, [pc, #700]	; (8003fa8 <ublox_NavDop_get+0x2c8>)
 8003cea:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003cee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003cf2:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x01,	0x04,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(nav_Dop_Req, sizeof(nav_Dop_Req));
 8003cf6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003cfa:	2108      	movs	r1, #8
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff fc77 	bl	80035f0 <calcChecksumRFC1145>

#if defined(LOGGING)
	{
		uint8_t msg[] = "\r\n\t*** NAV-DOP: TX --> RX --> ";
 8003d02:	4baa      	ldr	r3, [pc, #680]	; (8003fac <ublox_NavDop_get+0x2cc>)
 8003d04:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 8003d08:	461d      	mov	r5, r3
 8003d0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003d0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003d0e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003d12:	c407      	stmia	r4!, {r0, r1, r2}
 8003d14:	8023      	strh	r3, [r4, #0]
 8003d16:	3402      	adds	r4, #2
 8003d18:	0c1b      	lsrs	r3, r3, #16
 8003d1a:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8003d1c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8003d20:	2319      	movs	r3, #25
 8003d22:	221e      	movs	r2, #30
 8003d24:	48a2      	ldr	r0, [pc, #648]	; (8003fb0 <ublox_NavDop_get+0x2d0>)
 8003d26:	f007 f8e0 	bl	800aeea <HAL_UART_Transmit>
	}
#endif

	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 8003d2a:	48a2      	ldr	r0, [pc, #648]	; (8003fb4 <ublox_NavDop_get+0x2d4>)
 8003d2c:	f007 f8a4 	bl	800ae78 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 8003d30:	f7ff fc2e 	bl	8003590 <MX_USART1_UART_Init_38400baud>

	/* Send NAV-DOP request */
	gUart1TxReady = RESET;
 8003d34:	4ba0      	ldr	r3, [pc, #640]	; (8003fb8 <ublox_NavDop_get+0x2d8>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, nav_Dop_Req, sizeof(nav_Dop_Req));
 8003d3a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003d3e:	2208      	movs	r2, #8
 8003d40:	4619      	mov	r1, r3
 8003d42:	489c      	ldr	r0, [pc, #624]	; (8003fb4 <ublox_NavDop_get+0x2d4>)
 8003d44:	f007 f966 	bl	800b014 <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 8003d48:	bf00      	nop
 8003d4a:	4b9b      	ldr	r3, [pc, #620]	; (8003fb8 <ublox_NavDop_get+0x2d8>)
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d1fa      	bne.n	8003d4a <ublox_NavDop_get+0x6a>
	}
	//HAL_UART_AbortTransmit_IT(&huart1);

	gUart1RxReady = RESET;
 8003d54:	4b99      	ldr	r3, [pc, #612]	; (8003fbc <ublox_NavDop_get+0x2dc>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	701a      	strb	r2, [r3, #0]
	HAL_UART_EnableReceiverTimeout(&huart1);
 8003d5a:	4896      	ldr	r0, [pc, #600]	; (8003fb4 <ublox_NavDop_get+0x2d4>)
 8003d5c:	f007 fcf4 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
	HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 8003d60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d64:	4996      	ldr	r1, [pc, #600]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003d66:	4893      	ldr	r0, [pc, #588]	; (8003fb4 <ublox_NavDop_get+0x2d4>)
 8003d68:	f007 f9b0 	bl	800b0cc <HAL_UART_Receive_IT>
	while (gUart1RxReady != SET) {
 8003d6c:	bf00      	nop
 8003d6e:	4b93      	ldr	r3, [pc, #588]	; (8003fbc <ublox_NavDop_get+0x2dc>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d1fa      	bne.n	8003d6e <ublox_NavDop_get+0x8e>
	}
	//HAL_UART_AbortReceive_IT(&huart1);

	if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003d78:	4b91      	ldr	r3, [pc, #580]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2bb5      	cmp	r3, #181	; 0xb5
 8003d7e:	f040 81d9 	bne.w	8004134 <ublox_NavDop_get+0x454>
 8003d82:	4b8f      	ldr	r3, [pc, #572]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003d84:	785b      	ldrb	r3, [r3, #1]
 8003d86:	2b62      	cmp	r3, #98	; 0x62
 8003d88:	f040 81d4 	bne.w	8004134 <ublox_NavDop_get+0x454>
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x04) &&
 8003d8c:	4b8c      	ldr	r3, [pc, #560]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003d8e:	789b      	ldrb	r3, [r3, #2]
	if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	f040 81cf 	bne.w	8004134 <ublox_NavDop_get+0x454>
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x04) &&
 8003d96:	4b8a      	ldr	r3, [pc, #552]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003d98:	78db      	ldrb	r3, [r3, #3]
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	f040 81ca 	bne.w	8004134 <ublox_NavDop_get+0x454>
			(ublox_Response[4] == 0x12) && (ublox_Response[5] == 0x00)) {
 8003da0:	4b87      	ldr	r3, [pc, #540]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003da2:	791b      	ldrb	r3, [r3, #4]
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x04) &&
 8003da4:	2b12      	cmp	r3, #18
 8003da6:	f040 81c5 	bne.w	8004134 <ublox_NavDop_get+0x454>
			(ublox_Response[4] == 0x12) && (ublox_Response[5] == 0x00)) {
 8003daa:	4b85      	ldr	r3, [pc, #532]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003dac:	795b      	ldrb	r3, [r3, #5]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f040 81c0 	bne.w	8004134 <ublox_NavDop_get+0x454>
		dop->iTOW		= ublox_Response[6 +  0] | (ublox_Response[6 +  1] << 8) | (ublox_Response[6 +  2] << 16) | (ublox_Response[6 +  3] << 24);
 8003db4:	4b82      	ldr	r3, [pc, #520]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003db6:	799b      	ldrb	r3, [r3, #6]
 8003db8:	461a      	mov	r2, r3
 8003dba:	4b81      	ldr	r3, [pc, #516]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003dbc:	79db      	ldrb	r3, [r3, #7]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	4b7f      	ldr	r3, [pc, #508]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003dc4:	7a1b      	ldrb	r3, [r3, #8]
 8003dc6:	041b      	lsls	r3, r3, #16
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	4b7d      	ldr	r3, [pc, #500]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003dcc:	7a5b      	ldrb	r3, [r3, #9]
 8003dce:	061b      	lsls	r3, r3, #24
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	601a      	str	r2, [r3, #0]
		dop->gDOP		= ublox_Response[6 +  4] | (ublox_Response[6 +  5] << 8);
 8003dd8:	4b79      	ldr	r3, [pc, #484]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003dda:	7a9b      	ldrb	r3, [r3, #10]
 8003ddc:	b21a      	sxth	r2, r3
 8003dde:	4b78      	ldr	r3, [pc, #480]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003de0:	7adb      	ldrb	r3, [r3, #11]
 8003de2:	021b      	lsls	r3, r3, #8
 8003de4:	b21b      	sxth	r3, r3
 8003de6:	4313      	orrs	r3, r2
 8003de8:	b21b      	sxth	r3, r3
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	809a      	strh	r2, [r3, #4]
		dop->pDOP		= ublox_Response[6 +  6] | (ublox_Response[6 +  7] << 8);
 8003df0:	4b73      	ldr	r3, [pc, #460]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003df2:	7b1b      	ldrb	r3, [r3, #12]
 8003df4:	b21a      	sxth	r2, r3
 8003df6:	4b72      	ldr	r3, [pc, #456]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003df8:	7b5b      	ldrb	r3, [r3, #13]
 8003dfa:	021b      	lsls	r3, r3, #8
 8003dfc:	b21b      	sxth	r3, r3
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	b21b      	sxth	r3, r3
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	80da      	strh	r2, [r3, #6]
		dop->tDOP		= ublox_Response[6 +  8] | (ublox_Response[6 +  9] << 8);
 8003e08:	4b6d      	ldr	r3, [pc, #436]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e0a:	7b9b      	ldrb	r3, [r3, #14]
 8003e0c:	b21a      	sxth	r2, r3
 8003e0e:	4b6c      	ldr	r3, [pc, #432]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e10:	7bdb      	ldrb	r3, [r3, #15]
 8003e12:	021b      	lsls	r3, r3, #8
 8003e14:	b21b      	sxth	r3, r3
 8003e16:	4313      	orrs	r3, r2
 8003e18:	b21b      	sxth	r3, r3
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	811a      	strh	r2, [r3, #8]
		dop->vDOP		= ublox_Response[6 + 10] | (ublox_Response[6 + 11] << 8);
 8003e20:	4b67      	ldr	r3, [pc, #412]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e22:	7c1b      	ldrb	r3, [r3, #16]
 8003e24:	b21a      	sxth	r2, r3
 8003e26:	4b66      	ldr	r3, [pc, #408]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e28:	7c5b      	ldrb	r3, [r3, #17]
 8003e2a:	021b      	lsls	r3, r3, #8
 8003e2c:	b21b      	sxth	r3, r3
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	b21b      	sxth	r3, r3
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	815a      	strh	r2, [r3, #10]
		dop->hDOP		= ublox_Response[6 + 12] | (ublox_Response[6 + 13] << 8);
 8003e38:	4b61      	ldr	r3, [pc, #388]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e3a:	7c9b      	ldrb	r3, [r3, #18]
 8003e3c:	b21a      	sxth	r2, r3
 8003e3e:	4b60      	ldr	r3, [pc, #384]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e40:	7cdb      	ldrb	r3, [r3, #19]
 8003e42:	021b      	lsls	r3, r3, #8
 8003e44:	b21b      	sxth	r3, r3
 8003e46:	4313      	orrs	r3, r2
 8003e48:	b21b      	sxth	r3, r3
 8003e4a:	b29a      	uxth	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	819a      	strh	r2, [r3, #12]
		dop->nDOP		= ublox_Response[6 + 14] | (ublox_Response[6 + 15] << 8);
 8003e50:	4b5b      	ldr	r3, [pc, #364]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e52:	7d1b      	ldrb	r3, [r3, #20]
 8003e54:	b21a      	sxth	r2, r3
 8003e56:	4b5a      	ldr	r3, [pc, #360]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e58:	7d5b      	ldrb	r3, [r3, #21]
 8003e5a:	021b      	lsls	r3, r3, #8
 8003e5c:	b21b      	sxth	r3, r3
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	b21b      	sxth	r3, r3
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	81da      	strh	r2, [r3, #14]
		dop->eDOP		= ublox_Response[6 + 16] | (ublox_Response[6 + 17] << 8);
 8003e68:	4b55      	ldr	r3, [pc, #340]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e6a:	7d9b      	ldrb	r3, [r3, #22]
 8003e6c:	b21a      	sxth	r2, r3
 8003e6e:	4b54      	ldr	r3, [pc, #336]	; (8003fc0 <ublox_NavDop_get+0x2e0>)
 8003e70:	7ddb      	ldrb	r3, [r3, #23]
 8003e72:	021b      	lsls	r3, r3, #8
 8003e74:	b21b      	sxth	r3, r3
 8003e76:	4313      	orrs	r3, r2
 8003e78:	b21b      	sxth	r3, r3
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	821a      	strh	r2, [r3, #16]

#if defined(LOGGING)
		{
			uint8_t msg[] = "data OK:\r\n";
 8003e80:	4a50      	ldr	r2, [pc, #320]	; (8003fc4 <ublox_NavDop_get+0x2e4>)
 8003e82:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003e86:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e88:	c303      	stmia	r3!, {r0, r1}
 8003e8a:	801a      	strh	r2, [r3, #0]
 8003e8c:	3302      	adds	r3, #2
 8003e8e:	0c12      	lsrs	r2, r2, #16
 8003e90:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8003e92:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8003e96:	2319      	movs	r3, #25
 8003e98:	220a      	movs	r2, #10
 8003e9a:	4845      	ldr	r0, [pc, #276]	; (8003fb0 <ublox_NavDop_get+0x2d0>)
 8003e9c:	f007 f825 	bl	800aeea <HAL_UART_Transmit>

		{
			uint8_t msg[64];
			int len;

			len = snprintf(((char*) msg), sizeof(msg), "\t  * GPS Millisec Time of Week: %ld\r\n", dop->iTOW);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f107 0008 	add.w	r0, r7, #8
 8003ea8:	4a47      	ldr	r2, [pc, #284]	; (8003fc8 <ublox_NavDop_get+0x2e8>)
 8003eaa:	2140      	movs	r1, #64	; 0x40
 8003eac:	f008 ff1e 	bl	800ccec <sniprintf>
 8003eb0:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8003eb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	f107 0108 	add.w	r1, r7, #8
 8003ebe:	2319      	movs	r3, #25
 8003ec0:	483b      	ldr	r0, [pc, #236]	; (8003fb0 <ublox_NavDop_get+0x2d0>)
 8003ec2:	f007 f812 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Geometric  DOP: %d.%02d\r\n", (dop->gDOP / 100), (dop->gDOP % 100));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	889b      	ldrh	r3, [r3, #4]
 8003eca:	4a40      	ldr	r2, [pc, #256]	; (8003fcc <ublox_NavDop_get+0x2ec>)
 8003ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed0:	095b      	lsrs	r3, r3, #5
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	461c      	mov	r4, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	889b      	ldrh	r3, [r3, #4]
 8003eda:	4a3c      	ldr	r2, [pc, #240]	; (8003fcc <ublox_NavDop_get+0x2ec>)
 8003edc:	fba2 1203 	umull	r1, r2, r2, r3
 8003ee0:	0952      	lsrs	r2, r2, #5
 8003ee2:	2164      	movs	r1, #100	; 0x64
 8003ee4:	fb01 f202 	mul.w	r2, r1, r2
 8003ee8:	1a9b      	subs	r3, r3, r2
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	f107 0008 	add.w	r0, r7, #8
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	4623      	mov	r3, r4
 8003ef4:	4a36      	ldr	r2, [pc, #216]	; (8003fd0 <ublox_NavDop_get+0x2f0>)
 8003ef6:	2140      	movs	r1, #64	; 0x40
 8003ef8:	f008 fef8 	bl	800ccec <sniprintf>
 8003efc:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8003f00:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	f107 0108 	add.w	r1, r7, #8
 8003f0a:	2319      	movs	r3, #25
 8003f0c:	4828      	ldr	r0, [pc, #160]	; (8003fb0 <ublox_NavDop_get+0x2d0>)
 8003f0e:	f006 ffec 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Position   DOP: %d.%02d\r\n", (dop->pDOP / 100), (dop->pDOP % 100));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	88db      	ldrh	r3, [r3, #6]
 8003f16:	4a2d      	ldr	r2, [pc, #180]	; (8003fcc <ublox_NavDop_get+0x2ec>)
 8003f18:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1c:	095b      	lsrs	r3, r3, #5
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	461c      	mov	r4, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	88db      	ldrh	r3, [r3, #6]
 8003f26:	4a29      	ldr	r2, [pc, #164]	; (8003fcc <ublox_NavDop_get+0x2ec>)
 8003f28:	fba2 1203 	umull	r1, r2, r2, r3
 8003f2c:	0952      	lsrs	r2, r2, #5
 8003f2e:	2164      	movs	r1, #100	; 0x64
 8003f30:	fb01 f202 	mul.w	r2, r1, r2
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	f107 0008 	add.w	r0, r7, #8
 8003f3c:	9300      	str	r3, [sp, #0]
 8003f3e:	4623      	mov	r3, r4
 8003f40:	4a24      	ldr	r2, [pc, #144]	; (8003fd4 <ublox_NavDop_get+0x2f4>)
 8003f42:	2140      	movs	r1, #64	; 0x40
 8003f44:	f008 fed2 	bl	800ccec <sniprintf>
 8003f48:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8003f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	f107 0108 	add.w	r1, r7, #8
 8003f56:	2319      	movs	r3, #25
 8003f58:	4815      	ldr	r0, [pc, #84]	; (8003fb0 <ublox_NavDop_get+0x2d0>)
 8003f5a:	f006 ffc6 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Time       DOP: %d.%02d\r\n", (dop->tDOP / 100), (dop->tDOP % 100));
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	891b      	ldrh	r3, [r3, #8]
 8003f62:	4a1a      	ldr	r2, [pc, #104]	; (8003fcc <ublox_NavDop_get+0x2ec>)
 8003f64:	fba2 2303 	umull	r2, r3, r2, r3
 8003f68:	095b      	lsrs	r3, r3, #5
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	461c      	mov	r4, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	891b      	ldrh	r3, [r3, #8]
 8003f72:	4a16      	ldr	r2, [pc, #88]	; (8003fcc <ublox_NavDop_get+0x2ec>)
 8003f74:	fba2 1203 	umull	r1, r2, r2, r3
 8003f78:	0952      	lsrs	r2, r2, #5
 8003f7a:	2164      	movs	r1, #100	; 0x64
 8003f7c:	fb01 f202 	mul.w	r2, r1, r2
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	f107 0008 	add.w	r0, r7, #8
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	4623      	mov	r3, r4
 8003f8c:	4a12      	ldr	r2, [pc, #72]	; (8003fd8 <ublox_NavDop_get+0x2f8>)
 8003f8e:	2140      	movs	r1, #64	; 0x40
 8003f90:	f008 feac 	bl	800ccec <sniprintf>
 8003f94:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8003f98:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	f107 0108 	add.w	r1, r7, #8
 8003fa2:	2319      	movs	r3, #25
 8003fa4:	e01a      	b.n	8003fdc <ublox_NavDop_get+0x2fc>
 8003fa6:	bf00      	nop
 8003fa8:	0800f858 	.word	0x0800f858
 8003fac:	0800f860 	.word	0x0800f860
 8003fb0:	200007f8 	.word	0x200007f8
 8003fb4:	20000774 	.word	0x20000774
 8003fb8:	200004c4 	.word	0x200004c4
 8003fbc:	200004c5 	.word	0x200004c5
 8003fc0:	200003c4 	.word	0x200003c4
 8003fc4:	0800f880 	.word	0x0800f880
 8003fc8:	0800f750 	.word	0x0800f750
 8003fcc:	51eb851f 	.word	0x51eb851f
 8003fd0:	0800f778 	.word	0x0800f778
 8003fd4:	0800f798 	.word	0x0800f798
 8003fd8:	0800f7b8 	.word	0x0800f7b8
 8003fdc:	486b      	ldr	r0, [pc, #428]	; (800418c <ublox_NavDop_get+0x4ac>)
 8003fde:	f006 ff84 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Vertical   DOP: %d.%02d\r\n", (dop->vDOP / 100), (dop->vDOP % 100));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	895b      	ldrh	r3, [r3, #10]
 8003fe6:	4a6a      	ldr	r2, [pc, #424]	; (8004190 <ublox_NavDop_get+0x4b0>)
 8003fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fec:	095b      	lsrs	r3, r3, #5
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	461c      	mov	r4, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	895b      	ldrh	r3, [r3, #10]
 8003ff6:	4a66      	ldr	r2, [pc, #408]	; (8004190 <ublox_NavDop_get+0x4b0>)
 8003ff8:	fba2 1203 	umull	r1, r2, r2, r3
 8003ffc:	0952      	lsrs	r2, r2, #5
 8003ffe:	2164      	movs	r1, #100	; 0x64
 8004000:	fb01 f202 	mul.w	r2, r1, r2
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	b29b      	uxth	r3, r3
 8004008:	f107 0008 	add.w	r0, r7, #8
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	4623      	mov	r3, r4
 8004010:	4a60      	ldr	r2, [pc, #384]	; (8004194 <ublox_NavDop_get+0x4b4>)
 8004012:	2140      	movs	r1, #64	; 0x40
 8004014:	f008 fe6a 	bl	800ccec <sniprintf>
 8004018:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 800401c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004020:	b29a      	uxth	r2, r3
 8004022:	f107 0108 	add.w	r1, r7, #8
 8004026:	2319      	movs	r3, #25
 8004028:	4858      	ldr	r0, [pc, #352]	; (800418c <ublox_NavDop_get+0x4ac>)
 800402a:	f006 ff5e 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Horizontal DOP: %d.%02d\r\n", (dop->hDOP / 100), (dop->hDOP % 100));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	899b      	ldrh	r3, [r3, #12]
 8004032:	4a57      	ldr	r2, [pc, #348]	; (8004190 <ublox_NavDop_get+0x4b0>)
 8004034:	fba2 2303 	umull	r2, r3, r2, r3
 8004038:	095b      	lsrs	r3, r3, #5
 800403a:	b29b      	uxth	r3, r3
 800403c:	461c      	mov	r4, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	899b      	ldrh	r3, [r3, #12]
 8004042:	4a53      	ldr	r2, [pc, #332]	; (8004190 <ublox_NavDop_get+0x4b0>)
 8004044:	fba2 1203 	umull	r1, r2, r2, r3
 8004048:	0952      	lsrs	r2, r2, #5
 800404a:	2164      	movs	r1, #100	; 0x64
 800404c:	fb01 f202 	mul.w	r2, r1, r2
 8004050:	1a9b      	subs	r3, r3, r2
 8004052:	b29b      	uxth	r3, r3
 8004054:	f107 0008 	add.w	r0, r7, #8
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	4623      	mov	r3, r4
 800405c:	4a4e      	ldr	r2, [pc, #312]	; (8004198 <ublox_NavDop_get+0x4b8>)
 800405e:	2140      	movs	r1, #64	; 0x40
 8004060:	f008 fe44 	bl	800ccec <sniprintf>
 8004064:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8004068:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800406c:	b29a      	uxth	r2, r3
 800406e:	f107 0108 	add.w	r1, r7, #8
 8004072:	2319      	movs	r3, #25
 8004074:	4845      	ldr	r0, [pc, #276]	; (800418c <ublox_NavDop_get+0x4ac>)
 8004076:	f006 ff38 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Northing   DOP: %d.%02d\r\n", (dop->nDOP / 100), (dop->nDOP % 100));
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	89db      	ldrh	r3, [r3, #14]
 800407e:	4a44      	ldr	r2, [pc, #272]	; (8004190 <ublox_NavDop_get+0x4b0>)
 8004080:	fba2 2303 	umull	r2, r3, r2, r3
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	b29b      	uxth	r3, r3
 8004088:	461c      	mov	r4, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	89db      	ldrh	r3, [r3, #14]
 800408e:	4a40      	ldr	r2, [pc, #256]	; (8004190 <ublox_NavDop_get+0x4b0>)
 8004090:	fba2 1203 	umull	r1, r2, r2, r3
 8004094:	0952      	lsrs	r2, r2, #5
 8004096:	2164      	movs	r1, #100	; 0x64
 8004098:	fb01 f202 	mul.w	r2, r1, r2
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	b29b      	uxth	r3, r3
 80040a0:	f107 0008 	add.w	r0, r7, #8
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	4623      	mov	r3, r4
 80040a8:	4a3c      	ldr	r2, [pc, #240]	; (800419c <ublox_NavDop_get+0x4bc>)
 80040aa:	2140      	movs	r1, #64	; 0x40
 80040ac:	f008 fe1e 	bl	800ccec <sniprintf>
 80040b0:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80040b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80040b8:	b29a      	uxth	r2, r3
 80040ba:	f107 0108 	add.w	r1, r7, #8
 80040be:	2319      	movs	r3, #25
 80040c0:	4832      	ldr	r0, [pc, #200]	; (800418c <ublox_NavDop_get+0x4ac>)
 80040c2:	f006 ff12 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t  * Easting    DOP: %d.%02d\r\n", (dop->eDOP / 100), (dop->eDOP % 100));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	8a1b      	ldrh	r3, [r3, #16]
 80040ca:	4a31      	ldr	r2, [pc, #196]	; (8004190 <ublox_NavDop_get+0x4b0>)
 80040cc:	fba2 2303 	umull	r2, r3, r2, r3
 80040d0:	095b      	lsrs	r3, r3, #5
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	461c      	mov	r4, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	8a1b      	ldrh	r3, [r3, #16]
 80040da:	4a2d      	ldr	r2, [pc, #180]	; (8004190 <ublox_NavDop_get+0x4b0>)
 80040dc:	fba2 1203 	umull	r1, r2, r2, r3
 80040e0:	0952      	lsrs	r2, r2, #5
 80040e2:	2164      	movs	r1, #100	; 0x64
 80040e4:	fb01 f202 	mul.w	r2, r1, r2
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	f107 0008 	add.w	r0, r7, #8
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	4623      	mov	r3, r4
 80040f4:	4a2a      	ldr	r2, [pc, #168]	; (80041a0 <ublox_NavDop_get+0x4c0>)
 80040f6:	2140      	movs	r1, #64	; 0x40
 80040f8:	f008 fdf8 	bl	800ccec <sniprintf>
 80040fc:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
			HAL_UART_Transmit(&huart2, msg, len, 25);
 8004100:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004104:	b29a      	uxth	r2, r3
 8004106:	f107 0108 	add.w	r1, r7, #8
 800410a:	2319      	movs	r3, #25
 800410c:	481f      	ldr	r0, [pc, #124]	; (800418c <ublox_NavDop_get+0x4ac>)
 800410e:	f006 feec 	bl	800aeea <HAL_UART_Transmit>
		}

		{
			uint8_t msg[] = "\r\n";
 8004112:	4a24      	ldr	r2, [pc, #144]	; (80041a4 <ublox_NavDop_get+0x4c4>)
 8004114:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004118:	6812      	ldr	r2, [r2, #0]
 800411a:	4611      	mov	r1, r2
 800411c:	8019      	strh	r1, [r3, #0]
 800411e:	3302      	adds	r3, #2
 8004120:	0c12      	lsrs	r2, r2, #16
 8004122:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004124:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8004128:	2319      	movs	r3, #25
 800412a:	2202      	movs	r2, #2
 800412c:	4817      	ldr	r0, [pc, #92]	; (800418c <ublox_NavDop_get+0x4ac>)
 800412e:	f006 fedc 	bl	800aeea <HAL_UART_Transmit>
		{
 8004132:	e027      	b.n	8004184 <ublox_NavDop_get+0x4a4>
		}
#endif
	}
	else {
		dop->iTOW		= 0UL;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	601a      	str	r2, [r3, #0]
		dop->gDOP		= 0U;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	809a      	strh	r2, [r3, #4]
		dop->pDOP		= 0U;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	80da      	strh	r2, [r3, #6]
		dop->tDOP		= 0U;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	811a      	strh	r2, [r3, #8]
		dop->vDOP		= 0U;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	815a      	strh	r2, [r3, #10]
		dop->hDOP		= 0U;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	819a      	strh	r2, [r3, #12]
		dop->nDOP		= 0U;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	81da      	strh	r2, [r3, #14]
		dop->eDOP		= 0U;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	821a      	strh	r2, [r3, #16]

#if defined(LOGGING)
		{
			uint8_t msg[] = "data FAILED!\r\n\r\n";
 8004164:	4b10      	ldr	r3, [pc, #64]	; (80041a8 <ublox_NavDop_get+0x4c8>)
 8004166:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800416a:	461d      	mov	r5, r3
 800416c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800416e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004170:	682b      	ldr	r3, [r5, #0]
 8004172:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004174:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004178:	2319      	movs	r3, #25
 800417a:	2210      	movs	r2, #16
 800417c:	4803      	ldr	r0, [pc, #12]	; (800418c <ublox_NavDop_get+0x4ac>)
 800417e:	f006 feb4 	bl	800aeea <HAL_UART_Transmit>
		}
#endif
	}
}
 8004182:	bf00      	nop
 8004184:	bf00      	nop
 8004186:	3798      	adds	r7, #152	; 0x98
 8004188:	46bd      	mov	sp, r7
 800418a:	bdb0      	pop	{r4, r5, r7, pc}
 800418c:	200007f8 	.word	0x200007f8
 8004190:	51eb851f 	.word	0x51eb851f
 8004194:	0800f7d8 	.word	0x0800f7d8
 8004198:	0800f7f8 	.word	0x0800f7f8
 800419c:	0800f818 	.word	0x0800f818
 80041a0:	0800f838 	.word	0x0800f838
 80041a4:	0800f88c 	.word	0x0800f88c
 80041a8:	0800f890 	.word	0x0800f890

080041ac <ublox_NavClock_get>:

void ublox_NavClock_get(UbloxNavClock_t* ubloxNavClock)
{
 80041ac:	b5b0      	push	{r4, r5, r7, lr}
 80041ae:	b09e      	sub	sp, #120	; 0x78
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
	uint8_t nav_Clock_Req[] 		= {
 80041b4:	4aa9      	ldr	r2, [pc, #676]	; (800445c <ublox_NavClock_get+0x2b0>)
 80041b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80041ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041be:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x01,	0x22,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(nav_Clock_Req, sizeof(nav_Clock_Req));
 80041c2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80041c6:	2108      	movs	r1, #8
 80041c8:	4618      	mov	r0, r3
 80041ca:	f7ff fa11 	bl	80035f0 <calcChecksumRFC1145>

#if defined(LOGGING)
	{
		uint8_t msg[] = "\r\n\t\t*** NAV-CLOCK: TX --> RX --> ";
 80041ce:	4ba4      	ldr	r3, [pc, #656]	; (8004460 <ublox_NavClock_get+0x2b4>)
 80041d0:	f107 0408 	add.w	r4, r7, #8
 80041d4:	461d      	mov	r5, r3
 80041d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80041d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80041da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80041dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80041de:	682b      	ldr	r3, [r5, #0]
 80041e0:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80041e2:	f107 0108 	add.w	r1, r7, #8
 80041e6:	2319      	movs	r3, #25
 80041e8:	2221      	movs	r2, #33	; 0x21
 80041ea:	489e      	ldr	r0, [pc, #632]	; (8004464 <ublox_NavClock_get+0x2b8>)
 80041ec:	f006 fe7d 	bl	800aeea <HAL_UART_Transmit>
	}
#endif

	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 80041f0:	489d      	ldr	r0, [pc, #628]	; (8004468 <ublox_NavClock_get+0x2bc>)
 80041f2:	f006 fe41 	bl	800ae78 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 80041f6:	f7ff f9cb 	bl	8003590 <MX_USART1_UART_Init_38400baud>

	/* Send NAV-CLOCK request */
	gUart1TxReady = RESET;
 80041fa:	4b9c      	ldr	r3, [pc, #624]	; (800446c <ublox_NavClock_get+0x2c0>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, nav_Clock_Req, sizeof(nav_Clock_Req));
 8004200:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004204:	2208      	movs	r2, #8
 8004206:	4619      	mov	r1, r3
 8004208:	4897      	ldr	r0, [pc, #604]	; (8004468 <ublox_NavClock_get+0x2bc>)
 800420a:	f006 ff03 	bl	800b014 <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 800420e:	bf00      	nop
 8004210:	4b96      	ldr	r3, [pc, #600]	; (800446c <ublox_NavClock_get+0x2c0>)
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b01      	cmp	r3, #1
 8004218:	d1fa      	bne.n	8004210 <ublox_NavClock_get+0x64>
	}
	//HAL_UART_AbortTransmit_IT(&huart1);

	gUart1RxReady = RESET;
 800421a:	4b95      	ldr	r3, [pc, #596]	; (8004470 <ublox_NavClock_get+0x2c4>)
 800421c:	2200      	movs	r2, #0
 800421e:	701a      	strb	r2, [r3, #0]
	HAL_UART_EnableReceiverTimeout(&huart1);
 8004220:	4891      	ldr	r0, [pc, #580]	; (8004468 <ublox_NavClock_get+0x2bc>)
 8004222:	f007 fa91 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
	HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 8004226:	f44f 7280 	mov.w	r2, #256	; 0x100
 800422a:	4992      	ldr	r1, [pc, #584]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800422c:	488e      	ldr	r0, [pc, #568]	; (8004468 <ublox_NavClock_get+0x2bc>)
 800422e:	f006 ff4d 	bl	800b0cc <HAL_UART_Receive_IT>
	while (gUart1RxReady != SET) {
 8004232:	bf00      	nop
 8004234:	4b8e      	ldr	r3, [pc, #568]	; (8004470 <ublox_NavClock_get+0x2c4>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	d1fa      	bne.n	8004234 <ublox_NavClock_get+0x88>
	}
	//HAL_UART_AbortReceive_IT(&huart1);

	if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 800423e:	4b8d      	ldr	r3, [pc, #564]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	2bb5      	cmp	r3, #181	; 0xb5
 8004244:	f040 80e7 	bne.w	8004416 <ublox_NavClock_get+0x26a>
 8004248:	4b8a      	ldr	r3, [pc, #552]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800424a:	785b      	ldrb	r3, [r3, #1]
 800424c:	2b62      	cmp	r3, #98	; 0x62
 800424e:	f040 80e2 	bne.w	8004416 <ublox_NavClock_get+0x26a>
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x22) &&
 8004252:	4b88      	ldr	r3, [pc, #544]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004254:	789b      	ldrb	r3, [r3, #2]
	if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8004256:	2b01      	cmp	r3, #1
 8004258:	f040 80dd 	bne.w	8004416 <ublox_NavClock_get+0x26a>
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x22) &&
 800425c:	4b85      	ldr	r3, [pc, #532]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800425e:	78db      	ldrb	r3, [r3, #3]
 8004260:	2b22      	cmp	r3, #34	; 0x22
 8004262:	f040 80d8 	bne.w	8004416 <ublox_NavClock_get+0x26a>
			(ublox_Response[4] == 0x14) && (ublox_Response[5] == 0x00)) {
 8004266:	4b83      	ldr	r3, [pc, #524]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004268:	791b      	ldrb	r3, [r3, #4]
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x22) &&
 800426a:	2b14      	cmp	r3, #20
 800426c:	f040 80d3 	bne.w	8004416 <ublox_NavClock_get+0x26a>
			(ublox_Response[4] == 0x14) && (ublox_Response[5] == 0x00)) {
 8004270:	4b80      	ldr	r3, [pc, #512]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004272:	795b      	ldrb	r3, [r3, #5]
 8004274:	2b00      	cmp	r3, #0
 8004276:	f040 80ce 	bne.w	8004416 <ublox_NavClock_get+0x26a>
		ubloxNavClock->iTOW	=            ublox_Response[6 +  0] | (ublox_Response[6 +  1] << 8) | (ublox_Response[6 +  2] << 16) | (ublox_Response[6 +  3] << 24);
 800427a:	4b7e      	ldr	r3, [pc, #504]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800427c:	799b      	ldrb	r3, [r3, #6]
 800427e:	461a      	mov	r2, r3
 8004280:	4b7c      	ldr	r3, [pc, #496]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004282:	79db      	ldrb	r3, [r3, #7]
 8004284:	021b      	lsls	r3, r3, #8
 8004286:	431a      	orrs	r2, r3
 8004288:	4b7a      	ldr	r3, [pc, #488]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800428a:	7a1b      	ldrb	r3, [r3, #8]
 800428c:	041b      	lsls	r3, r3, #16
 800428e:	431a      	orrs	r2, r3
 8004290:	4b78      	ldr	r3, [pc, #480]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004292:	7a5b      	ldrb	r3, [r3, #9]
 8004294:	061b      	lsls	r3, r3, #24
 8004296:	4313      	orrs	r3, r2
 8004298:	461a      	mov	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	601a      	str	r2, [r3, #0]
		ubloxNavClock->clkB	= (int32_t) (ublox_Response[6 +  4] | (ublox_Response[6 +  5] << 8) | (ublox_Response[6 +  6] << 16) | (ublox_Response[6 +  7] << 24));
 800429e:	4b75      	ldr	r3, [pc, #468]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042a0:	7a9b      	ldrb	r3, [r3, #10]
 80042a2:	461a      	mov	r2, r3
 80042a4:	4b73      	ldr	r3, [pc, #460]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042a6:	7adb      	ldrb	r3, [r3, #11]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	431a      	orrs	r2, r3
 80042ac:	4b71      	ldr	r3, [pc, #452]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042ae:	7b1b      	ldrb	r3, [r3, #12]
 80042b0:	041b      	lsls	r3, r3, #16
 80042b2:	431a      	orrs	r2, r3
 80042b4:	4b6f      	ldr	r3, [pc, #444]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042b6:	7b5b      	ldrb	r3, [r3, #13]
 80042b8:	061b      	lsls	r3, r3, #24
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	605a      	str	r2, [r3, #4]
		ubloxNavClock->clkD	= (int32_t) (ublox_Response[6 +  8] | (ublox_Response[6 +  9] << 8) | (ublox_Response[6 + 10] << 16) | (ublox_Response[6 + 11] << 24));
 80042c0:	4b6c      	ldr	r3, [pc, #432]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042c2:	7b9b      	ldrb	r3, [r3, #14]
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b6b      	ldr	r3, [pc, #428]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042c8:	7bdb      	ldrb	r3, [r3, #15]
 80042ca:	021b      	lsls	r3, r3, #8
 80042cc:	431a      	orrs	r2, r3
 80042ce:	4b69      	ldr	r3, [pc, #420]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042d0:	7c1b      	ldrb	r3, [r3, #16]
 80042d2:	041b      	lsls	r3, r3, #16
 80042d4:	431a      	orrs	r2, r3
 80042d6:	4b67      	ldr	r3, [pc, #412]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042d8:	7c5b      	ldrb	r3, [r3, #17]
 80042da:	061b      	lsls	r3, r3, #24
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	609a      	str	r2, [r3, #8]
		ubloxNavClock->tAcc	=            ublox_Response[6 + 12] | (ublox_Response[6 + 13] << 8) | (ublox_Response[6 + 14] << 16) | (ublox_Response[6 + 15] << 24);
 80042e2:	4b64      	ldr	r3, [pc, #400]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042e4:	7c9b      	ldrb	r3, [r3, #18]
 80042e6:	461a      	mov	r2, r3
 80042e8:	4b62      	ldr	r3, [pc, #392]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042ea:	7cdb      	ldrb	r3, [r3, #19]
 80042ec:	021b      	lsls	r3, r3, #8
 80042ee:	431a      	orrs	r2, r3
 80042f0:	4b60      	ldr	r3, [pc, #384]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042f2:	7d1b      	ldrb	r3, [r3, #20]
 80042f4:	041b      	lsls	r3, r3, #16
 80042f6:	431a      	orrs	r2, r3
 80042f8:	4b5e      	ldr	r3, [pc, #376]	; (8004474 <ublox_NavClock_get+0x2c8>)
 80042fa:	7d5b      	ldrb	r3, [r3, #21]
 80042fc:	061b      	lsls	r3, r3, #24
 80042fe:	4313      	orrs	r3, r2
 8004300:	461a      	mov	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	60da      	str	r2, [r3, #12]
		ubloxNavClock->fAcc	=            ublox_Response[6 + 16] | (ublox_Response[6 + 17] << 8) | (ublox_Response[6 + 18] << 16) | (ublox_Response[6 + 19] << 24);
 8004306:	4b5b      	ldr	r3, [pc, #364]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004308:	7d9b      	ldrb	r3, [r3, #22]
 800430a:	461a      	mov	r2, r3
 800430c:	4b59      	ldr	r3, [pc, #356]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800430e:	7ddb      	ldrb	r3, [r3, #23]
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	431a      	orrs	r2, r3
 8004314:	4b57      	ldr	r3, [pc, #348]	; (8004474 <ublox_NavClock_get+0x2c8>)
 8004316:	7e1b      	ldrb	r3, [r3, #24]
 8004318:	041b      	lsls	r3, r3, #16
 800431a:	431a      	orrs	r2, r3
 800431c:	4b55      	ldr	r3, [pc, #340]	; (8004474 <ublox_NavClock_get+0x2c8>)
 800431e:	7e5b      	ldrb	r3, [r3, #25]
 8004320:	061b      	lsls	r3, r3, #24
 8004322:	4313      	orrs	r3, r2
 8004324:	461a      	mov	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	611a      	str	r2, [r3, #16]

#if defined(LOGGING)
		{
			uint8_t msg[] = "data OK:\r\n";
 800432a:	4a53      	ldr	r2, [pc, #332]	; (8004478 <ublox_NavClock_get+0x2cc>)
 800432c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004330:	ca07      	ldmia	r2, {r0, r1, r2}
 8004332:	c303      	stmia	r3!, {r0, r1}
 8004334:	801a      	strh	r2, [r3, #0]
 8004336:	3302      	adds	r3, #2
 8004338:	0c12      	lsrs	r2, r2, #16
 800433a:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800433c:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8004340:	2319      	movs	r3, #25
 8004342:	220a      	movs	r2, #10
 8004344:	4847      	ldr	r0, [pc, #284]	; (8004464 <ublox_NavClock_get+0x2b8>)
 8004346:	f006 fdd0 	bl	800aeea <HAL_UART_Transmit>

		{
			uint8_t msg[64];
			int len;

			len = snprintf(((char*) msg), sizeof(msg), "\t\t*** GPS Millisec Time of Week: %ld\r\n", 	ubloxNavClock->iTOW);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f107 0008 	add.w	r0, r7, #8
 8004352:	4a4a      	ldr	r2, [pc, #296]	; (800447c <ublox_NavClock_get+0x2d0>)
 8004354:	2140      	movs	r1, #64	; 0x40
 8004356:	f008 fcc9 	bl	800ccec <sniprintf>
 800435a:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 800435c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800435e:	b29a      	uxth	r2, r3
 8004360:	f107 0108 	add.w	r1, r7, #8
 8004364:	2319      	movs	r3, #25
 8004366:	483f      	ldr	r0, [pc, #252]	; (8004464 <ublox_NavClock_get+0x2b8>)
 8004368:	f006 fdbf 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t  * Clock bias    : %+ld ns\r\n",   		ubloxNavClock->clkB);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f107 0008 	add.w	r0, r7, #8
 8004374:	4a42      	ldr	r2, [pc, #264]	; (8004480 <ublox_NavClock_get+0x2d4>)
 8004376:	2140      	movs	r1, #64	; 0x40
 8004378:	f008 fcb8 	bl	800ccec <sniprintf>
 800437c:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 800437e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004380:	b29a      	uxth	r2, r3
 8004382:	f107 0108 	add.w	r1, r7, #8
 8004386:	2319      	movs	r3, #25
 8004388:	4836      	ldr	r0, [pc, #216]	; (8004464 <ublox_NavClock_get+0x2b8>)
 800438a:	f006 fdae 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t  * Clock drift   : %+ld ns/s\r\n", 		ubloxNavClock->clkD);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f107 0008 	add.w	r0, r7, #8
 8004396:	4a3b      	ldr	r2, [pc, #236]	; (8004484 <ublox_NavClock_get+0x2d8>)
 8004398:	2140      	movs	r1, #64	; 0x40
 800439a:	f008 fca7 	bl	800ccec <sniprintf>
 800439e:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80043a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	f107 0108 	add.w	r1, r7, #8
 80043a8:	2319      	movs	r3, #25
 80043aa:	482e      	ldr	r0, [pc, #184]	; (8004464 <ublox_NavClock_get+0x2b8>)
 80043ac:	f006 fd9d 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t  * Time Acc Est. : %lu ns\r\n", 			ubloxNavClock->tAcc);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f107 0008 	add.w	r0, r7, #8
 80043b8:	4a33      	ldr	r2, [pc, #204]	; (8004488 <ublox_NavClock_get+0x2dc>)
 80043ba:	2140      	movs	r1, #64	; 0x40
 80043bc:	f008 fc96 	bl	800ccec <sniprintf>
 80043c0:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80043c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	f107 0108 	add.w	r1, r7, #8
 80043ca:	2319      	movs	r3, #25
 80043cc:	4825      	ldr	r0, [pc, #148]	; (8004464 <ublox_NavClock_get+0x2b8>)
 80043ce:	f006 fd8c 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t  * Freq Acc Est. : %lu ps/s\r\n", 			ubloxNavClock->fAcc);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f107 0008 	add.w	r0, r7, #8
 80043da:	4a2c      	ldr	r2, [pc, #176]	; (800448c <ublox_NavClock_get+0x2e0>)
 80043dc:	2140      	movs	r1, #64	; 0x40
 80043de:	f008 fc85 	bl	800ccec <sniprintf>
 80043e2:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80043e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	f107 0108 	add.w	r1, r7, #8
 80043ec:	2319      	movs	r3, #25
 80043ee:	481d      	ldr	r0, [pc, #116]	; (8004464 <ublox_NavClock_get+0x2b8>)
 80043f0:	f006 fd7b 	bl	800aeea <HAL_UART_Transmit>
		}

		{
			uint8_t msg[] = "\r\n";
 80043f4:	4a26      	ldr	r2, [pc, #152]	; (8004490 <ublox_NavClock_get+0x2e4>)
 80043f6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80043fa:	6812      	ldr	r2, [r2, #0]
 80043fc:	4611      	mov	r1, r2
 80043fe:	8019      	strh	r1, [r3, #0]
 8004400:	3302      	adds	r3, #2
 8004402:	0c12      	lsrs	r2, r2, #16
 8004404:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004406:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800440a:	2319      	movs	r3, #25
 800440c:	2202      	movs	r2, #2
 800440e:	4815      	ldr	r0, [pc, #84]	; (8004464 <ublox_NavClock_get+0x2b8>)
 8004410:	f006 fd6b 	bl	800aeea <HAL_UART_Transmit>
		{
 8004414:	e01e      	b.n	8004454 <ublox_NavClock_get+0x2a8>
		}
#endif
	}
	else {
		ubloxNavClock->iTOW	= 0UL;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	601a      	str	r2, [r3, #0]
		ubloxNavClock->clkB	= 0UL;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	605a      	str	r2, [r3, #4]
		ubloxNavClock->clkD	= 0UL;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	609a      	str	r2, [r3, #8]
		ubloxNavClock->tAcc	= 0UL;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	60da      	str	r2, [r3, #12]
		ubloxNavClock->fAcc	= 0UL;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	611a      	str	r2, [r3, #16]

#if defined(LOGGING)
		{
			uint8_t msg[] = "data FAILED!\r\n\r\n";
 8004434:	4b17      	ldr	r3, [pc, #92]	; (8004494 <ublox_NavClock_get+0x2e8>)
 8004436:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800443a:	461d      	mov	r5, r3
 800443c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800443e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004440:	682b      	ldr	r3, [r5, #0]
 8004442:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004444:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004448:	2319      	movs	r3, #25
 800444a:	2210      	movs	r2, #16
 800444c:	4805      	ldr	r0, [pc, #20]	; (8004464 <ublox_NavClock_get+0x2b8>)
 800444e:	f006 fd4c 	bl	800aeea <HAL_UART_Transmit>
		}
#endif
	}
}
 8004452:	bf00      	nop
 8004454:	bf00      	nop
 8004456:	3778      	adds	r7, #120	; 0x78
 8004458:	46bd      	mov	sp, r7
 800445a:	bdb0      	pop	{r4, r5, r7, pc}
 800445c:	0800f954 	.word	0x0800f954
 8004460:	0800f95c 	.word	0x0800f95c
 8004464:	200007f8 	.word	0x200007f8
 8004468:	20000774 	.word	0x20000774
 800446c:	200004c4 	.word	0x200004c4
 8004470:	200004c5 	.word	0x200004c5
 8004474:	200003c4 	.word	0x200003c4
 8004478:	0800f880 	.word	0x0800f880
 800447c:	0800f8a4 	.word	0x0800f8a4
 8004480:	0800f8cc 	.word	0x0800f8cc
 8004484:	0800f8ec 	.word	0x0800f8ec
 8004488:	0800f910 	.word	0x0800f910
 800448c:	0800f930 	.word	0x0800f930
 8004490:	0800f88c 	.word	0x0800f88c
 8004494:	0800f890 	.word	0x0800f890

08004498 <ublox_NavSvinfo_get>:

void ublox_NavSvinfo_get(UbloxNavSvinfo_t* ubloxNavSvinfo)
{
 8004498:	b5b0      	push	{r4, r5, r7, lr}
 800449a:	b0a4      	sub	sp, #144	; 0x90
 800449c:	af02      	add	r7, sp, #8
 800449e:	6078      	str	r0, [r7, #4]
	uint8_t nav_Svinfo_Req[] 		= {
 80044a0:	4a53      	ldr	r2, [pc, #332]	; (80045f0 <ublox_NavSvinfo_get+0x158>)
 80044a2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80044aa:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x01,	0x30,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(nav_Svinfo_Req, sizeof(nav_Svinfo_Req));
 80044ae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044b2:	2108      	movs	r1, #8
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7ff f89b 	bl	80035f0 <calcChecksumRFC1145>

#if defined(LOGGING)
	{
		uint8_t msg[] = "\r\n\t\t\t*** NAV-SVINFO: TX --> RX --> ";
 80044ba:	4b4e      	ldr	r3, [pc, #312]	; (80045f4 <ublox_NavSvinfo_get+0x15c>)
 80044bc:	f107 0408 	add.w	r4, r7, #8
 80044c0:	461d      	mov	r5, r3
 80044c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044ca:	682b      	ldr	r3, [r5, #0]
 80044cc:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80044ce:	f107 0108 	add.w	r1, r7, #8
 80044d2:	2319      	movs	r3, #25
 80044d4:	2223      	movs	r2, #35	; 0x23
 80044d6:	4848      	ldr	r0, [pc, #288]	; (80045f8 <ublox_NavSvinfo_get+0x160>)
 80044d8:	f006 fd07 	bl	800aeea <HAL_UART_Transmit>
	}
#endif

	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 80044dc:	4847      	ldr	r0, [pc, #284]	; (80045fc <ublox_NavSvinfo_get+0x164>)
 80044de:	f006 fccb 	bl	800ae78 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 80044e2:	f7ff f855 	bl	8003590 <MX_USART1_UART_Init_38400baud>

	/* Send NAV-SVINFO request */
	gUart1TxReady = RESET;
 80044e6:	4b46      	ldr	r3, [pc, #280]	; (8004600 <ublox_NavSvinfo_get+0x168>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
	HAL_UART_AbortTransmit_IT(&huart1);
 80044ec:	4843      	ldr	r0, [pc, #268]	; (80045fc <ublox_NavSvinfo_get+0x164>)
 80044ee:	f006 fe31 	bl	800b154 <HAL_UART_AbortTransmit_IT>
	HAL_UART_Transmit_IT(&huart1, nav_Svinfo_Req, sizeof(nav_Svinfo_Req));
 80044f2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044f6:	2208      	movs	r2, #8
 80044f8:	4619      	mov	r1, r3
 80044fa:	4840      	ldr	r0, [pc, #256]	; (80045fc <ublox_NavSvinfo_get+0x164>)
 80044fc:	f006 fd8a 	bl	800b014 <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 8004500:	bf00      	nop
 8004502:	4b3f      	ldr	r3, [pc, #252]	; (8004600 <ublox_NavSvinfo_get+0x168>)
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b01      	cmp	r3, #1
 800450a:	d1fa      	bne.n	8004502 <ublox_NavSvinfo_get+0x6a>
	}

	/* Wait for the response */
	gUart1RxReady = RESET;
 800450c:	4b3d      	ldr	r3, [pc, #244]	; (8004604 <ublox_NavSvinfo_get+0x16c>)
 800450e:	2200      	movs	r2, #0
 8004510:	701a      	strb	r2, [r3, #0]
	HAL_UART_AbortReceive_IT(&huart1);
 8004512:	483a      	ldr	r0, [pc, #232]	; (80045fc <ublox_NavSvinfo_get+0x164>)
 8004514:	f006 fe74 	bl	800b200 <HAL_UART_AbortReceive_IT>
	HAL_UART_EnableReceiverTimeout(&huart1);
 8004518:	4838      	ldr	r0, [pc, #224]	; (80045fc <ublox_NavSvinfo_get+0x164>)
 800451a:	f007 f915 	bl	800b748 <HAL_UART_EnableReceiverTimeout>
	HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 800451e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004522:	4939      	ldr	r1, [pc, #228]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 8004524:	4835      	ldr	r0, [pc, #212]	; (80045fc <ublox_NavSvinfo_get+0x164>)
 8004526:	f006 fdd1 	bl	800b0cc <HAL_UART_Receive_IT>
	while (gUart1RxReady != SET) {
 800452a:	bf00      	nop
 800452c:	4b35      	ldr	r3, [pc, #212]	; (8004604 <ublox_NavSvinfo_get+0x16c>)
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b01      	cmp	r3, #1
 8004534:	d1fa      	bne.n	800452c <ublox_NavSvinfo_get+0x94>
	}

	/* Clear fields */
	{
		uint8_t* ptr = (uint8_t*) ubloxNavSvinfo;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		for (int cnt = sizeof(*ubloxNavSvinfo); cnt; --cnt) {
 800453c:	f44f 7394 	mov.w	r3, #296	; 0x128
 8004540:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004544:	e00b      	b.n	800455e <ublox_NavSvinfo_get+0xc6>
			*(ptr++) = 0U;
 8004546:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004550:	2200      	movs	r2, #0
 8004552:	701a      	strb	r2, [r3, #0]
		for (int cnt = sizeof(*ubloxNavSvinfo); cnt; --cnt) {
 8004554:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004558:	3b01      	subs	r3, #1
 800455a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800455e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1ef      	bne.n	8004546 <ublox_NavSvinfo_get+0xae>
		}
	}

	if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8004566:	4b28      	ldr	r3, [pc, #160]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2bb5      	cmp	r3, #181	; 0xb5
 800456c:	f040 8226 	bne.w	80049bc <ublox_NavSvinfo_get+0x524>
 8004570:	4b25      	ldr	r3, [pc, #148]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 8004572:	785b      	ldrb	r3, [r3, #1]
 8004574:	2b62      	cmp	r3, #98	; 0x62
 8004576:	f040 8221 	bne.w	80049bc <ublox_NavSvinfo_get+0x524>
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x30)) {
 800457a:	4b23      	ldr	r3, [pc, #140]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 800457c:	789b      	ldrb	r3, [r3, #2]
	if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 800457e:	2b01      	cmp	r3, #1
 8004580:	f040 821c 	bne.w	80049bc <ublox_NavSvinfo_get+0x524>
			(ublox_Response[2] == 0x01) && (ublox_Response[3] == 0x30)) {
 8004584:	4b20      	ldr	r3, [pc, #128]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 8004586:	78db      	ldrb	r3, [r3, #3]
 8004588:	2b30      	cmp	r3, #48	; 0x30
 800458a:	f040 8217 	bne.w	80049bc <ublox_NavSvinfo_get+0x524>
		ubloxNavSvinfo->iTOW		= ublox_Response[6 +  0] | (ublox_Response[6 +  1] << 8) | (ublox_Response[6 +  2] << 16) | (ublox_Response[6 +  3] << 24);
 800458e:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 8004590:	799b      	ldrb	r3, [r3, #6]
 8004592:	461a      	mov	r2, r3
 8004594:	4b1c      	ldr	r3, [pc, #112]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 8004596:	79db      	ldrb	r3, [r3, #7]
 8004598:	021b      	lsls	r3, r3, #8
 800459a:	431a      	orrs	r2, r3
 800459c:	4b1a      	ldr	r3, [pc, #104]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 800459e:	7a1b      	ldrb	r3, [r3, #8]
 80045a0:	041b      	lsls	r3, r3, #16
 80045a2:	431a      	orrs	r2, r3
 80045a4:	4b18      	ldr	r3, [pc, #96]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 80045a6:	7a5b      	ldrb	r3, [r3, #9]
 80045a8:	061b      	lsls	r3, r3, #24
 80045aa:	4313      	orrs	r3, r2
 80045ac:	461a      	mov	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	601a      	str	r2, [r3, #0]
		ubloxNavSvinfo->numCh		= ublox_Response[6 +  4];
 80045b2:	4b15      	ldr	r3, [pc, #84]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 80045b4:	7a9a      	ldrb	r2, [r3, #10]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	711a      	strb	r2, [r3, #4]
		ubloxNavSvinfo->globalFlags	= ublox_Response[6 +  5];
 80045ba:	4b13      	ldr	r3, [pc, #76]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 80045bc:	7ada      	ldrb	r2, [r3, #11]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	715a      	strb	r2, [r3, #5]
		ubloxNavSvinfo->reserved2	= ublox_Response[6 +  6] | (ublox_Response[6 +  7] << 8);
 80045c2:	4b11      	ldr	r3, [pc, #68]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 80045c4:	7b1b      	ldrb	r3, [r3, #12]
 80045c6:	b21a      	sxth	r2, r3
 80045c8:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <ublox_NavSvinfo_get+0x170>)
 80045ca:	7b5b      	ldrb	r3, [r3, #13]
 80045cc:	021b      	lsls	r3, r3, #8
 80045ce:	b21b      	sxth	r3, r3
 80045d0:	4313      	orrs	r3, r2
 80045d2:	b21b      	sxth	r3, r3
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	80da      	strh	r2, [r3, #6]

		if (ubloxNavSvinfo->numCh > UBLOX_MAX_CH) {
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	791b      	ldrb	r3, [r3, #4]
 80045de:	2b18      	cmp	r3, #24
 80045e0:	d902      	bls.n	80045e8 <ublox_NavSvinfo_get+0x150>
			ubloxNavSvinfo->numCh = (uint8_t) UBLOX_MAX_CH;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2218      	movs	r2, #24
 80045e6:	711a      	strb	r2, [r3, #4]
		}

		/* Read in each space vehicle */
		for (int iChn = 0; iChn < ubloxNavSvinfo->numCh; iChn++) {
 80045e8:	2300      	movs	r3, #0
 80045ea:	67fb      	str	r3, [r7, #124]	; 0x7c
 80045ec:	e09d      	b.n	800472a <ublox_NavSvinfo_get+0x292>
 80045ee:	bf00      	nop
 80045f0:	0800fb08 	.word	0x0800fb08
 80045f4:	0800fb10 	.word	0x0800fb10
 80045f8:	200007f8 	.word	0x200007f8
 80045fc:	20000774 	.word	0x20000774
 8004600:	200004c4 	.word	0x200004c4
 8004604:	200004c5 	.word	0x200004c5
 8004608:	200003c4 	.word	0x200003c4
			ubloxNavSvinfo->chn[iChn]		= ublox_Response[6 +  8 + 12 * iChn];
 800460c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800460e:	4613      	mov	r3, r2
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	4413      	add	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	330e      	adds	r3, #14
 8004618:	4a73      	ldr	r2, [pc, #460]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 800461a:	5cd1      	ldrb	r1, [r2, r3]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004620:	4413      	add	r3, r2
 8004622:	3308      	adds	r3, #8
 8004624:	460a      	mov	r2, r1
 8004626:	701a      	strb	r2, [r3, #0]
			ubloxNavSvinfo->svid[iChn]		= ublox_Response[6 +  9 + 12 * iChn];
 8004628:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800462a:	4613      	mov	r3, r2
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	4413      	add	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	330f      	adds	r3, #15
 8004634:	4a6c      	ldr	r2, [pc, #432]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 8004636:	5cd1      	ldrb	r1, [r2, r3]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800463c:	4413      	add	r3, r2
 800463e:	3320      	adds	r3, #32
 8004640:	460a      	mov	r2, r1
 8004642:	701a      	strb	r2, [r3, #0]
			ubloxNavSvinfo->flags[iChn]		= ublox_Response[6 + 10 + 12 * iChn];
 8004644:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004646:	4613      	mov	r3, r2
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	4413      	add	r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	3310      	adds	r3, #16
 8004650:	4a65      	ldr	r2, [pc, #404]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 8004652:	5cd1      	ldrb	r1, [r2, r3]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004658:	4413      	add	r3, r2
 800465a:	3338      	adds	r3, #56	; 0x38
 800465c:	460a      	mov	r2, r1
 800465e:	701a      	strb	r2, [r3, #0]
			ubloxNavSvinfo->quality[iChn]	= ublox_Response[6 + 11 + 12 * iChn];
 8004660:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004662:	4613      	mov	r3, r2
 8004664:	005b      	lsls	r3, r3, #1
 8004666:	4413      	add	r3, r2
 8004668:	009b      	lsls	r3, r3, #2
 800466a:	3311      	adds	r3, #17
 800466c:	4a5e      	ldr	r2, [pc, #376]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 800466e:	5cd1      	ldrb	r1, [r2, r3]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004674:	4413      	add	r3, r2
 8004676:	3350      	adds	r3, #80	; 0x50
 8004678:	460a      	mov	r2, r1
 800467a:	701a      	strb	r2, [r3, #0]
			ubloxNavSvinfo->cno[iChn]		= ublox_Response[6 + 12 + 12 * iChn];
 800467c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800467e:	4613      	mov	r3, r2
 8004680:	005b      	lsls	r3, r3, #1
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	3312      	adds	r3, #18
 8004688:	4a57      	ldr	r2, [pc, #348]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 800468a:	5cd1      	ldrb	r1, [r2, r3]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004690:	4413      	add	r3, r2
 8004692:	3368      	adds	r3, #104	; 0x68
 8004694:	460a      	mov	r2, r1
 8004696:	701a      	strb	r2, [r3, #0]
			ubloxNavSvinfo->elev[iChn]		= (int8_t)  (ublox_Response[6 + 13 + 12 * iChn]);
 8004698:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800469a:	4613      	mov	r3, r2
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	4413      	add	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	3313      	adds	r3, #19
 80046a4:	4a50      	ldr	r2, [pc, #320]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 80046a6:	5cd3      	ldrb	r3, [r2, r3]
 80046a8:	b259      	sxtb	r1, r3
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046ae:	4413      	add	r3, r2
 80046b0:	3380      	adds	r3, #128	; 0x80
 80046b2:	460a      	mov	r2, r1
 80046b4:	701a      	strb	r2, [r3, #0]
			ubloxNavSvinfo->azim[iChn]		= (int16_t) ((uint16_t)ublox_Response[6 + 14 + 12 * iChn] | ((uint16_t)ublox_Response[6 + 15 + 12 * iChn] << 8));
 80046b6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80046b8:	4613      	mov	r3, r2
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	3314      	adds	r3, #20
 80046c2:	4a49      	ldr	r2, [pc, #292]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 80046c4:	5cd3      	ldrb	r3, [r2, r3]
 80046c6:	b219      	sxth	r1, r3
 80046c8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80046ca:	4613      	mov	r3, r2
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	4413      	add	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	3315      	adds	r3, #21
 80046d4:	4a44      	ldr	r2, [pc, #272]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 80046d6:	5cd3      	ldrb	r3, [r2, r3]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	b21b      	sxth	r3, r3
 80046dc:	430b      	orrs	r3, r1
 80046de:	b219      	sxth	r1, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80046e4:	324c      	adds	r2, #76	; 0x4c
 80046e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			ubloxNavSvinfo->prRes[iChn]		= (int16_t) ((uint32_t)ublox_Response[6 + 16 + 12 * iChn] | ((uint32_t)ublox_Response[6 + 17 + 12 * iChn] << 8)  | ((uint32_t)ublox_Response[6 + 18 + 12 * iChn] << 16)  | ((uint32_t)ublox_Response[6 + 19 + 12 * iChn] << 24));
 80046ea:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80046ec:	4613      	mov	r3, r2
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	4413      	add	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	3316      	adds	r3, #22
 80046f6:	4a3c      	ldr	r2, [pc, #240]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 80046f8:	5cd3      	ldrb	r3, [r2, r3]
 80046fa:	b299      	uxth	r1, r3
 80046fc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80046fe:	4613      	mov	r3, r2
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	3317      	adds	r3, #23
 8004708:	4a37      	ldr	r2, [pc, #220]	; (80047e8 <ublox_NavSvinfo_get+0x350>)
 800470a:	5cd3      	ldrb	r3, [r2, r3]
 800470c:	b29b      	uxth	r3, r3
 800470e:	021b      	lsls	r3, r3, #8
 8004710:	b29b      	uxth	r3, r3
 8004712:	430b      	orrs	r3, r1
 8004714:	b29b      	uxth	r3, r3
 8004716:	b21b      	sxth	r3, r3
 8004718:	4619      	mov	r1, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800471e:	3232      	adds	r2, #50	; 0x32
 8004720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int iChn = 0; iChn < ubloxNavSvinfo->numCh; iChn++) {
 8004724:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004726:	3301      	adds	r3, #1
 8004728:	67fb      	str	r3, [r7, #124]	; 0x7c
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	791b      	ldrb	r3, [r3, #4]
 800472e:	461a      	mov	r2, r3
 8004730:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004732:	4293      	cmp	r3, r2
 8004734:	f6ff af6a 	blt.w	800460c <ublox_NavSvinfo_get+0x174>
		}

#if defined(LOGGING)
		{
			uint8_t msg[] = "data OK:\r\n";
 8004738:	4a2c      	ldr	r2, [pc, #176]	; (80047ec <ublox_NavSvinfo_get+0x354>)
 800473a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800473e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004740:	c303      	stmia	r3!, {r0, r1}
 8004742:	801a      	strh	r2, [r3, #0]
 8004744:	3302      	adds	r3, #2
 8004746:	0c12      	lsrs	r2, r2, #16
 8004748:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800474a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800474e:	2319      	movs	r3, #25
 8004750:	220a      	movs	r2, #10
 8004752:	4827      	ldr	r0, [pc, #156]	; (80047f0 <ublox_NavSvinfo_get+0x358>)
 8004754:	f006 fbc9 	bl	800aeea <HAL_UART_Transmit>

		{
			uint8_t msg[64];
			int len;

			len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * GPS Millisec Time of Week: %ld\r\n", 	ubloxNavSvinfo->iTOW);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f107 0008 	add.w	r0, r7, #8
 8004760:	4a24      	ldr	r2, [pc, #144]	; (80047f4 <ublox_NavSvinfo_get+0x35c>)
 8004762:	2140      	movs	r1, #64	; 0x40
 8004764:	f008 fac2 	bl	800ccec <sniprintf>
 8004768:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 800476a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800476c:	b29a      	uxth	r2, r3
 800476e:	f107 0108 	add.w	r1, r7, #8
 8004772:	2319      	movs	r3, #25
 8004774:	481e      	ldr	r0, [pc, #120]	; (80047f0 <ublox_NavSvinfo_get+0x358>)
 8004776:	f006 fbb8 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Number of Chn : %u\r\n",   				ubloxNavSvinfo->numCh);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	791b      	ldrb	r3, [r3, #4]
 800477e:	f107 0008 	add.w	r0, r7, #8
 8004782:	4a1d      	ldr	r2, [pc, #116]	; (80047f8 <ublox_NavSvinfo_get+0x360>)
 8004784:	2140      	movs	r1, #64	; 0x40
 8004786:	f008 fab1 	bl	800ccec <sniprintf>
 800478a:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 800478c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800478e:	b29a      	uxth	r2, r3
 8004790:	f107 0108 	add.w	r1, r7, #8
 8004794:	2319      	movs	r3, #25
 8004796:	4816      	ldr	r0, [pc, #88]	; (80047f0 <ublox_NavSvinfo_get+0x358>)
 8004798:	f006 fba7 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Global flags  : 0x%02x\r\n", 			ubloxNavSvinfo->globalFlags);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	795b      	ldrb	r3, [r3, #5]
 80047a0:	f107 0008 	add.w	r0, r7, #8
 80047a4:	4a15      	ldr	r2, [pc, #84]	; (80047fc <ublox_NavSvinfo_get+0x364>)
 80047a6:	2140      	movs	r1, #64	; 0x40
 80047a8:	f008 faa0 	bl	800ccec <sniprintf>
 80047ac:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80047ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	f107 0108 	add.w	r1, r7, #8
 80047b6:	2319      	movs	r3, #25
 80047b8:	480d      	ldr	r0, [pc, #52]	; (80047f0 <ublox_NavSvinfo_get+0x358>)
 80047ba:	f006 fb96 	bl	800aeea <HAL_UART_Transmit>

			len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * reserved2     : %u\r\n",				ubloxNavSvinfo->reserved2);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	88db      	ldrh	r3, [r3, #6]
 80047c2:	f107 0008 	add.w	r0, r7, #8
 80047c6:	4a0e      	ldr	r2, [pc, #56]	; (8004800 <ublox_NavSvinfo_get+0x368>)
 80047c8:	2140      	movs	r1, #64	; 0x40
 80047ca:	f008 fa8f 	bl	800ccec <sniprintf>
 80047ce:	6778      	str	r0, [r7, #116]	; 0x74
			HAL_UART_Transmit(&huart2, msg, len, 25);
 80047d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	f107 0108 	add.w	r1, r7, #8
 80047d8:	2319      	movs	r3, #25
 80047da:	4805      	ldr	r0, [pc, #20]	; (80047f0 <ublox_NavSvinfo_get+0x358>)
 80047dc:	f006 fb85 	bl	800aeea <HAL_UART_Transmit>

			for (int iChn = 0; iChn < ubloxNavSvinfo->numCh; iChn++) {
 80047e0:	2300      	movs	r3, #0
 80047e2:	67bb      	str	r3, [r7, #120]	; 0x78
 80047e4:	e0d2      	b.n	800498c <ublox_NavSvinfo_get+0x4f4>
 80047e6:	bf00      	nop
 80047e8:	200003c4 	.word	0x200003c4
 80047ec:	0800f880 	.word	0x0800f880
 80047f0:	200007f8 	.word	0x200007f8
 80047f4:	0800f980 	.word	0x0800f980
 80047f8:	0800f9a8 	.word	0x0800f9a8
 80047fc:	0800f9c4 	.word	0x0800f9c4
 8004800:	0800f9e4 	.word	0x0800f9e4
				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  *\r\n");
 8004804:	f107 0308 	add.w	r3, r7, #8
 8004808:	4a76      	ldr	r2, [pc, #472]	; (80049e4 <ublox_NavSvinfo_get+0x54c>)
 800480a:	2140      	movs	r1, #64	; 0x40
 800480c:	4618      	mov	r0, r3
 800480e:	f008 fa6d 	bl	800ccec <sniprintf>
 8004812:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 8004814:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004816:	b29a      	uxth	r2, r3
 8004818:	f107 0108 	add.w	r1, r7, #8
 800481c:	2319      	movs	r3, #25
 800481e:	4872      	ldr	r0, [pc, #456]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 8004820:	f006 fb63 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d chn    : %u\r\n", iChn, 		ubloxNavSvinfo->chn[iChn]);
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004828:	4413      	add	r3, r2
 800482a:	3308      	adds	r3, #8
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	f107 0008 	add.w	r0, r7, #8
 8004832:	9300      	str	r3, [sp, #0]
 8004834:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004836:	4a6d      	ldr	r2, [pc, #436]	; (80049ec <ublox_NavSvinfo_get+0x554>)
 8004838:	2140      	movs	r1, #64	; 0x40
 800483a:	f008 fa57 	bl	800ccec <sniprintf>
 800483e:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 8004840:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004842:	b29a      	uxth	r2, r3
 8004844:	f107 0108 	add.w	r1, r7, #8
 8004848:	2319      	movs	r3, #25
 800484a:	4867      	ldr	r0, [pc, #412]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 800484c:	f006 fb4d 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d svid   : %u\r\n", iChn, 		ubloxNavSvinfo->svid[iChn]);
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004854:	4413      	add	r3, r2
 8004856:	3320      	adds	r3, #32
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	f107 0008 	add.w	r0, r7, #8
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004862:	4a63      	ldr	r2, [pc, #396]	; (80049f0 <ublox_NavSvinfo_get+0x558>)
 8004864:	2140      	movs	r1, #64	; 0x40
 8004866:	f008 fa41 	bl	800ccec <sniprintf>
 800486a:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 800486c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800486e:	b29a      	uxth	r2, r3
 8004870:	f107 0108 	add.w	r1, r7, #8
 8004874:	2319      	movs	r3, #25
 8004876:	485c      	ldr	r0, [pc, #368]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 8004878:	f006 fb37 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d flags  : 0x%02x\r\n", iChn,	ubloxNavSvinfo->flags[iChn]);
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004880:	4413      	add	r3, r2
 8004882:	3338      	adds	r3, #56	; 0x38
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	f107 0008 	add.w	r0, r7, #8
 800488a:	9300      	str	r3, [sp, #0]
 800488c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800488e:	4a59      	ldr	r2, [pc, #356]	; (80049f4 <ublox_NavSvinfo_get+0x55c>)
 8004890:	2140      	movs	r1, #64	; 0x40
 8004892:	f008 fa2b 	bl	800ccec <sniprintf>
 8004896:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 8004898:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800489a:	b29a      	uxth	r2, r3
 800489c:	f107 0108 	add.w	r1, r7, #8
 80048a0:	2319      	movs	r3, #25
 80048a2:	4851      	ldr	r0, [pc, #324]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 80048a4:	f006 fb21 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d quality: 0x%02x\r\n", iChn,	ubloxNavSvinfo->quality[iChn]);
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048ac:	4413      	add	r3, r2
 80048ae:	3350      	adds	r3, #80	; 0x50
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	f107 0008 	add.w	r0, r7, #8
 80048b6:	9300      	str	r3, [sp, #0]
 80048b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048ba:	4a4f      	ldr	r2, [pc, #316]	; (80049f8 <ublox_NavSvinfo_get+0x560>)
 80048bc:	2140      	movs	r1, #64	; 0x40
 80048be:	f008 fa15 	bl	800ccec <sniprintf>
 80048c2:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 80048c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048c6:	b29a      	uxth	r2, r3
 80048c8:	f107 0108 	add.w	r1, r7, #8
 80048cc:	2319      	movs	r3, #25
 80048ce:	4846      	ldr	r0, [pc, #280]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 80048d0:	f006 fb0b 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d Car/Nse: %u dbHz\r\n", iChn,	ubloxNavSvinfo->cno[iChn]);
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048d8:	4413      	add	r3, r2
 80048da:	3368      	adds	r3, #104	; 0x68
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	f107 0008 	add.w	r0, r7, #8
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048e6:	4a45      	ldr	r2, [pc, #276]	; (80049fc <ublox_NavSvinfo_get+0x564>)
 80048e8:	2140      	movs	r1, #64	; 0x40
 80048ea:	f008 f9ff 	bl	800ccec <sniprintf>
 80048ee:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 80048f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	f107 0108 	add.w	r1, r7, #8
 80048f8:	2319      	movs	r3, #25
 80048fa:	483b      	ldr	r0, [pc, #236]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 80048fc:	f006 faf5 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d Elev.  : %d deg\r\n", iChn, 	ubloxNavSvinfo->elev[iChn]);
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004904:	4413      	add	r3, r2
 8004906:	3380      	adds	r3, #128	; 0x80
 8004908:	f993 3000 	ldrsb.w	r3, [r3]
 800490c:	f107 0008 	add.w	r0, r7, #8
 8004910:	9300      	str	r3, [sp, #0]
 8004912:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004914:	4a3a      	ldr	r2, [pc, #232]	; (8004a00 <ublox_NavSvinfo_get+0x568>)
 8004916:	2140      	movs	r1, #64	; 0x40
 8004918:	f008 f9e8 	bl	800ccec <sniprintf>
 800491c:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 800491e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004920:	b29a      	uxth	r2, r3
 8004922:	f107 0108 	add.w	r1, r7, #8
 8004926:	2319      	movs	r3, #25
 8004928:	482f      	ldr	r0, [pc, #188]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 800492a:	f006 fade 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d Azimuth: %d deg\r\n", iChn, 	ubloxNavSvinfo->azim[iChn]);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004932:	324c      	adds	r2, #76	; 0x4c
 8004934:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8004938:	f107 0008 	add.w	r0, r7, #8
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004940:	4a30      	ldr	r2, [pc, #192]	; (8004a04 <ublox_NavSvinfo_get+0x56c>)
 8004942:	2140      	movs	r1, #64	; 0x40
 8004944:	f008 f9d2 	bl	800ccec <sniprintf>
 8004948:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 800494a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800494c:	b29a      	uxth	r2, r3
 800494e:	f107 0108 	add.w	r1, r7, #8
 8004952:	2319      	movs	r3, #25
 8004954:	4824      	ldr	r0, [pc, #144]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 8004956:	f006 fac8 	bl	800aeea <HAL_UART_Transmit>

				len = snprintf(((char*) msg), sizeof(msg), "\t\t\t  * Ch%02d prRes  : %ld cm\r\n", iChn, 	ubloxNavSvinfo->prRes[iChn]);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800495e:	3232      	adds	r2, #50	; 0x32
 8004960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004964:	f107 0008 	add.w	r0, r7, #8
 8004968:	9300      	str	r3, [sp, #0]
 800496a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800496c:	4a26      	ldr	r2, [pc, #152]	; (8004a08 <ublox_NavSvinfo_get+0x570>)
 800496e:	2140      	movs	r1, #64	; 0x40
 8004970:	f008 f9bc 	bl	800ccec <sniprintf>
 8004974:	6778      	str	r0, [r7, #116]	; 0x74
				HAL_UART_Transmit(&huart2, msg, len, 25);
 8004976:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004978:	b29a      	uxth	r2, r3
 800497a:	f107 0108 	add.w	r1, r7, #8
 800497e:	2319      	movs	r3, #25
 8004980:	4819      	ldr	r0, [pc, #100]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 8004982:	f006 fab2 	bl	800aeea <HAL_UART_Transmit>
			for (int iChn = 0; iChn < ubloxNavSvinfo->numCh; iChn++) {
 8004986:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004988:	3301      	adds	r3, #1
 800498a:	67bb      	str	r3, [r7, #120]	; 0x78
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	791b      	ldrb	r3, [r3, #4]
 8004990:	461a      	mov	r2, r3
 8004992:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004994:	4293      	cmp	r3, r2
 8004996:	f6ff af35 	blt.w	8004804 <ublox_NavSvinfo_get+0x36c>
			}
		}

		{
			uint8_t msg[] = "\r\n";
 800499a:	4a1c      	ldr	r2, [pc, #112]	; (8004a0c <ublox_NavSvinfo_get+0x574>)
 800499c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80049a0:	6812      	ldr	r2, [r2, #0]
 80049a2:	4611      	mov	r1, r2
 80049a4:	8019      	strh	r1, [r3, #0]
 80049a6:	3302      	adds	r3, #2
 80049a8:	0c12      	lsrs	r2, r2, #16
 80049aa:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80049ac:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80049b0:	2319      	movs	r3, #25
 80049b2:	2202      	movs	r2, #2
 80049b4:	480c      	ldr	r0, [pc, #48]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 80049b6:	f006 fa98 	bl	800aeea <HAL_UART_Transmit>
		{
 80049ba:	e00f      	b.n	80049dc <ublox_NavSvinfo_get+0x544>
#endif
	}
	else {
#if defined(LOGGING)
		{
			uint8_t msg[] = "data FAILED!\r\n\r\n";
 80049bc:	4b14      	ldr	r3, [pc, #80]	; (8004a10 <ublox_NavSvinfo_get+0x578>)
 80049be:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80049c2:	461d      	mov	r5, r3
 80049c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80049c8:	682b      	ldr	r3, [r5, #0]
 80049ca:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80049cc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80049d0:	2319      	movs	r3, #25
 80049d2:	2210      	movs	r2, #16
 80049d4:	4804      	ldr	r0, [pc, #16]	; (80049e8 <ublox_NavSvinfo_get+0x550>)
 80049d6:	f006 fa88 	bl	800aeea <HAL_UART_Transmit>
		}
#endif
	}
}
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
 80049de:	3788      	adds	r7, #136	; 0x88
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bdb0      	pop	{r4, r5, r7, pc}
 80049e4:	0800fa00 	.word	0x0800fa00
 80049e8:	200007f8 	.word	0x200007f8
 80049ec:	0800fa0c 	.word	0x0800fa0c
 80049f0:	0800fa28 	.word	0x0800fa28
 80049f4:	0800fa44 	.word	0x0800fa44
 80049f8:	0800fa64 	.word	0x0800fa64
 80049fc:	0800fa84 	.word	0x0800fa84
 8004a00:	0800faa8 	.word	0x0800faa8
 8004a04:	0800fac8 	.word	0x0800fac8
 8004a08:	0800fae8 	.word	0x0800fae8
 8004a0c:	0800f88c 	.word	0x0800f88c
 8004a10:	0800f890 	.word	0x0800f890

08004a14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack    /* Set stack pointer */
 8004a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a4c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004a18:	f7fe fa5e 	bl	8002ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004a1c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004a1e:	e003      	b.n	8004a28 <LoopCopyDataInit>

08004a20 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004a20:	4b0b      	ldr	r3, [pc, #44]	; (8004a50 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004a22:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004a24:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004a26:	3104      	adds	r1, #4

08004a28 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004a28:	480a      	ldr	r0, [pc, #40]	; (8004a54 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004a2a:	4b0b      	ldr	r3, [pc, #44]	; (8004a58 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004a2c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004a2e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004a30:	d3f6      	bcc.n	8004a20 <CopyDataInit>
	ldr	r2, =_sbss
 8004a32:	4a0a      	ldr	r2, [pc, #40]	; (8004a5c <LoopForever+0x12>)
	b	LoopFillZerobss
 8004a34:	e002      	b.n	8004a3c <LoopFillZerobss>

08004a36 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004a36:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004a38:	f842 3b04 	str.w	r3, [r2], #4

08004a3c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004a3c:	4b08      	ldr	r3, [pc, #32]	; (8004a60 <LoopForever+0x16>)
	cmp	r2, r3
 8004a3e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004a40:	d3f9      	bcc.n	8004a36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004a42:	f007 fcaf 	bl	800c3a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a46:	f7fd fa5f 	bl	8001f08 <main>

08004a4a <LoopForever>:

LoopForever:
    b LoopForever
 8004a4a:	e7fe      	b.n	8004a4a <LoopForever>
 ldr   sp, =_estack    /* Set stack pointer */
 8004a4c:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8004a50:	0800ff74 	.word	0x0800ff74
	ldr	r0, =_sdata
 8004a54:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004a58:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8004a5c:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8004a60:	20000890 	.word	0x20000890

08004a64 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a64:	e7fe      	b.n	8004a64 <CAN1_RX0_IRQHandler>
	...

08004a68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a72:	4b0c      	ldr	r3, [pc, #48]	; (8004aa4 <HAL_Init+0x3c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a0b      	ldr	r2, [pc, #44]	; (8004aa4 <HAL_Init+0x3c>)
 8004a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a7c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a7e:	2003      	movs	r0, #3
 8004a80:	f001 fd69 	bl	8006556 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004a84:	200f      	movs	r0, #15
 8004a86:	f7fe f88f 	bl	8002ba8 <HAL_InitTick>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	71fb      	strb	r3, [r7, #7]
 8004a94:	e001      	b.n	8004a9a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004a96:	f7fe f863 	bl	8002b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40022000 	.word	0x40022000

08004aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004aac:	4b06      	ldr	r3, [pc, #24]	; (8004ac8 <HAL_IncTick+0x20>)
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	4b06      	ldr	r3, [pc, #24]	; (8004acc <HAL_IncTick+0x24>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	4a04      	ldr	r2, [pc, #16]	; (8004acc <HAL_IncTick+0x24>)
 8004aba:	6013      	str	r3, [r2, #0]
}
 8004abc:	bf00      	nop
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	20000008 	.word	0x20000008
 8004acc:	2000087c 	.word	0x2000087c

08004ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8004ad4:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <HAL_GetTick+0x14>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	2000087c 	.word	0x2000087c

08004ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004af0:	f7ff ffee 	bl	8004ad0 <HAL_GetTick>
 8004af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b00:	d005      	beq.n	8004b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004b02:	4b0a      	ldr	r3, [pc, #40]	; (8004b2c <HAL_Delay+0x44>)
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	461a      	mov	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004b0e:	bf00      	nop
 8004b10:	f7ff ffde 	bl	8004ad0 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	68fa      	ldr	r2, [r7, #12]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d8f7      	bhi.n	8004b10 <HAL_Delay+0x28>
  {
  }
}
 8004b20:	bf00      	nop
 8004b22:	bf00      	nop
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	20000008 	.word	0x20000008

08004b30 <LL_ADC_SetCommonClock>:
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	609a      	str	r2, [r3, #8]
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <LL_ADC_SetCommonPathInternalCh>:
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	609a      	str	r2, [r3, #8]
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <LL_ADC_GetCommonPathInternalCh>:
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <LL_ADC_SetOffset>:
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b087      	sub	sp, #28
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3360      	adds	r3, #96	; 0x60
 8004baa:	461a      	mov	r2, r3
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	4b08      	ldr	r3, [pc, #32]	; (8004bdc <LL_ADC_SetOffset+0x44>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	601a      	str	r2, [r3, #0]
}
 8004bd0:	bf00      	nop
 8004bd2:	371c      	adds	r7, #28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	03fff000 	.word	0x03fff000

08004be0 <LL_ADC_GetOffsetChannel>:
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3360      	adds	r3, #96	; 0x60
 8004bee:	461a      	mov	r2, r3
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <LL_ADC_SetOffsetState>:
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	3360      	adds	r3, #96	; 0x60
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	4413      	add	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	431a      	orrs	r2, r3
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	601a      	str	r2, [r3, #0]
}
 8004c36:	bf00      	nop
 8004c38:	371c      	adds	r7, #28
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 8004c42:	b480      	push	{r7}
 8004c44:	b083      	sub	sp, #12
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c56:	2301      	movs	r3, #1
 8004c58:	e000      	b.n	8004c5c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <LL_ADC_REG_SetSequencerRanks>:
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3330      	adds	r3, #48	; 0x30
 8004c78:	461a      	mov	r2, r3
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	0a1b      	lsrs	r3, r3, #8
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	f003 030c 	and.w	r3, r3, #12
 8004c84:	4413      	add	r3, r2
 8004c86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f003 031f 	and.w	r3, r3, #31
 8004c92:	211f      	movs	r1, #31
 8004c94:	fa01 f303 	lsl.w	r3, r1, r3
 8004c98:	43db      	mvns	r3, r3
 8004c9a:	401a      	ands	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	0e9b      	lsrs	r3, r3, #26
 8004ca0:	f003 011f 	and.w	r1, r3, #31
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f003 031f 	and.w	r3, r3, #31
 8004caa:	fa01 f303 	lsl.w	r3, r1, r3
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	601a      	str	r2, [r3, #0]
}
 8004cb4:	bf00      	nop
 8004cb6:	371c      	adds	r7, #28
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ccc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e000      	b.n	8004cda <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <LL_ADC_SetChannelSamplingTime>:
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b087      	sub	sp, #28
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	60f8      	str	r0, [r7, #12]
 8004cee:	60b9      	str	r1, [r7, #8]
 8004cf0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3314      	adds	r3, #20
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	0e5b      	lsrs	r3, r3, #25
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	f003 0304 	and.w	r3, r3, #4
 8004d02:	4413      	add	r3, r2
 8004d04:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	0d1b      	lsrs	r3, r3, #20
 8004d0e:	f003 031f 	and.w	r3, r3, #31
 8004d12:	2107      	movs	r1, #7
 8004d14:	fa01 f303 	lsl.w	r3, r1, r3
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	401a      	ands	r2, r3
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	0d1b      	lsrs	r3, r3, #20
 8004d20:	f003 031f 	and.w	r3, r3, #31
 8004d24:	6879      	ldr	r1, [r7, #4]
 8004d26:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	601a      	str	r2, [r3, #0]
}
 8004d30:	bf00      	nop
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <LL_ADC_SetChannelSingleDiff>:
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d54:	43db      	mvns	r3, r3
 8004d56:	401a      	ands	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f003 0318 	and.w	r3, r3, #24
 8004d5e:	4908      	ldr	r1, [pc, #32]	; (8004d80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d60:	40d9      	lsrs	r1, r3
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	400b      	ands	r3, r1
 8004d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004d72:	bf00      	nop
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	0007ffff 	.word	0x0007ffff

08004d84 <LL_ADC_DisableDeepPowerDown>:
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004d94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	6093      	str	r3, [r2, #8]
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <LL_ADC_IsDeepPowerDownEnabled>:
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004db8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004dbc:	d101      	bne.n	8004dc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <LL_ADC_EnableInternalRegulator>:
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004de0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004de4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	609a      	str	r2, [r3, #8]
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <LL_ADC_IsInternalRegulatorEnabled>:
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e0c:	d101      	bne.n	8004e12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e000      	b.n	8004e14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <LL_ADC_Enable>:
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e34:	f043 0201 	orr.w	r2, r3, #1
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	609a      	str	r2, [r3, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <LL_ADC_Disable>:
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e5c:	f043 0202 	orr.w	r2, r3, #2
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	609a      	str	r2, [r3, #8]
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <LL_ADC_IsEnabled>:
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <LL_ADC_IsEnabled+0x18>
 8004e84:	2301      	movs	r3, #1
 8004e86:	e000      	b.n	8004e8a <LL_ADC_IsEnabled+0x1a>
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	370c      	adds	r7, #12
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr

08004e96 <LL_ADC_IsDisableOngoing>:
{
 8004e96:	b480      	push	{r7}
 8004e98:	b083      	sub	sp, #12
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d101      	bne.n	8004eae <LL_ADC_IsDisableOngoing+0x18>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <LL_ADC_IsDisableOngoing+0x1a>
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <LL_ADC_REG_StopConversion>:
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ecc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004ed0:	f043 0210 	orr.w	r2, r3, #16
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	609a      	str	r2, [r3, #8]
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_ADC_REG_IsConversionOngoing>:
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d101      	bne.n	8004efc <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr

08004f0a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004f1e:	f043 0220 	orr.w	r2, r3, #32
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 0308 	and.w	r3, r3, #8
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d101      	bne.n	8004f4a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004f46:	2301      	movs	r3, #1
 8004f48:	e000      	b.n	8004f4c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b088      	sub	sp, #32
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f60:	2300      	movs	r3, #0
 8004f62:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e12c      	b.n	80051cc <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d109      	bne.n	8004f94 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7fc f87f 	bl	8001084 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7ff ff05 	bl	8004da8 <LL_ADC_IsDeepPowerDownEnabled>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d004      	beq.n	8004fae <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff feeb 	bl	8004d84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff ff20 	bl	8004df8 <LL_ADC_IsInternalRegulatorEnabled>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d115      	bne.n	8004fea <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7ff ff04 	bl	8004dd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fc8:	4b82      	ldr	r3, [pc, #520]	; (80051d4 <HAL_ADC_Init+0x27c>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	099b      	lsrs	r3, r3, #6
 8004fce:	4a82      	ldr	r2, [pc, #520]	; (80051d8 <HAL_ADC_Init+0x280>)
 8004fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd4:	099b      	lsrs	r3, r3, #6
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	005b      	lsls	r3, r3, #1
 8004fda:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004fdc:	e002      	b.n	8004fe4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1f9      	bne.n	8004fde <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7ff ff02 	bl	8004df8 <LL_ADC_IsInternalRegulatorEnabled>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10d      	bne.n	8005016 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffe:	f043 0210 	orr.w	r2, r3, #16
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800500a:	f043 0201 	orr.w	r2, r3, #1
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f7ff ff62 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 8005020:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005026:	f003 0310 	and.w	r3, r3, #16
 800502a:	2b00      	cmp	r3, #0
 800502c:	f040 80c5 	bne.w	80051ba <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	2b00      	cmp	r3, #0
 8005034:	f040 80c1 	bne.w	80051ba <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800503c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005040:	f043 0202 	orr.w	r2, r3, #2
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4618      	mov	r0, r3
 800504e:	f7ff ff0f 	bl	8004e70 <LL_ADC_IsEnabled>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d10b      	bne.n	8005070 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005058:	4860      	ldr	r0, [pc, #384]	; (80051dc <HAL_ADC_Init+0x284>)
 800505a:	f7ff ff09 	bl	8004e70 <LL_ADC_IsEnabled>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d105      	bne.n	8005070 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	4619      	mov	r1, r3
 800506a:	485d      	ldr	r0, [pc, #372]	; (80051e0 <HAL_ADC_Init+0x288>)
 800506c:	f7ff fd60 	bl	8004b30 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	7e5b      	ldrb	r3, [r3, #25]
 8005074:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800507a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005080:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005086:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800508e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005090:	4313      	orrs	r3, r2
 8005092:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d106      	bne.n	80050ac <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a2:	3b01      	subs	r3, #1
 80050a4:	045b      	lsls	r3, r3, #17
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d009      	beq.n	80050c8 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68da      	ldr	r2, [r3, #12]
 80050ce:	4b45      	ldr	r3, [pc, #276]	; (80051e4 <HAL_ADC_Init+0x28c>)
 80050d0:	4013      	ands	r3, r2
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6812      	ldr	r2, [r2, #0]
 80050d6:	69b9      	ldr	r1, [r7, #24]
 80050d8:	430b      	orrs	r3, r1
 80050da:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff feff 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 80050e6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4618      	mov	r0, r3
 80050ee:	f7ff ff20 	bl	8004f32 <LL_ADC_INJ_IsConversionOngoing>
 80050f2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d13d      	bne.n	8005176 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d13a      	bne.n	8005176 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005104:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800510c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800510e:	4313      	orrs	r3, r2
 8005110:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800511c:	f023 0302 	bic.w	r3, r3, #2
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	69b9      	ldr	r1, [r7, #24]
 8005126:	430b      	orrs	r3, r1
 8005128:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005130:	2b01      	cmp	r3, #1
 8005132:	d118      	bne.n	8005166 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800513e:	f023 0304 	bic.w	r3, r3, #4
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800514a:	4311      	orrs	r1, r2
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005150:	4311      	orrs	r1, r2
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005156:	430a      	orrs	r2, r1
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0201 	orr.w	r2, r2, #1
 8005162:	611a      	str	r2, [r3, #16]
 8005164:	e007      	b.n	8005176 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691a      	ldr	r2, [r3, #16]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 0201 	bic.w	r2, r2, #1
 8005174:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d10c      	bne.n	8005198 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005184:	f023 010f 	bic.w	r1, r3, #15
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	1e5a      	subs	r2, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	430a      	orrs	r2, r1
 8005194:	631a      	str	r2, [r3, #48]	; 0x30
 8005196:	e007      	b.n	80051a8 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 020f 	bic.w	r2, r2, #15
 80051a6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ac:	f023 0303 	bic.w	r3, r3, #3
 80051b0:	f043 0201 	orr.w	r2, r3, #1
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	655a      	str	r2, [r3, #84]	; 0x54
 80051b8:	e007      	b.n	80051ca <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	f043 0210 	orr.w	r2, r3, #16
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80051ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3720      	adds	r7, #32
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	20000000 	.word	0x20000000
 80051d8:	053e2d63 	.word	0x053e2d63
 80051dc:	50040000 	.word	0x50040000
 80051e0:	50040300 	.word	0x50040300
 80051e4:	fff0c007 	.word	0xfff0c007

080051e8 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_ADC_Stop_DMA+0x16>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e051      	b.n	80052a2 <HAL_ADC_Stop_DMA+0xba>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005206:	2103      	movs	r1, #3
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fe03 	bl	8005e14 <ADC_ConversionStop>
 800520e:	4603      	mov	r3, r0
 8005210:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005212:	7bfb      	ldrb	r3, [r7, #15]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d13f      	bne.n	8005298 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68da      	ldr	r2, [r3, #12]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0201 	bic.w	r2, r2, #1
 8005226:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800522c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d10f      	bne.n	8005256 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523a:	4618      	mov	r0, r3
 800523c:	f001 fae6 	bl	800680c <HAL_DMA_Abort>
 8005240:	4603      	mov	r3, r0
 8005242:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d005      	beq.n	8005256 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800524e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0210 	bic.w	r2, r2, #16
 8005264:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8005266:	7bfb      	ldrb	r3, [r7, #15]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d105      	bne.n	8005278 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 feef 	bl	8006050 <ADC_Disable>
 8005272:	4603      	mov	r3, r0
 8005274:	73fb      	strb	r3, [r7, #15]
 8005276:	e002      	b.n	800527e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fee9 	bl	8006050 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800527e:	7bfb      	ldrb	r3, [r7, #15]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d109      	bne.n	8005298 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005288:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800528c:	f023 0301 	bic.w	r3, r3, #1
 8005290:	f043 0201 	orr.w	r2, r3, #1
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b088      	sub	sp, #32
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80052b2:	2300      	movs	r3, #0
 80052b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d017      	beq.n	8005300 <HAL_ADC_IRQHandler+0x56>
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d012      	beq.n	8005300 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d105      	bne.n	80052f2 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ea:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f001 f854 	bl	80063a0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2202      	movs	r2, #2
 80052fe:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	f003 0304 	and.w	r3, r3, #4
 8005306:	2b00      	cmp	r3, #0
 8005308:	d004      	beq.n	8005314 <HAL_ADC_IRQHandler+0x6a>
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f003 0304 	and.w	r3, r3, #4
 8005310:	2b00      	cmp	r3, #0
 8005312:	d109      	bne.n	8005328 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800531a:	2b00      	cmp	r3, #0
 800531c:	d05e      	beq.n	80053dc <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	2b00      	cmp	r3, #0
 8005326:	d059      	beq.n	80053dc <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532c:	f003 0310 	and.w	r3, r3, #16
 8005330:	2b00      	cmp	r3, #0
 8005332:	d105      	bne.n	8005340 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005338:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4618      	mov	r0, r3
 8005346:	f7ff fc7c 	bl	8004c42 <LL_ADC_REG_IsTriggerSourceSWStart>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d03e      	beq.n	80053ce <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	613b      	str	r3, [r7, #16]
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d135      	bne.n	80053ce <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b08      	cmp	r3, #8
 800536e:	d12e      	bne.n	80053ce <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff fdb5 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d11a      	bne.n	80053b6 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 020c 	bic.w	r2, r2, #12
 800538e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005394:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d112      	bne.n	80053ce <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ac:	f043 0201 	orr.w	r2, r3, #1
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	655a      	str	r2, [r3, #84]	; 0x54
 80053b4:	e00b      	b.n	80053ce <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ba:	f043 0210 	orr.w	r2, r3, #16
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053c6:	f043 0201 	orr.w	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7fb ff86 	bl	80012e0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	220c      	movs	r2, #12
 80053da:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d004      	beq.n	80053f0 <HAL_ADC_IRQHandler+0x146>
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	f003 0320 	and.w	r3, r3, #32
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d109      	bne.n	8005404 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d072      	beq.n	80054e0 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d06d      	beq.n	80054e0 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005408:	f003 0310 	and.w	r3, r3, #16
 800540c:	2b00      	cmp	r3, #0
 800540e:	d105      	bne.n	800541c <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005414:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff fc4d 	bl	8004cc0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005426:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4618      	mov	r0, r3
 800542e:	f7ff fc08 	bl	8004c42 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005432:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d047      	beq.n	80054d2 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d007      	beq.n	800545c <HAL_ADC_IRQHandler+0x1b2>
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d03f      	beq.n	80054d2 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005458:	2b00      	cmp	r3, #0
 800545a:	d13a      	bne.n	80054d2 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005466:	2b40      	cmp	r3, #64	; 0x40
 8005468:	d133      	bne.n	80054d2 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d12e      	bne.n	80054d2 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4618      	mov	r0, r3
 800547a:	f7ff fd5a 	bl	8004f32 <LL_ADC_INJ_IsConversionOngoing>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d11a      	bne.n	80054ba <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005492:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005498:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d112      	bne.n	80054d2 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054b0:	f043 0201 	orr.w	r2, r3, #1
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	655a      	str	r2, [r3, #84]	; 0x54
 80054b8:	e00b      	b.n	80054d2 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054be:	f043 0210 	orr.w	r2, r3, #16
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ca:	f043 0201 	orr.w	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 ff3c 	bl	8006350 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2260      	movs	r2, #96	; 0x60
 80054de:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d011      	beq.n	800550e <HAL_ADC_IRQHandler+0x264>
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00c      	beq.n	800550e <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 f890 	bl	8005626 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2280      	movs	r2, #128	; 0x80
 800550c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005514:	2b00      	cmp	r3, #0
 8005516:	d012      	beq.n	800553e <HAL_ADC_IRQHandler+0x294>
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00d      	beq.n	800553e <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005526:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 ff22 	bl	8006378 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f44f 7280 	mov.w	r2, #256	; 0x100
 800553c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005544:	2b00      	cmp	r3, #0
 8005546:	d012      	beq.n	800556e <HAL_ADC_IRQHandler+0x2c4>
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00d      	beq.n	800556e <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005556:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 ff14 	bl	800638c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800556c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	f003 0310 	and.w	r3, r3, #16
 8005574:	2b00      	cmp	r3, #0
 8005576:	d02a      	beq.n	80055ce <HAL_ADC_IRQHandler+0x324>
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	2b00      	cmp	r3, #0
 8005580:	d025      	beq.n	80055ce <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005586:	2b00      	cmp	r3, #0
 8005588:	d102      	bne.n	8005590 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 800558a:	2301      	movs	r3, #1
 800558c:	61fb      	str	r3, [r7, #28]
 800558e:	e008      	b.n	80055a2 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 800559e:	2301      	movs	r3, #1
 80055a0:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d10e      	bne.n	80055c6 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055b8:	f043 0202 	orr.w	r2, r3, #2
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7fb fec5 	bl	8001350 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2210      	movs	r2, #16
 80055cc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d018      	beq.n	800560a <HAL_ADC_IRQHandler+0x360>
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d013      	beq.n	800560a <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f2:	f043 0208 	orr.w	r2, r3, #8
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005602:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 fead 	bl	8006364 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800560a:	bf00      	nop
 800560c:	3720      	adds	r7, #32
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005626:	b480      	push	{r7}
 8005628:	b083      	sub	sp, #12
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
	...

0800563c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b0b6      	sub	sp, #216	; 0xd8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005646:	2300      	movs	r3, #0
 8005648:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800564c:	2300      	movs	r3, #0
 800564e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005656:	2b01      	cmp	r3, #1
 8005658:	d101      	bne.n	800565e <HAL_ADC_ConfigChannel+0x22>
 800565a:	2302      	movs	r3, #2
 800565c:	e3b9      	b.n	8005dd2 <HAL_ADC_ConfigChannel+0x796>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff fc3a 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	f040 839e 	bne.w	8005db4 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b05      	cmp	r3, #5
 800567e:	d824      	bhi.n	80056ca <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	3b02      	subs	r3, #2
 8005686:	2b03      	cmp	r3, #3
 8005688:	d81b      	bhi.n	80056c2 <HAL_ADC_ConfigChannel+0x86>
 800568a:	a201      	add	r2, pc, #4	; (adr r2, 8005690 <HAL_ADC_ConfigChannel+0x54>)
 800568c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005690:	080056a1 	.word	0x080056a1
 8005694:	080056a9 	.word	0x080056a9
 8005698:	080056b1 	.word	0x080056b1
 800569c:	080056b9 	.word	0x080056b9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	220c      	movs	r2, #12
 80056a4:	605a      	str	r2, [r3, #4]
          break;
 80056a6:	e011      	b.n	80056cc <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	2212      	movs	r2, #18
 80056ac:	605a      	str	r2, [r3, #4]
          break;
 80056ae:	e00d      	b.n	80056cc <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	2218      	movs	r2, #24
 80056b4:	605a      	str	r2, [r3, #4]
          break;
 80056b6:	e009      	b.n	80056cc <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056be:	605a      	str	r2, [r3, #4]
          break;
 80056c0:	e004      	b.n	80056cc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	2206      	movs	r2, #6
 80056c6:	605a      	str	r2, [r3, #4]
          break;
 80056c8:	e000      	b.n	80056cc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80056ca:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6818      	ldr	r0, [r3, #0]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	6859      	ldr	r1, [r3, #4]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	f7ff fac5 	bl	8004c68 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff fbfe 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 80056e8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff fc1e 	bl	8004f32 <LL_ADC_INJ_IsConversionOngoing>
 80056f6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80056fa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f040 81a6 	bne.w	8005a50 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005704:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005708:	2b00      	cmp	r3, #0
 800570a:	f040 81a1 	bne.w	8005a50 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6819      	ldr	r1, [r3, #0]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	461a      	mov	r2, r3
 800571c:	f7ff fae3 	bl	8004ce6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	695a      	ldr	r2, [r3, #20]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	08db      	lsrs	r3, r3, #3
 800572c:	f003 0303 	and.w	r3, r3, #3
 8005730:	005b      	lsls	r3, r3, #1
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b04      	cmp	r3, #4
 8005740:	d00a      	beq.n	8005758 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	6919      	ldr	r1, [r3, #16]
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005752:	f7ff fa21 	bl	8004b98 <LL_ADC_SetOffset>
 8005756:	e17b      	b.n	8005a50 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2100      	movs	r1, #0
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff fa3e 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 8005764:	4603      	mov	r3, r0
 8005766:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10a      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x148>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2100      	movs	r1, #0
 8005774:	4618      	mov	r0, r3
 8005776:	f7ff fa33 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 800577a:	4603      	mov	r3, r0
 800577c:	0e9b      	lsrs	r3, r3, #26
 800577e:	f003 021f 	and.w	r2, r3, #31
 8005782:	e01e      	b.n	80057c2 <HAL_ADC_ConfigChannel+0x186>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2100      	movs	r1, #0
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff fa28 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 8005790:	4603      	mov	r3, r0
 8005792:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005796:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800579a:	fa93 f3a3 	rbit	r3, r3
 800579e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80057a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80057a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80057aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80057b2:	2320      	movs	r3, #32
 80057b4:	e004      	b.n	80057c0 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80057b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80057ba:	fab3 f383 	clz	r3, r3
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d105      	bne.n	80057da <HAL_ADC_ConfigChannel+0x19e>
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	0e9b      	lsrs	r3, r3, #26
 80057d4:	f003 031f 	and.w	r3, r3, #31
 80057d8:	e018      	b.n	800580c <HAL_ADC_ConfigChannel+0x1d0>
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80057e6:	fa93 f3a3 	rbit	r3, r3
 80057ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80057ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80057f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d101      	bne.n	8005802 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80057fe:	2320      	movs	r3, #32
 8005800:	e004      	b.n	800580c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8005802:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005806:	fab3 f383 	clz	r3, r3
 800580a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800580c:	429a      	cmp	r2, r3
 800580e:	d106      	bne.n	800581e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2200      	movs	r2, #0
 8005816:	2100      	movs	r1, #0
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff f9f7 	bl	8004c0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2101      	movs	r1, #1
 8005824:	4618      	mov	r0, r3
 8005826:	f7ff f9db 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 800582a:	4603      	mov	r3, r0
 800582c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005830:	2b00      	cmp	r3, #0
 8005832:	d10a      	bne.n	800584a <HAL_ADC_ConfigChannel+0x20e>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2101      	movs	r1, #1
 800583a:	4618      	mov	r0, r3
 800583c:	f7ff f9d0 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 8005840:	4603      	mov	r3, r0
 8005842:	0e9b      	lsrs	r3, r3, #26
 8005844:	f003 021f 	and.w	r2, r3, #31
 8005848:	e01e      	b.n	8005888 <HAL_ADC_ConfigChannel+0x24c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2101      	movs	r1, #1
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff f9c5 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 8005856:	4603      	mov	r3, r0
 8005858:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005860:	fa93 f3a3 	rbit	r3, r3
 8005864:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005868:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800586c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005870:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8005878:	2320      	movs	r3, #32
 800587a:	e004      	b.n	8005886 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 800587c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005880:	fab3 f383 	clz	r3, r3
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005890:	2b00      	cmp	r3, #0
 8005892:	d105      	bne.n	80058a0 <HAL_ADC_ConfigChannel+0x264>
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	0e9b      	lsrs	r3, r3, #26
 800589a:	f003 031f 	and.w	r3, r3, #31
 800589e:	e018      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x296>
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058ac:	fa93 f3a3 	rbit	r3, r3
 80058b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80058b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80058b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80058bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80058c4:	2320      	movs	r3, #32
 80058c6:	e004      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80058c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058cc:	fab3 f383 	clz	r3, r3
 80058d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d106      	bne.n	80058e4 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2200      	movs	r2, #0
 80058dc:	2101      	movs	r1, #1
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff f994 	bl	8004c0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2102      	movs	r1, #2
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff f978 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 80058f0:	4603      	mov	r3, r0
 80058f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10a      	bne.n	8005910 <HAL_ADC_ConfigChannel+0x2d4>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2102      	movs	r1, #2
 8005900:	4618      	mov	r0, r3
 8005902:	f7ff f96d 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 8005906:	4603      	mov	r3, r0
 8005908:	0e9b      	lsrs	r3, r3, #26
 800590a:	f003 021f 	and.w	r2, r3, #31
 800590e:	e01e      	b.n	800594e <HAL_ADC_ConfigChannel+0x312>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2102      	movs	r1, #2
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff f962 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 800591c:	4603      	mov	r3, r0
 800591e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005922:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005926:	fa93 f3a3 	rbit	r3, r3
 800592a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800592e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005932:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8005936:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800593e:	2320      	movs	r3, #32
 8005940:	e004      	b.n	800594c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8005942:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005946:	fab3 f383 	clz	r3, r3
 800594a:	b2db      	uxtb	r3, r3
 800594c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005956:	2b00      	cmp	r3, #0
 8005958:	d105      	bne.n	8005966 <HAL_ADC_ConfigChannel+0x32a>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	0e9b      	lsrs	r3, r3, #26
 8005960:	f003 031f 	and.w	r3, r3, #31
 8005964:	e016      	b.n	8005994 <HAL_ADC_ConfigChannel+0x358>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005972:	fa93 f3a3 	rbit	r3, r3
 8005976:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8005978:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800597a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800597e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8005986:	2320      	movs	r3, #32
 8005988:	e004      	b.n	8005994 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800598a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800598e:	fab3 f383 	clz	r3, r3
 8005992:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005994:	429a      	cmp	r2, r3
 8005996:	d106      	bne.n	80059a6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2200      	movs	r2, #0
 800599e:	2102      	movs	r1, #2
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff f933 	bl	8004c0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2103      	movs	r1, #3
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7ff f917 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 80059b2:	4603      	mov	r3, r0
 80059b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10a      	bne.n	80059d2 <HAL_ADC_ConfigChannel+0x396>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2103      	movs	r1, #3
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff f90c 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 80059c8:	4603      	mov	r3, r0
 80059ca:	0e9b      	lsrs	r3, r3, #26
 80059cc:	f003 021f 	and.w	r2, r3, #31
 80059d0:	e017      	b.n	8005a02 <HAL_ADC_ConfigChannel+0x3c6>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2103      	movs	r1, #3
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff f901 	bl	8004be0 <LL_ADC_GetOffsetChannel>
 80059de:	4603      	mov	r3, r0
 80059e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059e4:	fa93 f3a3 	rbit	r3, r3
 80059e8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80059ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059ec:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80059ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80059f4:	2320      	movs	r3, #32
 80059f6:	e003      	b.n	8005a00 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80059f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059fa:	fab3 f383 	clz	r3, r3
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d105      	bne.n	8005a1a <HAL_ADC_ConfigChannel+0x3de>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	0e9b      	lsrs	r3, r3, #26
 8005a14:	f003 031f 	and.w	r3, r3, #31
 8005a18:	e011      	b.n	8005a3e <HAL_ADC_ConfigChannel+0x402>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a22:	fa93 f3a3 	rbit	r3, r3
 8005a26:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a2a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8005a32:	2320      	movs	r3, #32
 8005a34:	e003      	b.n	8005a3e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8005a36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a38:	fab3 f383 	clz	r3, r3
 8005a3c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d106      	bne.n	8005a50 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2200      	movs	r2, #0
 8005a48:	2103      	movs	r1, #3
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f7ff f8de 	bl	8004c0c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7ff fa0b 	bl	8004e70 <LL_ADC_IsEnabled>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f040 813f 	bne.w	8005ce0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6818      	ldr	r0, [r3, #0]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	6819      	ldr	r1, [r3, #0]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	f7ff f964 	bl	8004d3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	4a8e      	ldr	r2, [pc, #568]	; (8005cb4 <HAL_ADC_ConfigChannel+0x678>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	f040 8130 	bne.w	8005ce0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10b      	bne.n	8005aa8 <HAL_ADC_ConfigChannel+0x46c>
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	0e9b      	lsrs	r3, r3, #26
 8005a96:	3301      	adds	r3, #1
 8005a98:	f003 031f 	and.w	r3, r3, #31
 8005a9c:	2b09      	cmp	r3, #9
 8005a9e:	bf94      	ite	ls
 8005aa0:	2301      	movls	r3, #1
 8005aa2:	2300      	movhi	r3, #0
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	e019      	b.n	8005adc <HAL_ADC_ConfigChannel+0x4a0>
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ab0:	fa93 f3a3 	rbit	r3, r3
 8005ab4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005ab6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ab8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005aba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d101      	bne.n	8005ac4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8005ac0:	2320      	movs	r3, #32
 8005ac2:	e003      	b.n	8005acc <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8005ac4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ac6:	fab3 f383 	clz	r3, r3
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	3301      	adds	r3, #1
 8005ace:	f003 031f 	and.w	r3, r3, #31
 8005ad2:	2b09      	cmp	r3, #9
 8005ad4:	bf94      	ite	ls
 8005ad6:	2301      	movls	r3, #1
 8005ad8:	2300      	movhi	r3, #0
 8005ada:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d079      	beq.n	8005bd4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d107      	bne.n	8005afc <HAL_ADC_ConfigChannel+0x4c0>
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	0e9b      	lsrs	r3, r3, #26
 8005af2:	3301      	adds	r3, #1
 8005af4:	069b      	lsls	r3, r3, #26
 8005af6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005afa:	e015      	b.n	8005b28 <HAL_ADC_ConfigChannel+0x4ec>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b04:	fa93 f3a3 	rbit	r3, r3
 8005b08:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005b0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b0c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005b0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8005b14:	2320      	movs	r3, #32
 8005b16:	e003      	b.n	8005b20 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8005b18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b1a:	fab3 f383 	clz	r3, r3
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	3301      	adds	r3, #1
 8005b22:	069b      	lsls	r3, r3, #26
 8005b24:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d109      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x50c>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	0e9b      	lsrs	r3, r3, #26
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	f003 031f 	and.w	r3, r3, #31
 8005b40:	2101      	movs	r1, #1
 8005b42:	fa01 f303 	lsl.w	r3, r1, r3
 8005b46:	e017      	b.n	8005b78 <HAL_ADC_ConfigChannel+0x53c>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b50:	fa93 f3a3 	rbit	r3, r3
 8005b54:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b58:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d101      	bne.n	8005b64 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8005b60:	2320      	movs	r3, #32
 8005b62:	e003      	b.n	8005b6c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8005b64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b66:	fab3 f383 	clz	r3, r3
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	f003 031f 	and.w	r3, r3, #31
 8005b72:	2101      	movs	r1, #1
 8005b74:	fa01 f303 	lsl.w	r3, r1, r3
 8005b78:	ea42 0103 	orr.w	r1, r2, r3
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10a      	bne.n	8005b9e <HAL_ADC_ConfigChannel+0x562>
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	0e9b      	lsrs	r3, r3, #26
 8005b8e:	3301      	adds	r3, #1
 8005b90:	f003 021f 	and.w	r2, r3, #31
 8005b94:	4613      	mov	r3, r2
 8005b96:	005b      	lsls	r3, r3, #1
 8005b98:	4413      	add	r3, r2
 8005b9a:	051b      	lsls	r3, r3, #20
 8005b9c:	e018      	b.n	8005bd0 <HAL_ADC_ConfigChannel+0x594>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba6:	fa93 f3a3 	rbit	r3, r3
 8005baa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005bb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8005bb6:	2320      	movs	r3, #32
 8005bb8:	e003      	b.n	8005bc2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8005bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bbc:	fab3 f383 	clz	r3, r3
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	f003 021f 	and.w	r2, r3, #31
 8005bc8:	4613      	mov	r3, r2
 8005bca:	005b      	lsls	r3, r3, #1
 8005bcc:	4413      	add	r3, r2
 8005bce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005bd0:	430b      	orrs	r3, r1
 8005bd2:	e080      	b.n	8005cd6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d107      	bne.n	8005bf0 <HAL_ADC_ConfigChannel+0x5b4>
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	0e9b      	lsrs	r3, r3, #26
 8005be6:	3301      	adds	r3, #1
 8005be8:	069b      	lsls	r3, r3, #26
 8005bea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005bee:	e015      	b.n	8005c1c <HAL_ADC_ConfigChannel+0x5e0>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf8:	fa93 f3a3 	rbit	r3, r3
 8005bfc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c00:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8005c08:	2320      	movs	r3, #32
 8005c0a:	e003      	b.n	8005c14 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8005c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c0e:	fab3 f383 	clz	r3, r3
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	3301      	adds	r3, #1
 8005c16:	069b      	lsls	r3, r3, #26
 8005c18:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d109      	bne.n	8005c3c <HAL_ADC_ConfigChannel+0x600>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	0e9b      	lsrs	r3, r3, #26
 8005c2e:	3301      	adds	r3, #1
 8005c30:	f003 031f 	and.w	r3, r3, #31
 8005c34:	2101      	movs	r1, #1
 8005c36:	fa01 f303 	lsl.w	r3, r1, r3
 8005c3a:	e017      	b.n	8005c6c <HAL_ADC_ConfigChannel+0x630>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c42:	6a3b      	ldr	r3, [r7, #32]
 8005c44:	fa93 f3a3 	rbit	r3, r3
 8005c48:	61fb      	str	r3, [r7, #28]
  return result;
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8005c54:	2320      	movs	r3, #32
 8005c56:	e003      	b.n	8005c60 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8005c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5a:	fab3 f383 	clz	r3, r3
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	3301      	adds	r3, #1
 8005c62:	f003 031f 	and.w	r3, r3, #31
 8005c66:	2101      	movs	r1, #1
 8005c68:	fa01 f303 	lsl.w	r3, r1, r3
 8005c6c:	ea42 0103 	orr.w	r1, r2, r3
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10d      	bne.n	8005c98 <HAL_ADC_ConfigChannel+0x65c>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	0e9b      	lsrs	r3, r3, #26
 8005c82:	3301      	adds	r3, #1
 8005c84:	f003 021f 	and.w	r2, r3, #31
 8005c88:	4613      	mov	r3, r2
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	4413      	add	r3, r2
 8005c8e:	3b1e      	subs	r3, #30
 8005c90:	051b      	lsls	r3, r3, #20
 8005c92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005c96:	e01d      	b.n	8005cd4 <HAL_ADC_ConfigChannel+0x698>
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	fa93 f3a3 	rbit	r3, r3
 8005ca4:	613b      	str	r3, [r7, #16]
  return result;
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d103      	bne.n	8005cb8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8005cb0:	2320      	movs	r3, #32
 8005cb2:	e005      	b.n	8005cc0 <HAL_ADC_ConfigChannel+0x684>
 8005cb4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	fab3 f383 	clz	r3, r3
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	f003 021f 	and.w	r2, r3, #31
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	005b      	lsls	r3, r3, #1
 8005cca:	4413      	add	r3, r2
 8005ccc:	3b1e      	subs	r3, #30
 8005cce:	051b      	lsls	r3, r3, #20
 8005cd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	6892      	ldr	r2, [r2, #8]
 8005cda:	4619      	mov	r1, r3
 8005cdc:	f7ff f803 	bl	8004ce6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	4b3d      	ldr	r3, [pc, #244]	; (8005ddc <HAL_ADC_ConfigChannel+0x7a0>)
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d06c      	beq.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005cec:	483c      	ldr	r0, [pc, #240]	; (8005de0 <HAL_ADC_ConfigChannel+0x7a4>)
 8005cee:	f7fe ff45 	bl	8004b7c <LL_ADC_GetCommonPathInternalCh>
 8005cf2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a3a      	ldr	r2, [pc, #232]	; (8005de4 <HAL_ADC_ConfigChannel+0x7a8>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d127      	bne.n	8005d50 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005d00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d121      	bne.n	8005d50 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a35      	ldr	r2, [pc, #212]	; (8005de8 <HAL_ADC_ConfigChannel+0x7ac>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d157      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d1a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005d1e:	4619      	mov	r1, r3
 8005d20:	482f      	ldr	r0, [pc, #188]	; (8005de0 <HAL_ADC_ConfigChannel+0x7a4>)
 8005d22:	f7fe ff18 	bl	8004b56 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005d26:	4b31      	ldr	r3, [pc, #196]	; (8005dec <HAL_ADC_ConfigChannel+0x7b0>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	099b      	lsrs	r3, r3, #6
 8005d2c:	4a30      	ldr	r2, [pc, #192]	; (8005df0 <HAL_ADC_ConfigChannel+0x7b4>)
 8005d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d32:	099b      	lsrs	r3, r3, #6
 8005d34:	1c5a      	adds	r2, r3, #1
 8005d36:	4613      	mov	r3, r2
 8005d38:	005b      	lsls	r3, r3, #1
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d40:	e002      	b.n	8005d48 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	3b01      	subs	r3, #1
 8005d46:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1f9      	bne.n	8005d42 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d4e:	e03a      	b.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a27      	ldr	r2, [pc, #156]	; (8005df4 <HAL_ADC_ConfigChannel+0x7b8>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d113      	bne.n	8005d82 <HAL_ADC_ConfigChannel+0x746>
 8005d5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10d      	bne.n	8005d82 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a1f      	ldr	r2, [pc, #124]	; (8005de8 <HAL_ADC_ConfigChannel+0x7ac>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d12a      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d74:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4819      	ldr	r0, [pc, #100]	; (8005de0 <HAL_ADC_ConfigChannel+0x7a4>)
 8005d7c:	f7fe feeb 	bl	8004b56 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d80:	e021      	b.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a1c      	ldr	r2, [pc, #112]	; (8005df8 <HAL_ADC_ConfigChannel+0x7bc>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d11c      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005d8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d116      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a12      	ldr	r2, [pc, #72]	; (8005de8 <HAL_ADC_ConfigChannel+0x7ac>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d111      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005da2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005da6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005daa:	4619      	mov	r1, r3
 8005dac:	480c      	ldr	r0, [pc, #48]	; (8005de0 <HAL_ADC_ConfigChannel+0x7a4>)
 8005dae:	f7fe fed2 	bl	8004b56 <LL_ADC_SetCommonPathInternalCh>
 8005db2:	e008      	b.n	8005dc6 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db8:	f043 0220 	orr.w	r2, r3, #32
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005dce:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	37d8      	adds	r7, #216	; 0xd8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	80080000 	.word	0x80080000
 8005de0:	50040300 	.word	0x50040300
 8005de4:	c7520000 	.word	0xc7520000
 8005de8:	50040000 	.word	0x50040000
 8005dec:	20000000 	.word	0x20000000
 8005df0:	053e2d63 	.word	0x053e2d63
 8005df4:	cb840000 	.word	0xcb840000
 8005df8:	80000001 	.word	0x80000001

08005dfc <HAL_ADC_GetState>:
  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
  * @param hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b088      	sub	sp, #32
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7ff f85a 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 8005e30:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff f87b 	bl	8004f32 <LL_ADC_INJ_IsConversionOngoing>
 8005e3c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d103      	bne.n	8005e4c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 8098 	beq.w	8005f7c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d02a      	beq.n	8005eb0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	7e5b      	ldrb	r3, [r3, #25]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d126      	bne.n	8005eb0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	7e1b      	ldrb	r3, [r3, #24]
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d122      	bne.n	8005eb0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005e6e:	e014      	b.n	8005e9a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	4a45      	ldr	r2, [pc, #276]	; (8005f88 <ADC_ConversionStop+0x174>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d90d      	bls.n	8005e94 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7c:	f043 0210 	orr.w	r2, r3, #16
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e88:	f043 0201 	orr.w	r2, r3, #1
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e074      	b.n	8005f7e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	3301      	adds	r3, #1
 8005e98:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea4:	2b40      	cmp	r3, #64	; 0x40
 8005ea6:	d1e3      	bne.n	8005e70 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2240      	movs	r2, #64	; 0x40
 8005eae:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d014      	beq.n	8005ee0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7ff f812 	bl	8004ee4 <LL_ADC_REG_IsConversionOngoing>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00c      	beq.n	8005ee0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fe ffe3 	bl	8004e96 <LL_ADC_IsDisableOngoing>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d104      	bne.n	8005ee0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7fe ffee 	bl	8004ebc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d014      	beq.n	8005f10 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7ff f821 	bl	8004f32 <LL_ADC_INJ_IsConversionOngoing>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00c      	beq.n	8005f10 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7fe ffcb 	bl	8004e96 <LL_ADC_IsDisableOngoing>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d104      	bne.n	8005f10 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fe fffd 	bl	8004f0a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d005      	beq.n	8005f22 <ADC_ConversionStop+0x10e>
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	2b03      	cmp	r3, #3
 8005f1a:	d105      	bne.n	8005f28 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005f1c:	230c      	movs	r3, #12
 8005f1e:	617b      	str	r3, [r7, #20]
        break;
 8005f20:	e005      	b.n	8005f2e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005f22:	2308      	movs	r3, #8
 8005f24:	617b      	str	r3, [r7, #20]
        break;
 8005f26:	e002      	b.n	8005f2e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005f28:	2304      	movs	r3, #4
 8005f2a:	617b      	str	r3, [r7, #20]
        break;
 8005f2c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005f2e:	f7fe fdcf 	bl	8004ad0 <HAL_GetTick>
 8005f32:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005f34:	e01b      	b.n	8005f6e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005f36:	f7fe fdcb 	bl	8004ad0 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b05      	cmp	r3, #5
 8005f42:	d914      	bls.n	8005f6e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689a      	ldr	r2, [r3, #8]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00d      	beq.n	8005f6e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f56:	f043 0210 	orr.w	r2, r3, #16
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f62:	f043 0201 	orr.w	r2, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e007      	b.n	8005f7e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	4013      	ands	r3, r2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1dc      	bne.n	8005f36 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3720      	adds	r7, #32
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	a33fffff 	.word	0xa33fffff

08005f8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7fe ff69 	bl	8004e70 <LL_ADC_IsEnabled>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d14d      	bne.n	8006040 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689a      	ldr	r2, [r3, #8]
 8005faa:	4b28      	ldr	r3, [pc, #160]	; (800604c <ADC_Enable+0xc0>)
 8005fac:	4013      	ands	r3, r2
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00d      	beq.n	8005fce <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fb6:	f043 0210 	orr.w	r2, r3, #16
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc2:	f043 0201 	orr.w	r2, r3, #1
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e039      	b.n	8006042 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7fe ff24 	bl	8004e20 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005fd8:	f7fe fd7a 	bl	8004ad0 <HAL_GetTick>
 8005fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005fde:	e028      	b.n	8006032 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7fe ff43 	bl	8004e70 <LL_ADC_IsEnabled>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d104      	bne.n	8005ffa <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fe ff13 	bl	8004e20 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005ffa:	f7fe fd69 	bl	8004ad0 <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d914      	bls.n	8006032 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b01      	cmp	r3, #1
 8006014:	d00d      	beq.n	8006032 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800601a:	f043 0210 	orr.w	r2, r3, #16
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006026:	f043 0201 	orr.w	r2, r3, #1
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e007      	b.n	8006042 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b01      	cmp	r3, #1
 800603e:	d1cf      	bne.n	8005fe0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	8000003f 	.word	0x8000003f

08006050 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4618      	mov	r0, r3
 800605e:	f7fe ff1a 	bl	8004e96 <LL_ADC_IsDisableOngoing>
 8006062:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4618      	mov	r0, r3
 800606a:	f7fe ff01 	bl	8004e70 <LL_ADC_IsEnabled>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d047      	beq.n	8006104 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d144      	bne.n	8006104 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 030d 	and.w	r3, r3, #13
 8006084:	2b01      	cmp	r3, #1
 8006086:	d10c      	bne.n	80060a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4618      	mov	r0, r3
 800608e:	f7fe fedb 	bl	8004e48 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2203      	movs	r2, #3
 8006098:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800609a:	f7fe fd19 	bl	8004ad0 <HAL_GetTick>
 800609e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80060a0:	e029      	b.n	80060f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060a6:	f043 0210 	orr.w	r2, r3, #16
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060b2:	f043 0201 	orr.w	r2, r3, #1
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e023      	b.n	8006106 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80060be:	f7fe fd07 	bl	8004ad0 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d914      	bls.n	80060f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00d      	beq.n	80060f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060de:	f043 0210 	orr.w	r2, r3, #16
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ea:	f043 0201 	orr.w	r2, r3, #1
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e007      	b.n	8006106 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1dc      	bne.n	80060be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}

0800610e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800610e:	b580      	push	{r7, lr}
 8006110:	b084      	sub	sp, #16
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006120:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006124:	2b00      	cmp	r3, #0
 8006126:	d14b      	bne.n	80061c0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0308 	and.w	r3, r3, #8
 800613e:	2b00      	cmp	r3, #0
 8006140:	d021      	beq.n	8006186 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4618      	mov	r0, r3
 8006148:	f7fe fd7b 	bl	8004c42 <LL_ADC_REG_IsTriggerSourceSWStart>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d032      	beq.n	80061b8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d12b      	bne.n	80061b8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006164:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006170:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d11f      	bne.n	80061b8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617c:	f043 0201 	orr.w	r2, r3, #1
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	655a      	str	r2, [r3, #84]	; 0x54
 8006184:	e018      	b.n	80061b8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f003 0302 	and.w	r3, r3, #2
 8006190:	2b00      	cmp	r3, #0
 8006192:	d111      	bne.n	80061b8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006198:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d105      	bne.n	80061b8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b0:	f043 0201 	orr.w	r2, r3, #1
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	f7fb f891 	bl	80012e0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80061be:	e00e      	b.n	80061de <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c4:	f003 0310 	and.w	r3, r3, #16
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f7fb f8bf 	bl	8001350 <HAL_ADC_ErrorCallback>
}
 80061d2:	e004      	b.n	80061de <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	4798      	blx	r3
}
 80061de:	bf00      	nop
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b084      	sub	sp, #16
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f7ff fa0c 	bl	8005612 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80061fa:	bf00      	nop
 80061fc:	3710      	adds	r7, #16
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006202:	b580      	push	{r7, lr}
 8006204:	b084      	sub	sp, #16
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006214:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006220:	f043 0204 	orr.w	r2, r3, #4
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f7fb f891 	bl	8001350 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800622e:	bf00      	nop
 8006230:	3710      	adds	r7, #16
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <LL_ADC_StartCalibration>:
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
 800623e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006248:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006252:	4313      	orrs	r3, r2
 8006254:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	609a      	str	r2, [r3, #8]
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <LL_ADC_IsCalibrationOnGoing>:
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006278:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800627c:	d101      	bne.n	8006282 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800627e:	2301      	movs	r3, #1
 8006280:	e000      	b.n	8006284 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800629a:	2300      	movs	r3, #0
 800629c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_ADCEx_Calibration_Start+0x1c>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e04d      	b.n	8006348 <HAL_ADCEx_Calibration_Start+0xb8>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7ff fecb 	bl	8006050 <ADC_Disable>
 80062ba:	4603      	mov	r3, r0
 80062bc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80062be:	7bfb      	ldrb	r3, [r7, #15]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d136      	bne.n	8006332 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80062cc:	f023 0302 	bic.w	r3, r3, #2
 80062d0:	f043 0202 	orr.w	r2, r3, #2
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	4618      	mov	r0, r3
 80062e0:	f7ff ffa9 	bl	8006236 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80062e4:	e014      	b.n	8006310 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	3301      	adds	r3, #1
 80062ea:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80062f2:	d30d      	bcc.n	8006310 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f8:	f023 0312 	bic.w	r3, r3, #18
 80062fc:	f043 0210 	orr.w	r2, r3, #16
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e01b      	b.n	8006348 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4618      	mov	r0, r3
 8006316:	f7ff ffa7 	bl	8006268 <LL_ADC_IsCalibrationOnGoing>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1e2      	bne.n	80062e6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006324:	f023 0303 	bic.w	r3, r3, #3
 8006328:	f043 0201 	orr.w	r2, r3, #1
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	655a      	str	r2, [r3, #84]	; 0x54
 8006330:	e005      	b.n	800633e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006336:	f043 0210 	orr.w	r2, r3, #16
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8006346:	7bfb      	ldrb	r3, [r7, #15]
}
 8006348:	4618      	mov	r0, r3
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f003 0307 	and.w	r3, r3, #7
 80063c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063c4:	4b0c      	ldr	r3, [pc, #48]	; (80063f8 <__NVIC_SetPriorityGrouping+0x44>)
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063ca:	68ba      	ldr	r2, [r7, #8]
 80063cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80063d0:	4013      	ands	r3, r2
 80063d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80063e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063e6:	4a04      	ldr	r2, [pc, #16]	; (80063f8 <__NVIC_SetPriorityGrouping+0x44>)
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	60d3      	str	r3, [r2, #12]
}
 80063ec:	bf00      	nop
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	e000ed00 	.word	0xe000ed00

080063fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063fc:	b480      	push	{r7}
 80063fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006400:	4b04      	ldr	r3, [pc, #16]	; (8006414 <__NVIC_GetPriorityGrouping+0x18>)
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	0a1b      	lsrs	r3, r3, #8
 8006406:	f003 0307 	and.w	r3, r3, #7
}
 800640a:	4618      	mov	r0, r3
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr
 8006414:	e000ed00 	.word	0xe000ed00

08006418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	4603      	mov	r3, r0
 8006420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006426:	2b00      	cmp	r3, #0
 8006428:	db0b      	blt.n	8006442 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800642a:	79fb      	ldrb	r3, [r7, #7]
 800642c:	f003 021f 	and.w	r2, r3, #31
 8006430:	4907      	ldr	r1, [pc, #28]	; (8006450 <__NVIC_EnableIRQ+0x38>)
 8006432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006436:	095b      	lsrs	r3, r3, #5
 8006438:	2001      	movs	r0, #1
 800643a:	fa00 f202 	lsl.w	r2, r0, r2
 800643e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006442:	bf00      	nop
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	e000e100 	.word	0xe000e100

08006454 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800645e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006462:	2b00      	cmp	r3, #0
 8006464:	db12      	blt.n	800648c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006466:	79fb      	ldrb	r3, [r7, #7]
 8006468:	f003 021f 	and.w	r2, r3, #31
 800646c:	490a      	ldr	r1, [pc, #40]	; (8006498 <__NVIC_DisableIRQ+0x44>)
 800646e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006472:	095b      	lsrs	r3, r3, #5
 8006474:	2001      	movs	r0, #1
 8006476:	fa00 f202 	lsl.w	r2, r0, r2
 800647a:	3320      	adds	r3, #32
 800647c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006480:	f3bf 8f4f 	dsb	sy
}
 8006484:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006486:	f3bf 8f6f 	isb	sy
}
 800648a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	e000e100 	.word	0xe000e100

0800649c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	4603      	mov	r3, r0
 80064a4:	6039      	str	r1, [r7, #0]
 80064a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	db0a      	blt.n	80064c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	b2da      	uxtb	r2, r3
 80064b4:	490c      	ldr	r1, [pc, #48]	; (80064e8 <__NVIC_SetPriority+0x4c>)
 80064b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ba:	0112      	lsls	r2, r2, #4
 80064bc:	b2d2      	uxtb	r2, r2
 80064be:	440b      	add	r3, r1
 80064c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80064c4:	e00a      	b.n	80064dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	b2da      	uxtb	r2, r3
 80064ca:	4908      	ldr	r1, [pc, #32]	; (80064ec <__NVIC_SetPriority+0x50>)
 80064cc:	79fb      	ldrb	r3, [r7, #7]
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	3b04      	subs	r3, #4
 80064d4:	0112      	lsls	r2, r2, #4
 80064d6:	b2d2      	uxtb	r2, r2
 80064d8:	440b      	add	r3, r1
 80064da:	761a      	strb	r2, [r3, #24]
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	e000e100 	.word	0xe000e100
 80064ec:	e000ed00 	.word	0xe000ed00

080064f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b089      	sub	sp, #36	; 0x24
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f003 0307 	and.w	r3, r3, #7
 8006502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	f1c3 0307 	rsb	r3, r3, #7
 800650a:	2b04      	cmp	r3, #4
 800650c:	bf28      	it	cs
 800650e:	2304      	movcs	r3, #4
 8006510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	3304      	adds	r3, #4
 8006516:	2b06      	cmp	r3, #6
 8006518:	d902      	bls.n	8006520 <NVIC_EncodePriority+0x30>
 800651a:	69fb      	ldr	r3, [r7, #28]
 800651c:	3b03      	subs	r3, #3
 800651e:	e000      	b.n	8006522 <NVIC_EncodePriority+0x32>
 8006520:	2300      	movs	r3, #0
 8006522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006524:	f04f 32ff 	mov.w	r2, #4294967295
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	fa02 f303 	lsl.w	r3, r2, r3
 800652e:	43da      	mvns	r2, r3
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	401a      	ands	r2, r3
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006538:	f04f 31ff 	mov.w	r1, #4294967295
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	fa01 f303 	lsl.w	r3, r1, r3
 8006542:	43d9      	mvns	r1, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006548:	4313      	orrs	r3, r2
         );
}
 800654a:	4618      	mov	r0, r3
 800654c:	3724      	adds	r7, #36	; 0x24
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b082      	sub	sp, #8
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7ff ff28 	bl	80063b4 <__NVIC_SetPriorityGrouping>
}
 8006564:	bf00      	nop
 8006566:	3708      	adds	r7, #8
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	4603      	mov	r3, r0
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
 8006578:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800657a:	2300      	movs	r3, #0
 800657c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800657e:	f7ff ff3d 	bl	80063fc <__NVIC_GetPriorityGrouping>
 8006582:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	68b9      	ldr	r1, [r7, #8]
 8006588:	6978      	ldr	r0, [r7, #20]
 800658a:	f7ff ffb1 	bl	80064f0 <NVIC_EncodePriority>
 800658e:	4602      	mov	r2, r0
 8006590:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006594:	4611      	mov	r1, r2
 8006596:	4618      	mov	r0, r3
 8006598:	f7ff ff80 	bl	800649c <__NVIC_SetPriority>
}
 800659c:	bf00      	nop
 800659e:	3718      	adds	r7, #24
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b082      	sub	sp, #8
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	4603      	mov	r3, r0
 80065ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80065ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7ff ff30 	bl	8006418 <__NVIC_EnableIRQ>
}
 80065b8:	bf00      	nop
 80065ba:	3708      	adds	r7, #8
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b082      	sub	sp, #8
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	4603      	mov	r3, r0
 80065c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80065ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f7ff ff40 	bl	8006454 <__NVIC_DisableIRQ>
}
 80065d4:	bf00      	nop
 80065d6:	3708      	adds	r7, #8
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d101      	bne.n	80065ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e098      	b.n	8006720 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	4b4d      	ldr	r3, [pc, #308]	; (800672c <HAL_DMA_Init+0x150>)
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d80f      	bhi.n	800661a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	461a      	mov	r2, r3
 8006600:	4b4b      	ldr	r3, [pc, #300]	; (8006730 <HAL_DMA_Init+0x154>)
 8006602:	4413      	add	r3, r2
 8006604:	4a4b      	ldr	r2, [pc, #300]	; (8006734 <HAL_DMA_Init+0x158>)
 8006606:	fba2 2303 	umull	r2, r3, r2, r3
 800660a:	091b      	lsrs	r3, r3, #4
 800660c:	009a      	lsls	r2, r3, #2
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a48      	ldr	r2, [pc, #288]	; (8006738 <HAL_DMA_Init+0x15c>)
 8006616:	641a      	str	r2, [r3, #64]	; 0x40
 8006618:	e00e      	b.n	8006638 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	461a      	mov	r2, r3
 8006620:	4b46      	ldr	r3, [pc, #280]	; (800673c <HAL_DMA_Init+0x160>)
 8006622:	4413      	add	r3, r2
 8006624:	4a43      	ldr	r2, [pc, #268]	; (8006734 <HAL_DMA_Init+0x158>)
 8006626:	fba2 2303 	umull	r2, r3, r2, r3
 800662a:	091b      	lsrs	r3, r3, #4
 800662c:	009a      	lsls	r2, r3, #2
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a42      	ldr	r2, [pc, #264]	; (8006740 <HAL_DMA_Init+0x164>)
 8006636:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2202      	movs	r2, #2
 800663c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800664e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006652:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800665c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006668:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006674:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a1b      	ldr	r3, [r3, #32]
 800667a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006692:	d039      	beq.n	8006708 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006698:	4a27      	ldr	r2, [pc, #156]	; (8006738 <HAL_DMA_Init+0x15c>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d11a      	bne.n	80066d4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800669e:	4b29      	ldr	r3, [pc, #164]	; (8006744 <HAL_DMA_Init+0x168>)
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066a6:	f003 031c 	and.w	r3, r3, #28
 80066aa:	210f      	movs	r1, #15
 80066ac:	fa01 f303 	lsl.w	r3, r1, r3
 80066b0:	43db      	mvns	r3, r3
 80066b2:	4924      	ldr	r1, [pc, #144]	; (8006744 <HAL_DMA_Init+0x168>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80066b8:	4b22      	ldr	r3, [pc, #136]	; (8006744 <HAL_DMA_Init+0x168>)
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6859      	ldr	r1, [r3, #4]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c4:	f003 031c 	and.w	r3, r3, #28
 80066c8:	fa01 f303 	lsl.w	r3, r1, r3
 80066cc:	491d      	ldr	r1, [pc, #116]	; (8006744 <HAL_DMA_Init+0x168>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	600b      	str	r3, [r1, #0]
 80066d2:	e019      	b.n	8006708 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80066d4:	4b1c      	ldr	r3, [pc, #112]	; (8006748 <HAL_DMA_Init+0x16c>)
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066dc:	f003 031c 	and.w	r3, r3, #28
 80066e0:	210f      	movs	r1, #15
 80066e2:	fa01 f303 	lsl.w	r3, r1, r3
 80066e6:	43db      	mvns	r3, r3
 80066e8:	4917      	ldr	r1, [pc, #92]	; (8006748 <HAL_DMA_Init+0x16c>)
 80066ea:	4013      	ands	r3, r2
 80066ec:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80066ee:	4b16      	ldr	r3, [pc, #88]	; (8006748 <HAL_DMA_Init+0x16c>)
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6859      	ldr	r1, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066fa:	f003 031c 	and.w	r3, r3, #28
 80066fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006702:	4911      	ldr	r1, [pc, #68]	; (8006748 <HAL_DMA_Init+0x16c>)
 8006704:	4313      	orrs	r3, r2
 8006706:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr
 800672c:	40020407 	.word	0x40020407
 8006730:	bffdfff8 	.word	0xbffdfff8
 8006734:	cccccccd 	.word	0xcccccccd
 8006738:	40020000 	.word	0x40020000
 800673c:	bffdfbf8 	.word	0xbffdfbf8
 8006740:	40020400 	.word	0x40020400
 8006744:	400200a8 	.word	0x400200a8
 8006748:	400204a8 	.word	0x400204a8

0800674c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
 8006758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800675a:	2300      	movs	r3, #0
 800675c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <HAL_DMA_Start_IT+0x20>
 8006768:	2302      	movs	r3, #2
 800676a:	e04b      	b.n	8006804 <HAL_DMA_Start_IT+0xb8>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800677a:	b2db      	uxtb	r3, r3
 800677c:	2b01      	cmp	r3, #1
 800677e:	d13a      	bne.n	80067f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2202      	movs	r2, #2
 8006784:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 0201 	bic.w	r2, r2, #1
 800679c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	68b9      	ldr	r1, [r7, #8]
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 f96d 	bl	8006a84 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d008      	beq.n	80067c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f042 020e 	orr.w	r2, r2, #14
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	e00f      	b.n	80067e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0204 	bic.w	r2, r2, #4
 80067d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f042 020a 	orr.w	r2, r2, #10
 80067e2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	601a      	str	r2, [r3, #0]
 80067f4:	e005      	b.n	8006802 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80067fe:	2302      	movs	r3, #2
 8006800:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006802:	7dfb      	ldrb	r3, [r7, #23]
}
 8006804:	4618      	mov	r0, r3
 8006806:	3718      	adds	r7, #24
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800680c:	b480      	push	{r7}
 800680e:	b085      	sub	sp, #20
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006814:	2300      	movs	r3, #0
 8006816:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b02      	cmp	r3, #2
 8006822:	d008      	beq.n	8006836 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2204      	movs	r2, #4
 8006828:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e022      	b.n	800687c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 020e 	bic.w	r2, r2, #14
 8006844:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f022 0201 	bic.w	r2, r2, #1
 8006854:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800685a:	f003 021c 	and.w	r2, r3, #28
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006862:	2101      	movs	r1, #1
 8006864:	fa01 f202 	lsl.w	r2, r1, r2
 8006868:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800687a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800687c:	4618      	mov	r0, r3
 800687e:	3714      	adds	r7, #20
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006890:	2300      	movs	r3, #0
 8006892:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b02      	cmp	r3, #2
 800689e:	d005      	beq.n	80068ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2204      	movs	r2, #4
 80068a4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	73fb      	strb	r3, [r7, #15]
 80068aa:	e029      	b.n	8006900 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 020e 	bic.w	r2, r2, #14
 80068ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f022 0201 	bic.w	r2, r2, #1
 80068ca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068d0:	f003 021c 	and.w	r2, r3, #28
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d8:	2101      	movs	r1, #1
 80068da:	fa01 f202 	lsl.w	r2, r1, r2
 80068de:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d003      	beq.n	8006900 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	4798      	blx	r3
    }
  }
  return status;
 8006900:	7bfb      	ldrb	r3, [r7, #15]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800690a:	b580      	push	{r7, lr}
 800690c:	b084      	sub	sp, #16
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006926:	f003 031c 	and.w	r3, r3, #28
 800692a:	2204      	movs	r2, #4
 800692c:	409a      	lsls	r2, r3
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	4013      	ands	r3, r2
 8006932:	2b00      	cmp	r3, #0
 8006934:	d026      	beq.n	8006984 <HAL_DMA_IRQHandler+0x7a>
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	f003 0304 	and.w	r3, r3, #4
 800693c:	2b00      	cmp	r3, #0
 800693e:	d021      	beq.n	8006984 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0320 	and.w	r3, r3, #32
 800694a:	2b00      	cmp	r3, #0
 800694c:	d107      	bne.n	800695e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f022 0204 	bic.w	r2, r2, #4
 800695c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006962:	f003 021c 	and.w	r2, r3, #28
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696a:	2104      	movs	r1, #4
 800696c:	fa01 f202 	lsl.w	r2, r1, r2
 8006970:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006976:	2b00      	cmp	r3, #0
 8006978:	d071      	beq.n	8006a5e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006982:	e06c      	b.n	8006a5e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006988:	f003 031c 	and.w	r3, r3, #28
 800698c:	2202      	movs	r2, #2
 800698e:	409a      	lsls	r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4013      	ands	r3, r2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d02e      	beq.n	80069f6 <HAL_DMA_IRQHandler+0xec>
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d029      	beq.n	80069f6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0320 	and.w	r3, r3, #32
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10b      	bne.n	80069c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 020a 	bic.w	r2, r2, #10
 80069be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069cc:	f003 021c 	and.w	r2, r3, #28
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d4:	2102      	movs	r1, #2
 80069d6:	fa01 f202 	lsl.w	r2, r1, r2
 80069da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d038      	beq.n	8006a5e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80069f4:	e033      	b.n	8006a5e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069fa:	f003 031c 	and.w	r3, r3, #28
 80069fe:	2208      	movs	r2, #8
 8006a00:	409a      	lsls	r2, r3
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	4013      	ands	r3, r2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d02a      	beq.n	8006a60 <HAL_DMA_IRQHandler+0x156>
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d025      	beq.n	8006a60 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 020e 	bic.w	r2, r2, #14
 8006a22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a28:	f003 021c 	and.w	r2, r3, #28
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a30:	2101      	movs	r1, #1
 8006a32:	fa01 f202 	lsl.w	r2, r1, r2
 8006a36:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d004      	beq.n	8006a60 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006a5e:	bf00      	nop
 8006a60:	bf00      	nop
}
 8006a62:	3710      	adds	r7, #16
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006a76:	b2db      	uxtb	r3, r3
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
 8006a90:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a96:	f003 021c 	and.w	r2, r3, #28
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9e:	2101      	movs	r1, #1
 8006aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8006aa4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	2b10      	cmp	r3, #16
 8006ab4:	d108      	bne.n	8006ac8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006ac6:	e007      	b.n	8006ad8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	60da      	str	r2, [r3, #12]
}
 8006ad8:	bf00      	nop
 8006ada:	3714      	adds	r7, #20
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006aee:	2300      	movs	r3, #0
 8006af0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006af2:	e148      	b.n	8006d86 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	2101      	movs	r1, #1
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	fa01 f303 	lsl.w	r3, r1, r3
 8006b00:	4013      	ands	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	f000 813a 	beq.w	8006d80 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d00b      	beq.n	8006b2c <HAL_GPIO_Init+0x48>
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d007      	beq.n	8006b2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006b20:	2b11      	cmp	r3, #17
 8006b22:	d003      	beq.n	8006b2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	2b12      	cmp	r3, #18
 8006b2a:	d130      	bne.n	8006b8e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	005b      	lsls	r3, r3, #1
 8006b36:	2203      	movs	r2, #3
 8006b38:	fa02 f303 	lsl.w	r3, r2, r3
 8006b3c:	43db      	mvns	r3, r3
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4013      	ands	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	005b      	lsls	r3, r3, #1
 8006b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006b62:	2201      	movs	r2, #1
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6a:	43db      	mvns	r3, r3
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	4013      	ands	r3, r2
 8006b70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	091b      	lsrs	r3, r3, #4
 8006b78:	f003 0201 	and.w	r2, r3, #1
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	005b      	lsls	r3, r3, #1
 8006b98:	2203      	movs	r2, #3
 8006b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9e:	43db      	mvns	r3, r3
 8006ba0:	693a      	ldr	r2, [r7, #16]
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	689a      	ldr	r2, [r3, #8]
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	005b      	lsls	r3, r3, #1
 8006bae:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d003      	beq.n	8006bce <HAL_GPIO_Init+0xea>
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	2b12      	cmp	r3, #18
 8006bcc:	d123      	bne.n	8006c16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	08da      	lsrs	r2, r3, #3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	3208      	adds	r2, #8
 8006bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f003 0307 	and.w	r3, r3, #7
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	220f      	movs	r2, #15
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	43db      	mvns	r3, r3
 8006bec:	693a      	ldr	r2, [r7, #16]
 8006bee:	4013      	ands	r3, r2
 8006bf0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	691a      	ldr	r2, [r3, #16]
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f003 0307 	and.w	r3, r3, #7
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	08da      	lsrs	r2, r3, #3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3208      	adds	r2, #8
 8006c10:	6939      	ldr	r1, [r7, #16]
 8006c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	005b      	lsls	r3, r3, #1
 8006c20:	2203      	movs	r2, #3
 8006c22:	fa02 f303 	lsl.w	r3, r2, r3
 8006c26:	43db      	mvns	r3, r3
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	f003 0203 	and.w	r2, r3, #3
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	005b      	lsls	r3, r3, #1
 8006c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f000 8094 	beq.w	8006d80 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c58:	4b52      	ldr	r3, [pc, #328]	; (8006da4 <HAL_GPIO_Init+0x2c0>)
 8006c5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c5c:	4a51      	ldr	r2, [pc, #324]	; (8006da4 <HAL_GPIO_Init+0x2c0>)
 8006c5e:	f043 0301 	orr.w	r3, r3, #1
 8006c62:	6613      	str	r3, [r2, #96]	; 0x60
 8006c64:	4b4f      	ldr	r3, [pc, #316]	; (8006da4 <HAL_GPIO_Init+0x2c0>)
 8006c66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c68:	f003 0301 	and.w	r3, r3, #1
 8006c6c:	60bb      	str	r3, [r7, #8]
 8006c6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006c70:	4a4d      	ldr	r2, [pc, #308]	; (8006da8 <HAL_GPIO_Init+0x2c4>)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	089b      	lsrs	r3, r3, #2
 8006c76:	3302      	adds	r3, #2
 8006c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	f003 0303 	and.w	r3, r3, #3
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	220f      	movs	r2, #15
 8006c88:	fa02 f303 	lsl.w	r3, r2, r3
 8006c8c:	43db      	mvns	r3, r3
 8006c8e:	693a      	ldr	r2, [r7, #16]
 8006c90:	4013      	ands	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006c9a:	d00d      	beq.n	8006cb8 <HAL_GPIO_Init+0x1d4>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a43      	ldr	r2, [pc, #268]	; (8006dac <HAL_GPIO_Init+0x2c8>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d007      	beq.n	8006cb4 <HAL_GPIO_Init+0x1d0>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a42      	ldr	r2, [pc, #264]	; (8006db0 <HAL_GPIO_Init+0x2cc>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d101      	bne.n	8006cb0 <HAL_GPIO_Init+0x1cc>
 8006cac:	2302      	movs	r3, #2
 8006cae:	e004      	b.n	8006cba <HAL_GPIO_Init+0x1d6>
 8006cb0:	2307      	movs	r3, #7
 8006cb2:	e002      	b.n	8006cba <HAL_GPIO_Init+0x1d6>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <HAL_GPIO_Init+0x1d6>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	697a      	ldr	r2, [r7, #20]
 8006cbc:	f002 0203 	and.w	r2, r2, #3
 8006cc0:	0092      	lsls	r2, r2, #2
 8006cc2:	4093      	lsls	r3, r2
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006cca:	4937      	ldr	r1, [pc, #220]	; (8006da8 <HAL_GPIO_Init+0x2c4>)
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	089b      	lsrs	r3, r3, #2
 8006cd0:	3302      	adds	r3, #2
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006cd8:	4b36      	ldr	r3, [pc, #216]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	43db      	mvns	r3, r3
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d003      	beq.n	8006cfc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006cfc:	4a2d      	ldr	r2, [pc, #180]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8006d02:	4b2c      	ldr	r3, [pc, #176]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	43db      	mvns	r3, r3
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	4013      	ands	r3, r2
 8006d10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006d26:	4a23      	ldr	r2, [pc, #140]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006d2c:	4b21      	ldr	r3, [pc, #132]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	43db      	mvns	r3, r3
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	4013      	ands	r3, r2
 8006d3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d003      	beq.n	8006d50 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006d50:	4a18      	ldr	r2, [pc, #96]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006d56:	4b17      	ldr	r3, [pc, #92]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	43db      	mvns	r3, r3
 8006d60:	693a      	ldr	r2, [r7, #16]
 8006d62:	4013      	ands	r3, r2
 8006d64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d003      	beq.n	8006d7a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006d7a:	4a0e      	ldr	r2, [pc, #56]	; (8006db4 <HAL_GPIO_Init+0x2d0>)
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	3301      	adds	r3, #1
 8006d84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f47f aeaf 	bne.w	8006af4 <HAL_GPIO_Init+0x10>
  }
}
 8006d96:	bf00      	nop
 8006d98:	bf00      	nop
 8006d9a:	371c      	adds	r7, #28
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	40021000 	.word	0x40021000
 8006da8:	40010000 	.word	0x40010000
 8006dac:	48000400 	.word	0x48000400
 8006db0:	48000800 	.word	0x48000800
 8006db4:	40010400 	.word	0x40010400

08006db8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006dc6:	e0ab      	b.n	8006f20 <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006dc8:	2201      	movs	r2, #1
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f000 809e 	beq.w	8006f1a <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8006dde:	4a57      	ldr	r2, [pc, #348]	; (8006f3c <HAL_GPIO_DeInit+0x184>)
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	089b      	lsrs	r3, r3, #2
 8006de4:	3302      	adds	r3, #2
 8006de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dea:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f003 0303 	and.w	r3, r3, #3
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	220f      	movs	r2, #15
 8006df6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006e06:	d00d      	beq.n	8006e24 <HAL_GPIO_DeInit+0x6c>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a4d      	ldr	r2, [pc, #308]	; (8006f40 <HAL_GPIO_DeInit+0x188>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d007      	beq.n	8006e20 <HAL_GPIO_DeInit+0x68>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a4c      	ldr	r2, [pc, #304]	; (8006f44 <HAL_GPIO_DeInit+0x18c>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d101      	bne.n	8006e1c <HAL_GPIO_DeInit+0x64>
 8006e18:	2302      	movs	r3, #2
 8006e1a:	e004      	b.n	8006e26 <HAL_GPIO_DeInit+0x6e>
 8006e1c:	2307      	movs	r3, #7
 8006e1e:	e002      	b.n	8006e26 <HAL_GPIO_DeInit+0x6e>
 8006e20:	2301      	movs	r3, #1
 8006e22:	e000      	b.n	8006e26 <HAL_GPIO_DeInit+0x6e>
 8006e24:	2300      	movs	r3, #0
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	f002 0203 	and.w	r2, r2, #3
 8006e2c:	0092      	lsls	r2, r2, #2
 8006e2e:	4093      	lsls	r3, r2
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d132      	bne.n	8006e9c <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8006e36:	4b44      	ldr	r3, [pc, #272]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	43db      	mvns	r3, r3
 8006e3e:	4942      	ldr	r1, [pc, #264]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e40:	4013      	ands	r3, r2
 8006e42:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8006e44:	4b40      	ldr	r3, [pc, #256]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	43db      	mvns	r3, r3
 8006e4c:	493e      	ldr	r1, [pc, #248]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e4e:	4013      	ands	r3, r2
 8006e50:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8006e52:	4b3d      	ldr	r3, [pc, #244]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	43db      	mvns	r3, r3
 8006e5a:	493b      	ldr	r1, [pc, #236]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8006e60:	4b39      	ldr	r3, [pc, #228]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e62:	68da      	ldr	r2, [r3, #12]
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	43db      	mvns	r3, r3
 8006e68:	4937      	ldr	r1, [pc, #220]	; (8006f48 <HAL_GPIO_DeInit+0x190>)
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f003 0303 	and.w	r3, r3, #3
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	220f      	movs	r2, #15
 8006e78:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8006e7e:	4a2f      	ldr	r2, [pc, #188]	; (8006f3c <HAL_GPIO_DeInit+0x184>)
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	089b      	lsrs	r3, r3, #2
 8006e84:	3302      	adds	r3, #2
 8006e86:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	43da      	mvns	r2, r3
 8006e8e:	482b      	ldr	r0, [pc, #172]	; (8006f3c <HAL_GPIO_DeInit+0x184>)
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	089b      	lsrs	r3, r3, #2
 8006e94:	400a      	ands	r2, r1
 8006e96:	3302      	adds	r3, #2
 8006e98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	2103      	movs	r1, #3
 8006ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	08da      	lsrs	r2, r3, #3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	3208      	adds	r2, #8
 8006eb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f003 0307 	and.w	r3, r3, #7
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	220f      	movs	r2, #15
 8006ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eca:	43db      	mvns	r3, r3
 8006ecc:	697a      	ldr	r2, [r7, #20]
 8006ece:	08d2      	lsrs	r2, r2, #3
 8006ed0:	4019      	ands	r1, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	3208      	adds	r2, #8
 8006ed6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689a      	ldr	r2, [r3, #8]
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	005b      	lsls	r3, r3, #1
 8006ee2:	2103      	movs	r1, #3
 8006ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee8:	43db      	mvns	r3, r3
 8006eea:	401a      	ands	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685a      	ldr	r2, [r3, #4]
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8006efc:	43db      	mvns	r3, r3
 8006efe:	401a      	ands	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68da      	ldr	r2, [r3, #12]
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	005b      	lsls	r3, r3, #1
 8006f0c:	2103      	movs	r1, #3
 8006f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f12:	43db      	mvns	r3, r3
 8006f14:	401a      	ands	r2, r3
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	fa22 f303 	lsr.w	r3, r2, r3
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f47f af4d 	bne.w	8006dc8 <HAL_GPIO_DeInit+0x10>
  }
}
 8006f2e:	bf00      	nop
 8006f30:	bf00      	nop
 8006f32:	371c      	adds	r7, #28
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr
 8006f3c:	40010000 	.word	0x40010000
 8006f40:	48000400 	.word	0x48000400
 8006f44:	48000800 	.word	0x48000800
 8006f48:	40010400 	.word	0x40010400

08006f4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	460b      	mov	r3, r1
 8006f56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	691a      	ldr	r2, [r3, #16]
 8006f5c:	887b      	ldrh	r3, [r7, #2]
 8006f5e:	4013      	ands	r3, r2
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d002      	beq.n	8006f6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006f64:	2301      	movs	r3, #1
 8006f66:	73fb      	strb	r3, [r7, #15]
 8006f68:	e001      	b.n	8006f6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3714      	adds	r7, #20
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	460b      	mov	r3, r1
 8006f86:	807b      	strh	r3, [r7, #2]
 8006f88:	4613      	mov	r3, r2
 8006f8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f8c:	787b      	ldrb	r3, [r7, #1]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006f92:	887a      	ldrh	r2, [r7, #2]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006f98:	e002      	b.n	8006fa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006f9a:	887a      	ldrh	r2, [r7, #2]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006fa0:	bf00      	nop
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d101      	bne.n	8006fbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e081      	b.n	80070c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7fa fe6e 	bl	8001cb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2224      	movs	r2, #36	; 0x24
 8006fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f022 0201 	bic.w	r2, r2, #1
 8006fee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006ffc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800700c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d107      	bne.n	8007026 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007022:	609a      	str	r2, [r3, #8]
 8007024:	e006      	b.n	8007034 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007032:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	2b02      	cmp	r3, #2
 800703a:	d104      	bne.n	8007046 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007044:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	6812      	ldr	r2, [r2, #0]
 8007050:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007054:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007058:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68da      	ldr	r2, [r3, #12]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007068:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	691a      	ldr	r2, [r3, #16]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	ea42 0103 	orr.w	r1, r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	699b      	ldr	r3, [r3, #24]
 800707a:	021a      	lsls	r2, r3, #8
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	69d9      	ldr	r1, [r3, #28]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6a1a      	ldr	r2, [r3, #32]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	430a      	orrs	r2, r1
 8007092:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f042 0201 	orr.w	r2, r2, #1
 80070a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2220      	movs	r2, #32
 80070ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3708      	adds	r7, #8
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
	...

080070cc <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b088      	sub	sp, #32
 80070d0:	af02      	add	r7, sp, #8
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	607a      	str	r2, [r7, #4]
 80070d6:	461a      	mov	r2, r3
 80070d8:	460b      	mov	r3, r1
 80070da:	817b      	strh	r3, [r7, #10]
 80070dc:	4613      	mov	r3, r2
 80070de:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d153      	bne.n	8007194 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070fa:	d101      	bne.n	8007100 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 80070fc:	2302      	movs	r3, #2
 80070fe:	e04a      	b.n	8007196 <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007106:	2b01      	cmp	r3, #1
 8007108:	d101      	bne.n	800710e <HAL_I2C_Master_Transmit_IT+0x42>
 800710a:	2302      	movs	r3, #2
 800710c:	e043      	b.n	8007196 <HAL_I2C_Master_Transmit_IT+0xca>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2221      	movs	r2, #33	; 0x21
 800711a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2210      	movs	r2, #16
 8007122:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	893a      	ldrh	r2, [r7, #8]
 8007136:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4a19      	ldr	r2, [pc, #100]	; (80071a0 <HAL_I2C_Master_Transmit_IT+0xd4>)
 800713c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	4a18      	ldr	r2, [pc, #96]	; (80071a4 <HAL_I2C_Master_Transmit_IT+0xd8>)
 8007142:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007148:	b29b      	uxth	r3, r3
 800714a:	2bff      	cmp	r3, #255	; 0xff
 800714c:	d906      	bls.n	800715c <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	22ff      	movs	r2, #255	; 0xff
 8007152:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007154:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007158:	617b      	str	r3, [r7, #20]
 800715a:	e007      	b.n	800716c <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007160:	b29a      	uxth	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007166:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800716a:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007170:	b2da      	uxtb	r2, r3
 8007172:	8979      	ldrh	r1, [r7, #10]
 8007174:	4b0c      	ldr	r3, [pc, #48]	; (80071a8 <HAL_I2C_Master_Transmit_IT+0xdc>)
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f001 fadc 	bl	8008738 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007188:	2101      	movs	r1, #1
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f001 fb02 	bl	8008794 <I2C_Enable_IRQ>

    return HAL_OK;
 8007190:	2300      	movs	r3, #0
 8007192:	e000      	b.n	8007196 <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007194:	2302      	movs	r3, #2
  }
}
 8007196:	4618      	mov	r0, r3
 8007198:	3718      	adds	r7, #24
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	ffff0000 	.word	0xffff0000
 80071a4:	080075b5 	.word	0x080075b5
 80071a8:	80002000 	.word	0x80002000

080071ac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08a      	sub	sp, #40	; 0x28
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	607a      	str	r2, [r7, #4]
 80071b6:	603b      	str	r3, [r7, #0]
 80071b8:	460b      	mov	r3, r1
 80071ba:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80071bc:	2300      	movs	r3, #0
 80071be:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	2b20      	cmp	r3, #32
 80071ca:	f040 80f1 	bne.w	80073b0 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	699b      	ldr	r3, [r3, #24]
 80071d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071dc:	d101      	bne.n	80071e2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80071de:	2302      	movs	r3, #2
 80071e0:	e0e7      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d101      	bne.n	80071f0 <HAL_I2C_IsDeviceReady+0x44>
 80071ec:	2302      	movs	r3, #2
 80071ee:	e0e0      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2224      	movs	r2, #36	; 0x24
 80071fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2200      	movs	r2, #0
 8007204:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	2b01      	cmp	r3, #1
 800720c:	d107      	bne.n	800721e <HAL_I2C_IsDeviceReady+0x72>
 800720e:	897b      	ldrh	r3, [r7, #10]
 8007210:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007214:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007218:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800721c:	e004      	b.n	8007228 <HAL_I2C_IsDeviceReady+0x7c>
 800721e:	897b      	ldrh	r3, [r7, #10]
 8007220:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007224:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	6812      	ldr	r2, [r2, #0]
 800722c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800722e:	f7fd fc4f 	bl	8004ad0 <HAL_GetTick>
 8007232:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	f003 0320 	and.w	r3, r3, #32
 800723e:	2b20      	cmp	r3, #32
 8007240:	bf0c      	ite	eq
 8007242:	2301      	moveq	r3, #1
 8007244:	2300      	movne	r3, #0
 8007246:	b2db      	uxtb	r3, r3
 8007248:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	f003 0310 	and.w	r3, r3, #16
 8007254:	2b10      	cmp	r3, #16
 8007256:	bf0c      	ite	eq
 8007258:	2301      	moveq	r3, #1
 800725a:	2300      	movne	r3, #0
 800725c:	b2db      	uxtb	r3, r3
 800725e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007260:	e034      	b.n	80072cc <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007268:	d01a      	beq.n	80072a0 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800726a:	f7fd fc31 	bl	8004ad0 <HAL_GetTick>
 800726e:	4602      	mov	r2, r0
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	429a      	cmp	r2, r3
 8007278:	d302      	bcc.n	8007280 <HAL_I2C_IsDeviceReady+0xd4>
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10f      	bne.n	80072a0 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2220      	movs	r2, #32
 8007284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728c:	f043 0220 	orr.w	r2, r3, #32
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e088      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	f003 0320 	and.w	r3, r3, #32
 80072aa:	2b20      	cmp	r3, #32
 80072ac:	bf0c      	ite	eq
 80072ae:	2301      	moveq	r3, #1
 80072b0:	2300      	movne	r3, #0
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	f003 0310 	and.w	r3, r3, #16
 80072c0:	2b10      	cmp	r3, #16
 80072c2:	bf0c      	ite	eq
 80072c4:	2301      	moveq	r3, #1
 80072c6:	2300      	movne	r3, #0
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80072cc:	7ffb      	ldrb	r3, [r7, #31]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d102      	bne.n	80072d8 <HAL_I2C_IsDeviceReady+0x12c>
 80072d2:	7fbb      	ldrb	r3, [r7, #30]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d0c4      	beq.n	8007262 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	699b      	ldr	r3, [r3, #24]
 80072de:	f003 0310 	and.w	r3, r3, #16
 80072e2:	2b10      	cmp	r3, #16
 80072e4:	d01a      	beq.n	800731c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	2200      	movs	r2, #0
 80072ee:	2120      	movs	r1, #32
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f001 f9e0 	bl	80086b6 <I2C_WaitOnFlagUntilTimeout>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e058      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2220      	movs	r2, #32
 8007306:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2220      	movs	r2, #32
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	e04a      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	2200      	movs	r2, #0
 8007324:	2120      	movs	r1, #32
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f001 f9c5 	bl	80086b6 <I2C_WaitOnFlagUntilTimeout>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e03d      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	2210      	movs	r2, #16
 800733c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2220      	movs	r2, #32
 8007344:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	429a      	cmp	r2, r3
 800734c:	d118      	bne.n	8007380 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	685a      	ldr	r2, [r3, #4]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800735c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	2200      	movs	r2, #0
 8007366:	2120      	movs	r1, #32
 8007368:	68f8      	ldr	r0, [r7, #12]
 800736a:	f001 f9a4 	bl	80086b6 <I2C_WaitOnFlagUntilTimeout>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d001      	beq.n	8007378 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e01c      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2220      	movs	r2, #32
 800737e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	3301      	adds	r3, #1
 8007384:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	429a      	cmp	r2, r3
 800738c:	f63f af3b 	bhi.w	8007206 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2220      	movs	r2, #32
 8007394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800739c:	f043 0220 	orr.w	r2, r3, #32
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e000      	b.n	80073b2 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80073b0:	2302      	movs	r3, #2
  }
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3720      	adds	r7, #32
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}

080073ba <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b084      	sub	sp, #16
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	699b      	ldr	r3, [r3, #24]
 80073c8:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d005      	beq.n	80073e6 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	68f9      	ldr	r1, [r7, #12]
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	4798      	blx	r3
  }
}
 80073e6:	bf00      	nop
 80073e8:	3710      	adds	r7, #16
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b086      	sub	sp, #24
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	0a1b      	lsrs	r3, r3, #8
 800740a:	f003 0301 	and.w	r3, r3, #1
 800740e:	2b00      	cmp	r3, #0
 8007410:	d010      	beq.n	8007434 <HAL_I2C_ER_IRQHandler+0x46>
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	09db      	lsrs	r3, r3, #7
 8007416:	f003 0301 	and.w	r3, r3, #1
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00a      	beq.n	8007434 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007422:	f043 0201 	orr.w	r2, r3, #1
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007432:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	0a9b      	lsrs	r3, r3, #10
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d010      	beq.n	8007462 <HAL_I2C_ER_IRQHandler+0x74>
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	09db      	lsrs	r3, r3, #7
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00a      	beq.n	8007462 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007450:	f043 0208 	orr.w	r2, r3, #8
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007460:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	0a5b      	lsrs	r3, r3, #9
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d010      	beq.n	8007490 <HAL_I2C_ER_IRQHandler+0xa2>
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	09db      	lsrs	r3, r3, #7
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00a      	beq.n	8007490 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800747e:	f043 0202 	orr.w	r2, r3, #2
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800748e:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007494:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f003 030b 	and.w	r3, r3, #11
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80074a0:	68f9      	ldr	r1, [r7, #12]
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 ffce 	bl	8008444 <I2C_ITError>
  }
}
 80074a8:	bf00      	nop
 80074aa:	3718      	adds	r7, #24
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80074cc:	bf00      	nop
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	460b      	mov	r3, r1
 800750a:	70fb      	strb	r3, [r7, #3]
 800750c:	4613      	mov	r3, r2
 800750e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007510:	bf00      	nop
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr

0800751c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800751c:	b480      	push	{r7}
 800751e:	b083      	sub	sp, #12
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007524:	bf00      	nop
 8007526:	370c      	adds	r7, #12
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr

08007530 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800754c:	bf00      	nop
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr

08007580 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800758e:	b2db      	uxtb	r3, r3
}
 8007590:	4618      	mov	r0, r3
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	370c      	adds	r7, #12
 80075ac:	46bd      	mov	sp, r7
 80075ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b2:	4770      	bx	lr

080075b4 <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b088      	sub	sp, #32
 80075b8:	af02      	add	r7, sp, #8
 80075ba:	60f8      	str	r0, [r7, #12]
 80075bc:	60b9      	str	r1, [r7, #8]
 80075be:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d101      	bne.n	80075d2 <I2C_Master_ISR_IT+0x1e>
 80075ce:	2302      	movs	r3, #2
 80075d0:	e114      	b.n	80077fc <I2C_Master_ISR_IT+0x248>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	091b      	lsrs	r3, r3, #4
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d013      	beq.n	800760e <I2C_Master_ISR_IT+0x5a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	091b      	lsrs	r3, r3, #4
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00d      	beq.n	800760e <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2210      	movs	r2, #16
 80075f8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075fe:	f043 0204 	orr.w	r2, r3, #4
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f001 f813 	bl	8008632 <I2C_Flush_TXDR>
 800760c:	e0e1      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	089b      	lsrs	r3, r3, #2
 8007612:	f003 0301 	and.w	r3, r3, #1
 8007616:	2b00      	cmp	r3, #0
 8007618:	d023      	beq.n	8007662 <I2C_Master_ISR_IT+0xae>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	089b      	lsrs	r3, r3, #2
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	2b00      	cmp	r3, #0
 8007624:	d01d      	beq.n	8007662 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 0304 	bic.w	r3, r3, #4
 800762c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007638:	b2d2      	uxtb	r2, r2
 800763a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800764a:	3b01      	subs	r3, #1
 800764c:	b29a      	uxth	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007656:	b29b      	uxth	r3, r3
 8007658:	3b01      	subs	r3, #1
 800765a:	b29a      	uxth	r2, r3
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007660:	e0b7      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	085b      	lsrs	r3, r3, #1
 8007666:	f003 0301 	and.w	r3, r3, #1
 800766a:	2b00      	cmp	r3, #0
 800766c:	d01e      	beq.n	80076ac <I2C_Master_ISR_IT+0xf8>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	085b      	lsrs	r3, r3, #1
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	d018      	beq.n	80076ac <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767e:	781a      	ldrb	r2, [r3, #0]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800768a:	1c5a      	adds	r2, r3, #1
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007694:	3b01      	subs	r3, #1
 8007696:	b29a      	uxth	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	3b01      	subs	r3, #1
 80076a4:	b29a      	uxth	r2, r3
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80076aa:	e092      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	09db      	lsrs	r3, r3, #7
 80076b0:	f003 0301 	and.w	r3, r3, #1
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d05d      	beq.n	8007774 <I2C_Master_ISR_IT+0x1c0>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	099b      	lsrs	r3, r3, #6
 80076bc:	f003 0301 	and.w	r3, r3, #1
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d057      	beq.n	8007774 <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d040      	beq.n	8007750 <I2C_Master_ISR_IT+0x19c>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d13c      	bne.n	8007750 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	b29b      	uxth	r3, r3
 80076de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076e2:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	2bff      	cmp	r3, #255	; 0xff
 80076ec:	d90e      	bls.n	800770c <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	22ff      	movs	r2, #255	; 0xff
 80076f2:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076f8:	b2da      	uxtb	r2, r3
 80076fa:	8a79      	ldrh	r1, [r7, #18]
 80076fc:	2300      	movs	r3, #0
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007704:	68f8      	ldr	r0, [r7, #12]
 8007706:	f001 f817 	bl	8008738 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800770a:	e032      	b.n	8007772 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007710:	b29a      	uxth	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800771e:	d00b      	beq.n	8007738 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007724:	b2da      	uxtb	r2, r3
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772a:	8a79      	ldrh	r1, [r7, #18]
 800772c:	2000      	movs	r0, #0
 800772e:	9000      	str	r0, [sp, #0]
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f001 f801 	bl	8008738 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007736:	e01c      	b.n	8007772 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800773c:	b2da      	uxtb	r2, r3
 800773e:	8a79      	ldrh	r1, [r7, #18]
 8007740:	2300      	movs	r3, #0
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f000 fff5 	bl	8008738 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800774e:	e010      	b.n	8007772 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800775a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800775e:	d003      	beq.n	8007768 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 fba9 	bl	8007eb8 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007766:	e034      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007768:	2140      	movs	r1, #64	; 0x40
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f000 fe6a 	bl	8008444 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007770:	e02f      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
 8007772:	e02e      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	099b      	lsrs	r3, r3, #6
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	2b00      	cmp	r3, #0
 800777e:	d028      	beq.n	80077d2 <I2C_Master_ISR_IT+0x21e>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	099b      	lsrs	r3, r3, #6
 8007784:	f003 0301 	and.w	r3, r3, #1
 8007788:	2b00      	cmp	r3, #0
 800778a:	d022      	beq.n	80077d2 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007790:	b29b      	uxth	r3, r3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d119      	bne.n	80077ca <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077a4:	d015      	beq.n	80077d2 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80077ae:	d108      	bne.n	80077c2 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	685a      	ldr	r2, [r3, #4]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077be:	605a      	str	r2, [r3, #4]
 80077c0:	e007      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 fb78 	bl	8007eb8 <I2C_ITMasterSeqCplt>
 80077c8:	e003      	b.n	80077d2 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80077ca:	2140      	movs	r1, #64	; 0x40
 80077cc:	68f8      	ldr	r0, [r7, #12]
 80077ce:	f000 fe39 	bl	8008444 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	095b      	lsrs	r3, r3, #5
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d009      	beq.n	80077f2 <I2C_Master_ISR_IT+0x23e>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	095b      	lsrs	r3, r3, #5
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80077ea:	6979      	ldr	r1, [r7, #20]
 80077ec:	68f8      	ldr	r0, [r7, #12]
 80077ee:	f000 fbff 	bl	8007ff0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007814:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007820:	2b01      	cmp	r3, #1
 8007822:	d101      	bne.n	8007828 <I2C_Slave_ISR_IT+0x24>
 8007824:	2302      	movs	r3, #2
 8007826:	e0ec      	b.n	8007a02 <I2C_Slave_ISR_IT+0x1fe>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	095b      	lsrs	r3, r3, #5
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b00      	cmp	r3, #0
 800783a:	d009      	beq.n	8007850 <I2C_Slave_ISR_IT+0x4c>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	095b      	lsrs	r3, r3, #5
 8007840:	f003 0301 	and.w	r3, r3, #1
 8007844:	2b00      	cmp	r3, #0
 8007846:	d003      	beq.n	8007850 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007848:	6939      	ldr	r1, [r7, #16]
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 fc9a 	bl	8008184 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	091b      	lsrs	r3, r3, #4
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	d04d      	beq.n	80078f8 <I2C_Slave_ISR_IT+0xf4>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	091b      	lsrs	r3, r3, #4
 8007860:	f003 0301 	and.w	r3, r3, #1
 8007864:	2b00      	cmp	r3, #0
 8007866:	d047      	beq.n	80078f8 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d128      	bne.n	80078c4 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b28      	cmp	r3, #40	; 0x28
 800787c:	d108      	bne.n	8007890 <I2C_Slave_ISR_IT+0x8c>
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007884:	d104      	bne.n	8007890 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007886:	6939      	ldr	r1, [r7, #16]
 8007888:	68f8      	ldr	r0, [r7, #12]
 800788a:	f000 fd85 	bl	8008398 <I2C_ITListenCplt>
 800788e:	e032      	b.n	80078f6 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007896:	b2db      	uxtb	r3, r3
 8007898:	2b29      	cmp	r3, #41	; 0x29
 800789a:	d10e      	bne.n	80078ba <I2C_Slave_ISR_IT+0xb6>
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80078a2:	d00a      	beq.n	80078ba <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	2210      	movs	r2, #16
 80078aa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 fec0 	bl	8008632 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 fb3d 	bl	8007f32 <I2C_ITSlaveSeqCplt>
 80078b8:	e01d      	b.n	80078f6 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2210      	movs	r2, #16
 80078c0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80078c2:	e096      	b.n	80079f2 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2210      	movs	r2, #16
 80078ca:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d0:	f043 0204 	orr.w	r2, r3, #4
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d004      	beq.n	80078e8 <I2C_Slave_ISR_IT+0xe4>
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80078e4:	f040 8085 	bne.w	80079f2 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ec:	4619      	mov	r1, r3
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f000 fda8 	bl	8008444 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80078f4:	e07d      	b.n	80079f2 <I2C_Slave_ISR_IT+0x1ee>
 80078f6:	e07c      	b.n	80079f2 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	089b      	lsrs	r3, r3, #2
 80078fc:	f003 0301 	and.w	r3, r3, #1
 8007900:	2b00      	cmp	r3, #0
 8007902:	d030      	beq.n	8007966 <I2C_Slave_ISR_IT+0x162>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	089b      	lsrs	r3, r3, #2
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	d02a      	beq.n	8007966 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007914:	b29b      	uxth	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d018      	beq.n	800794c <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007924:	b2d2      	uxtb	r2, r2
 8007926:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007936:	3b01      	subs	r3, #1
 8007938:	b29a      	uxth	r2, r3
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007942:	b29b      	uxth	r3, r3
 8007944:	3b01      	subs	r3, #1
 8007946:	b29a      	uxth	r2, r3
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007950:	b29b      	uxth	r3, r3
 8007952:	2b00      	cmp	r3, #0
 8007954:	d14f      	bne.n	80079f6 <I2C_Slave_ISR_IT+0x1f2>
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800795c:	d04b      	beq.n	80079f6 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 fae7 	bl	8007f32 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007964:	e047      	b.n	80079f6 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	08db      	lsrs	r3, r3, #3
 800796a:	f003 0301 	and.w	r3, r3, #1
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00a      	beq.n	8007988 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	08db      	lsrs	r3, r3, #3
 8007976:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800797a:	2b00      	cmp	r3, #0
 800797c:	d004      	beq.n	8007988 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800797e:	6939      	ldr	r1, [r7, #16]
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 fa15 	bl	8007db0 <I2C_ITAddrCplt>
 8007986:	e037      	b.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	085b      	lsrs	r3, r3, #1
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d031      	beq.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	085b      	lsrs	r3, r3, #1
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	2b00      	cmp	r3, #0
 800799e:	d02b      	beq.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d018      	beq.n	80079dc <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ae:	781a      	ldrb	r2, [r3, #0]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ba:	1c5a      	adds	r2, r3, #1
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	3b01      	subs	r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079d2:	3b01      	subs	r3, #1
 80079d4:	b29a      	uxth	r2, r3
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	851a      	strh	r2, [r3, #40]	; 0x28
 80079da:	e00d      	b.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80079e2:	d002      	beq.n	80079ea <I2C_Slave_ISR_IT+0x1e6>
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d106      	bne.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f000 faa1 	bl	8007f32 <I2C_ITSlaveSeqCplt>
 80079f0:	e002      	b.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80079f2:	bf00      	nop
 80079f4:	e000      	b.n	80079f8 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80079f6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3718      	adds	r7, #24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b088      	sub	sp, #32
 8007a0e:	af02      	add	r7, sp, #8
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d101      	bne.n	8007a24 <I2C_Master_ISR_DMA+0x1a>
 8007a20:	2302      	movs	r3, #2
 8007a22:	e0e1      	b.n	8007be8 <I2C_Master_ISR_DMA+0x1de>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	091b      	lsrs	r3, r3, #4
 8007a30:	f003 0301 	and.w	r3, r3, #1
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d017      	beq.n	8007a68 <I2C_Master_ISR_DMA+0x5e>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	091b      	lsrs	r3, r3, #4
 8007a3c:	f003 0301 	and.w	r3, r3, #1
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d011      	beq.n	8007a68 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2210      	movs	r2, #16
 8007a4a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a50:	f043 0204 	orr.w	r2, r3, #4
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007a58:	2120      	movs	r1, #32
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f000 fe9a 	bl	8008794 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a60:	68f8      	ldr	r0, [r7, #12]
 8007a62:	f000 fde6 	bl	8008632 <I2C_Flush_TXDR>
 8007a66:	e0ba      	b.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	09db      	lsrs	r3, r3, #7
 8007a6c:	f003 0301 	and.w	r3, r3, #1
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d072      	beq.n	8007b5a <I2C_Master_ISR_DMA+0x150>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	099b      	lsrs	r3, r3, #6
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d06c      	beq.n	8007b5a <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a8e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d04e      	beq.n	8007b38 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aa6:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	2bff      	cmp	r3, #255	; 0xff
 8007ab0:	d906      	bls.n	8007ac0 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	22ff      	movs	r2, #255	; 0xff
 8007ab6:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8007ab8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007abc:	617b      	str	r3, [r7, #20]
 8007abe:	e010      	b.n	8007ae2 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ace:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ad2:	d003      	beq.n	8007adc <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad8:	617b      	str	r3, [r7, #20]
 8007ada:	e002      	b.n	8007ae2 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8007adc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ae0:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	8a79      	ldrh	r1, [r7, #18]
 8007aea:	2300      	movs	r3, #0
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	68f8      	ldr	r0, [r7, #12]
 8007af2:	f000 fe21 	bl	8008738 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	b29a      	uxth	r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b22      	cmp	r3, #34	; 0x22
 8007b12:	d108      	bne.n	8007b26 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b22:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007b24:	e05b      	b.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b34:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007b36:	e052      	b.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b46:	d003      	beq.n	8007b50 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f000 f9b5 	bl	8007eb8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8007b4e:	e046      	b.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007b50:	2140      	movs	r1, #64	; 0x40
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f000 fc76 	bl	8008444 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007b58:	e041      	b.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	099b      	lsrs	r3, r3, #6
 8007b5e:	f003 0301 	and.w	r3, r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d029      	beq.n	8007bba <I2C_Master_ISR_DMA+0x1b0>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	099b      	lsrs	r3, r3, #6
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d023      	beq.n	8007bba <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d119      	bne.n	8007bb0 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b8a:	d027      	beq.n	8007bdc <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007b94:	d108      	bne.n	8007ba8 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	685a      	ldr	r2, [r3, #4]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ba4:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8007ba6:	e019      	b.n	8007bdc <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8007ba8:	68f8      	ldr	r0, [r7, #12]
 8007baa:	f000 f985 	bl	8007eb8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8007bae:	e015      	b.n	8007bdc <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007bb0:	2140      	movs	r1, #64	; 0x40
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 fc46 	bl	8008444 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007bb8:	e010      	b.n	8007bdc <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	095b      	lsrs	r3, r3, #5
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00b      	beq.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	095b      	lsrs	r3, r3, #5
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d005      	beq.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007bd2:	68b9      	ldr	r1, [r7, #8]
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 fa0b 	bl	8007ff0 <I2C_ITMasterCplt>
 8007bda:	e000      	b.n	8007bde <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8007bdc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007be6:	2300      	movs	r3, #0
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3718      	adds	r7, #24
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b088      	sub	sp, #32
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c00:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007c02:	2300      	movs	r3, #0
 8007c04:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d101      	bne.n	8007c14 <I2C_Slave_ISR_DMA+0x24>
 8007c10:	2302      	movs	r3, #2
 8007c12:	e0c9      	b.n	8007da8 <I2C_Slave_ISR_DMA+0x1b8>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	095b      	lsrs	r3, r3, #5
 8007c20:	f003 0301 	and.w	r3, r3, #1
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d009      	beq.n	8007c3c <I2C_Slave_ISR_DMA+0x4c>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	095b      	lsrs	r3, r3, #5
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d003      	beq.n	8007c3c <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007c34:	68b9      	ldr	r1, [r7, #8]
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f000 faa4 	bl	8008184 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	091b      	lsrs	r3, r3, #4
 8007c40:	f003 0301 	and.w	r3, r3, #1
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f000 809a 	beq.w	8007d7e <I2C_Slave_ISR_DMA+0x18e>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	091b      	lsrs	r3, r3, #4
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f000 8093 	beq.w	8007d7e <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	0b9b      	lsrs	r3, r3, #14
 8007c5c:	f003 0301 	and.w	r3, r3, #1
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d105      	bne.n	8007c70 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	0bdb      	lsrs	r3, r3, #15
 8007c68:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d07f      	beq.n	8007d70 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00d      	beq.n	8007c94 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	0bdb      	lsrs	r3, r3, #15
 8007c7c:	f003 0301 	and.w	r3, r3, #1
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d007      	beq.n	8007c94 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d101      	bne.n	8007c94 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8007c90:	2301      	movs	r3, #1
 8007c92:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00d      	beq.n	8007cb8 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	0b9b      	lsrs	r3, r3, #14
 8007ca0:	f003 0301 	and.w	r3, r3, #1
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d007      	beq.n	8007cb8 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d101      	bne.n	8007cb8 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007cb8:	69fb      	ldr	r3, [r7, #28]
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d128      	bne.n	8007d10 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b28      	cmp	r3, #40	; 0x28
 8007cc8:	d108      	bne.n	8007cdc <I2C_Slave_ISR_DMA+0xec>
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007cd0:	d104      	bne.n	8007cdc <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007cd2:	68b9      	ldr	r1, [r7, #8]
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f000 fb5f 	bl	8008398 <I2C_ITListenCplt>
 8007cda:	e048      	b.n	8007d6e <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	2b29      	cmp	r3, #41	; 0x29
 8007ce6:	d10e      	bne.n	8007d06 <I2C_Slave_ISR_DMA+0x116>
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007cee:	d00a      	beq.n	8007d06 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2210      	movs	r2, #16
 8007cf6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f000 fc9a 	bl	8008632 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	f000 f917 	bl	8007f32 <I2C_ITSlaveSeqCplt>
 8007d04:	e033      	b.n	8007d6e <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2210      	movs	r2, #16
 8007d0c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007d0e:	e034      	b.n	8007d7a <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	2210      	movs	r2, #16
 8007d16:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d1c:	f043 0204 	orr.w	r2, r3, #4
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d2a:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d003      	beq.n	8007d3a <I2C_Slave_ISR_DMA+0x14a>
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007d38:	d11f      	bne.n	8007d7a <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007d3a:	7dfb      	ldrb	r3, [r7, #23]
 8007d3c:	2b21      	cmp	r3, #33	; 0x21
 8007d3e:	d002      	beq.n	8007d46 <I2C_Slave_ISR_DMA+0x156>
 8007d40:	7dfb      	ldrb	r3, [r7, #23]
 8007d42:	2b29      	cmp	r3, #41	; 0x29
 8007d44:	d103      	bne.n	8007d4e <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2221      	movs	r2, #33	; 0x21
 8007d4a:	631a      	str	r2, [r3, #48]	; 0x30
 8007d4c:	e008      	b.n	8007d60 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007d4e:	7dfb      	ldrb	r3, [r7, #23]
 8007d50:	2b22      	cmp	r3, #34	; 0x22
 8007d52:	d002      	beq.n	8007d5a <I2C_Slave_ISR_DMA+0x16a>
 8007d54:	7dfb      	ldrb	r3, [r7, #23]
 8007d56:	2b2a      	cmp	r3, #42	; 0x2a
 8007d58:	d102      	bne.n	8007d60 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2222      	movs	r2, #34	; 0x22
 8007d5e:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d64:	4619      	mov	r1, r3
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f000 fb6c 	bl	8008444 <I2C_ITError>
      if (treatdmanack == 1U)
 8007d6c:	e005      	b.n	8007d7a <I2C_Slave_ISR_DMA+0x18a>
 8007d6e:	e004      	b.n	8007d7a <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2210      	movs	r2, #16
 8007d76:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007d78:	e011      	b.n	8007d9e <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8007d7a:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007d7c:	e00f      	b.n	8007d9e <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	08db      	lsrs	r3, r3, #3
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d009      	beq.n	8007d9e <I2C_Slave_ISR_DMA+0x1ae>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	08db      	lsrs	r3, r3, #3
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007d96:	68b9      	ldr	r1, [r7, #8]
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f000 f809 	bl	8007db0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3720      	adds	r7, #32
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007dc6:	2b28      	cmp	r3, #40	; 0x28
 8007dc8:	d16a      	bne.n	8007ea0 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	699b      	ldr	r3, [r3, #24]
 8007dd0:	0c1b      	lsrs	r3, r3, #16
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	f003 0301 	and.w	r3, r3, #1
 8007dd8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	0c1b      	lsrs	r3, r3, #16
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007de8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007df6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007e04:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d138      	bne.n	8007e80 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8007e0e:	897b      	ldrh	r3, [r7, #10]
 8007e10:	09db      	lsrs	r3, r3, #7
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	89bb      	ldrh	r3, [r7, #12]
 8007e16:	4053      	eors	r3, r2
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	f003 0306 	and.w	r3, r3, #6
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d11c      	bne.n	8007e5c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007e22:	897b      	ldrh	r3, [r7, #10]
 8007e24:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e2a:	1c5a      	adds	r2, r3, #1
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e34:	2b02      	cmp	r3, #2
 8007e36:	d13b      	bne.n	8007eb0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2208      	movs	r2, #8
 8007e44:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e4e:	89ba      	ldrh	r2, [r7, #12]
 8007e50:	7bfb      	ldrb	r3, [r7, #15]
 8007e52:	4619      	mov	r1, r3
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f7ff fb53 	bl	8007500 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007e5a:	e029      	b.n	8007eb0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007e5c:	893b      	ldrh	r3, [r7, #8]
 8007e5e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e60:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 fcf9 	bl	800885c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e72:	89ba      	ldrh	r2, [r7, #12]
 8007e74:	7bfb      	ldrb	r3, [r7, #15]
 8007e76:	4619      	mov	r1, r3
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f7ff fb41 	bl	8007500 <HAL_I2C_AddrCallback>
}
 8007e7e:	e017      	b.n	8007eb0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007e80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 fce9 	bl	800885c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007e92:	89ba      	ldrh	r2, [r7, #12]
 8007e94:	7bfb      	ldrb	r3, [r7, #15]
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7ff fb31 	bl	8007500 <HAL_I2C_AddrCallback>
}
 8007e9e:	e007      	b.n	8007eb0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2208      	movs	r2, #8
 8007ea6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8007eb0:	bf00      	nop
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b21      	cmp	r3, #33	; 0x21
 8007ed2:	d115      	bne.n	8007f00 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2220      	movs	r2, #32
 8007ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2211      	movs	r2, #17
 8007ee0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ee8:	2101      	movs	r1, #1
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fcb6 	bl	800885c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f7ff fad9 	bl	80074b0 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007efe:	e014      	b.n	8007f2a <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2220      	movs	r2, #32
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2212      	movs	r2, #18
 8007f0c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007f14:	2102      	movs	r1, #2
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fca0 	bl	800885c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff facd 	bl	80074c4 <HAL_I2C_MasterRxCpltCallback>
}
 8007f2a:	bf00      	nop
 8007f2c:	3708      	adds	r7, #8
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}

08007f32 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007f32:	b580      	push	{r7, lr}
 8007f34:	b084      	sub	sp, #16
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	0b9b      	lsrs	r3, r3, #14
 8007f4e:	f003 0301 	and.w	r3, r3, #1
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d008      	beq.n	8007f68 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	681a      	ldr	r2, [r3, #0]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	e00d      	b.n	8007f84 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	0bdb      	lsrs	r3, r3, #15
 8007f6c:	f003 0301 	and.w	r3, r3, #1
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d007      	beq.n	8007f84 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f82:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b29      	cmp	r3, #41	; 0x29
 8007f8e:	d112      	bne.n	8007fb6 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2228      	movs	r2, #40	; 0x28
 8007f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2221      	movs	r2, #33	; 0x21
 8007f9c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007f9e:	2101      	movs	r1, #1
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 fc5b 	bl	800885c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f7ff fa92 	bl	80074d8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007fb4:	e017      	b.n	8007fe6 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b2a      	cmp	r3, #42	; 0x2a
 8007fc0:	d111      	bne.n	8007fe6 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2228      	movs	r2, #40	; 0x28
 8007fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2222      	movs	r2, #34	; 0x22
 8007fce:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007fd0:	2102      	movs	r1, #2
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 fc42 	bl	800885c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7ff fa83 	bl	80074ec <HAL_I2C_SlaveRxCpltCallback>
}
 8007fe6:	bf00      	nop
 8007fe8:	3710      	adds	r7, #16
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
	...

08007ff0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2220      	movs	r2, #32
 8008004:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b21      	cmp	r3, #33	; 0x21
 8008010:	d107      	bne.n	8008022 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008012:	2101      	movs	r1, #1
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 fc21 	bl	800885c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2211      	movs	r2, #17
 800801e:	631a      	str	r2, [r3, #48]	; 0x30
 8008020:	e00c      	b.n	800803c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b22      	cmp	r3, #34	; 0x22
 800802c:	d106      	bne.n	800803c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800802e:	2102      	movs	r1, #2
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 fc13 	bl	800885c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2212      	movs	r2, #18
 800803a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6859      	ldr	r1, [r3, #4]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	4b4d      	ldr	r3, [pc, #308]	; (800817c <I2C_ITMasterCplt+0x18c>)
 8008048:	400b      	ands	r3, r1
 800804a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a4a      	ldr	r2, [pc, #296]	; (8008180 <I2C_ITMasterCplt+0x190>)
 8008056:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	091b      	lsrs	r3, r3, #4
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d009      	beq.n	8008078 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2210      	movs	r2, #16
 800806a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008070:	f043 0204 	orr.w	r2, r3, #4
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b60      	cmp	r3, #96	; 0x60
 8008082:	d10b      	bne.n	800809c <I2C_ITMasterCplt+0xac>
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	089b      	lsrs	r3, r3, #2
 8008088:	f003 0301 	and.w	r3, r3, #1
 800808c:	2b00      	cmp	r3, #0
 800808e:	d005      	beq.n	800809c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008096:	b2db      	uxtb	r3, r3
 8008098:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800809a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 fac8 	bl	8008632 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080a6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	2b60      	cmp	r3, #96	; 0x60
 80080b2:	d002      	beq.n	80080ba <I2C_ITMasterCplt+0xca>
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d006      	beq.n	80080c8 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080be:	4619      	mov	r1, r3
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 f9bf 	bl	8008444 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80080c6:	e054      	b.n	8008172 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b21      	cmp	r3, #33	; 0x21
 80080d2:	d124      	bne.n	800811e <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2220      	movs	r2, #32
 80080d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	2b40      	cmp	r3, #64	; 0x40
 80080ec:	d10b      	bne.n	8008106 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f7ff fa16 	bl	8007530 <HAL_I2C_MemTxCpltCallback>
}
 8008104:	e035      	b.n	8008172 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f7ff f9ca 	bl	80074b0 <HAL_I2C_MasterTxCpltCallback>
}
 800811c:	e029      	b.n	8008172 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008124:	b2db      	uxtb	r3, r3
 8008126:	2b22      	cmp	r3, #34	; 0x22
 8008128:	d123      	bne.n	8008172 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2220      	movs	r2, #32
 800812e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2200      	movs	r2, #0
 8008136:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800813e:	b2db      	uxtb	r3, r3
 8008140:	2b40      	cmp	r3, #64	; 0x40
 8008142:	d10b      	bne.n	800815c <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f7ff f9f5 	bl	8007544 <HAL_I2C_MemRxCpltCallback>
}
 800815a:	e00a      	b.n	8008172 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f7ff f9a9 	bl	80074c4 <HAL_I2C_MasterRxCpltCallback>
}
 8008172:	bf00      	nop
 8008174:	3718      	adds	r7, #24
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	fe00e800 	.word	0xfe00e800
 8008180:	ffff0000 	.word	0xffff0000

08008184 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b086      	sub	sp, #24
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081a0:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2220      	movs	r2, #32
 80081a8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
 80081ac:	2b21      	cmp	r3, #33	; 0x21
 80081ae:	d002      	beq.n	80081b6 <I2C_ITSlaveCplt+0x32>
 80081b0:	7bfb      	ldrb	r3, [r7, #15]
 80081b2:	2b29      	cmp	r3, #41	; 0x29
 80081b4:	d108      	bne.n	80081c8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80081b6:	f248 0101 	movw	r1, #32769	; 0x8001
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fb4e 	bl	800885c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2221      	movs	r2, #33	; 0x21
 80081c4:	631a      	str	r2, [r3, #48]	; 0x30
 80081c6:	e00d      	b.n	80081e4 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80081c8:	7bfb      	ldrb	r3, [r7, #15]
 80081ca:	2b22      	cmp	r3, #34	; 0x22
 80081cc:	d002      	beq.n	80081d4 <I2C_ITSlaveCplt+0x50>
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	2b2a      	cmp	r3, #42	; 0x2a
 80081d2:	d107      	bne.n	80081e4 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80081d4:	f248 0102 	movw	r1, #32770	; 0x8002
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fb3f 	bl	800885c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2222      	movs	r2, #34	; 0x22
 80081e2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	685a      	ldr	r2, [r3, #4]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80081f2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	6859      	ldr	r1, [r3, #4]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	4b64      	ldr	r3, [pc, #400]	; (8008390 <I2C_ITSlaveCplt+0x20c>)
 8008200:	400b      	ands	r3, r1
 8008202:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 fa14 	bl	8008632 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	0b9b      	lsrs	r3, r3, #14
 800820e:	f003 0301 	and.w	r3, r3, #1
 8008212:	2b00      	cmp	r3, #0
 8008214:	d013      	beq.n	800823e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008224:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822a:	2b00      	cmp	r3, #0
 800822c:	d020      	beq.n	8008270 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	b29a      	uxth	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800823c:	e018      	b.n	8008270 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	0bdb      	lsrs	r3, r3, #15
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	2b00      	cmp	r3, #0
 8008248:	d012      	beq.n	8008270 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008258:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d006      	beq.n	8008270 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	b29a      	uxth	r2, r3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	089b      	lsrs	r3, r3, #2
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	2b00      	cmp	r3, #0
 800827a:	d020      	beq.n	80082be <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f023 0304 	bic.w	r3, r3, #4
 8008282:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828e:	b2d2      	uxtb	r2, r2
 8008290:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008296:	1c5a      	adds	r2, r3, #1
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00c      	beq.n	80082be <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082a8:	3b01      	subs	r3, #1
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	3b01      	subs	r3, #1
 80082b8:	b29a      	uxth	r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d005      	beq.n	80082d4 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082cc:	f043 0204 	orr.w	r2, r3, #4
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d010      	beq.n	800830c <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 f8a7 	bl	8008444 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	2b28      	cmp	r3, #40	; 0x28
 8008300:	d141      	bne.n	8008386 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008302:	6979      	ldr	r1, [r7, #20]
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 f847 	bl	8008398 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800830a:	e03c      	b.n	8008386 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008310:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008314:	d014      	beq.n	8008340 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f7ff fe0b 	bl	8007f32 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a1d      	ldr	r2, [pc, #116]	; (8008394 <I2C_ITSlaveCplt+0x210>)
 8008320:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2220      	movs	r2, #32
 8008326:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f7ff f8ef 	bl	800751c <HAL_I2C_ListenCpltCallback>
}
 800833e:	e022      	b.n	8008386 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b22      	cmp	r3, #34	; 0x22
 800834a:	d10e      	bne.n	800836a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2220      	movs	r2, #32
 8008350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f7ff f8c2 	bl	80074ec <HAL_I2C_SlaveRxCpltCallback>
}
 8008368:	e00d      	b.n	8008386 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2220      	movs	r2, #32
 800836e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f7ff f8a9 	bl	80074d8 <HAL_I2C_SlaveTxCpltCallback>
}
 8008386:	bf00      	nop
 8008388:	3718      	adds	r7, #24
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	fe00e800 	.word	0xfe00e800
 8008394:	ffff0000 	.word	0xffff0000

08008398 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a26      	ldr	r2, [pc, #152]	; (8008440 <I2C_ITListenCplt+0xa8>)
 80083a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2220      	movs	r2, #32
 80083b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	089b      	lsrs	r3, r3, #2
 80083c8:	f003 0301 	and.w	r3, r3, #1
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d022      	beq.n	8008416 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083da:	b2d2      	uxtb	r2, r2
 80083dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e2:	1c5a      	adds	r2, r3, #1
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d012      	beq.n	8008416 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083f4:	3b01      	subs	r3, #1
 80083f6:	b29a      	uxth	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008400:	b29b      	uxth	r3, r3
 8008402:	3b01      	subs	r3, #1
 8008404:	b29a      	uxth	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800840e:	f043 0204 	orr.w	r2, r3, #4
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008416:	f248 0103 	movw	r1, #32771	; 0x8003
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 fa1e 	bl	800885c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2210      	movs	r2, #16
 8008426:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f7ff f873 	bl	800751c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8008436:	bf00      	nop
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	ffff0000 	.word	0xffff0000

08008444 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008454:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a5d      	ldr	r2, [pc, #372]	; (80085d8 <I2C_ITError+0x194>)
 8008462:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	431a      	orrs	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008476:	7bfb      	ldrb	r3, [r7, #15]
 8008478:	2b28      	cmp	r3, #40	; 0x28
 800847a:	d005      	beq.n	8008488 <I2C_ITError+0x44>
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	2b29      	cmp	r3, #41	; 0x29
 8008480:	d002      	beq.n	8008488 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008482:	7bfb      	ldrb	r3, [r7, #15]
 8008484:	2b2a      	cmp	r3, #42	; 0x2a
 8008486:	d10b      	bne.n	80084a0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008488:	2103      	movs	r1, #3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f9e6 	bl	800885c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2228      	movs	r2, #40	; 0x28
 8008494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a50      	ldr	r2, [pc, #320]	; (80085dc <I2C_ITError+0x198>)
 800849c:	635a      	str	r2, [r3, #52]	; 0x34
 800849e:	e011      	b.n	80084c4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80084a0:	f248 0103 	movw	r1, #32771	; 0x8003
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 f9d9 	bl	800885c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	2b60      	cmp	r3, #96	; 0x60
 80084b4:	d003      	beq.n	80084be <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084c8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d039      	beq.n	8008546 <I2C_ITError+0x102>
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	2b11      	cmp	r3, #17
 80084d6:	d002      	beq.n	80084de <I2C_ITError+0x9a>
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	2b21      	cmp	r3, #33	; 0x21
 80084dc:	d133      	bne.n	8008546 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80084ec:	d107      	bne.n	80084fe <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80084fc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008502:	4618      	mov	r0, r3
 8008504:	f7fe fab0 	bl	8006a68 <HAL_DMA_GetState>
 8008508:	4603      	mov	r3, r0
 800850a:	2b01      	cmp	r3, #1
 800850c:	d017      	beq.n	800853e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008512:	4a33      	ldr	r2, [pc, #204]	; (80085e0 <I2C_ITError+0x19c>)
 8008514:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008522:	4618      	mov	r0, r3
 8008524:	f7fe f9b0 	bl	8006888 <HAL_DMA_Abort_IT>
 8008528:	4603      	mov	r3, r0
 800852a:	2b00      	cmp	r3, #0
 800852c:	d04d      	beq.n	80085ca <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008538:	4610      	mov	r0, r2
 800853a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800853c:	e045      	b.n	80085ca <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f850 	bl	80085e4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008544:	e041      	b.n	80085ca <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800854a:	2b00      	cmp	r3, #0
 800854c:	d039      	beq.n	80085c2 <I2C_ITError+0x17e>
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	2b12      	cmp	r3, #18
 8008552:	d002      	beq.n	800855a <I2C_ITError+0x116>
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	2b22      	cmp	r3, #34	; 0x22
 8008558:	d133      	bne.n	80085c2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008564:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008568:	d107      	bne.n	800857a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008578:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800857e:	4618      	mov	r0, r3
 8008580:	f7fe fa72 	bl	8006a68 <HAL_DMA_GetState>
 8008584:	4603      	mov	r3, r0
 8008586:	2b01      	cmp	r3, #1
 8008588:	d017      	beq.n	80085ba <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800858e:	4a14      	ldr	r2, [pc, #80]	; (80085e0 <I2C_ITError+0x19c>)
 8008590:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859e:	4618      	mov	r0, r3
 80085a0:	f7fe f972 	bl	8006888 <HAL_DMA_Abort_IT>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d011      	beq.n	80085ce <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80085b4:	4610      	mov	r0, r2
 80085b6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80085b8:	e009      	b.n	80085ce <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 f812 	bl	80085e4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80085c0:	e005      	b.n	80085ce <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 f80e 	bl	80085e4 <I2C_TreatErrorCallback>
  }
}
 80085c8:	e002      	b.n	80085d0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80085ca:	bf00      	nop
 80085cc:	e000      	b.n	80085d0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80085ce:	bf00      	nop
}
 80085d0:	bf00      	nop
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	ffff0000 	.word	0xffff0000
 80085dc:	08007805 	.word	0x08007805
 80085e0:	0800867b 	.word	0x0800867b

080085e4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	2b60      	cmp	r3, #96	; 0x60
 80085f6:	d10e      	bne.n	8008616 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2220      	movs	r2, #32
 80085fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fe ffac 	bl	800756c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008614:	e009      	b.n	800862a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f7fe ff97 	bl	8007558 <HAL_I2C_ErrorCallback>
}
 800862a:	bf00      	nop
 800862c:	3708      	adds	r7, #8
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}

08008632 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008632:	b480      	push	{r7}
 8008634:	b083      	sub	sp, #12
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	699b      	ldr	r3, [r3, #24]
 8008640:	f003 0302 	and.w	r3, r3, #2
 8008644:	2b02      	cmp	r3, #2
 8008646:	d103      	bne.n	8008650 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2200      	movs	r2, #0
 800864e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	2b01      	cmp	r3, #1
 800865c:	d007      	beq.n	800866e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	699a      	ldr	r2, [r3, #24]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f042 0201 	orr.w	r2, r2, #1
 800866c:	619a      	str	r2, [r3, #24]
  }
}
 800866e:	bf00      	nop
 8008670:	370c      	adds	r7, #12
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b084      	sub	sp, #16
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008686:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868c:	2b00      	cmp	r3, #0
 800868e:	d003      	beq.n	8008698 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008694:	2200      	movs	r2, #0
 8008696:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800869c:	2b00      	cmp	r3, #0
 800869e:	d003      	beq.n	80086a8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086a4:	2200      	movs	r2, #0
 80086a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f7ff ff9b 	bl	80085e4 <I2C_TreatErrorCallback>
}
 80086ae:	bf00      	nop
 80086b0:	3710      	adds	r7, #16
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80086b6:	b580      	push	{r7, lr}
 80086b8:	b084      	sub	sp, #16
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	60f8      	str	r0, [r7, #12]
 80086be:	60b9      	str	r1, [r7, #8]
 80086c0:	603b      	str	r3, [r7, #0]
 80086c2:	4613      	mov	r3, r2
 80086c4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086c6:	e022      	b.n	800870e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ce:	d01e      	beq.n	800870e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086d0:	f7fc f9fe 	bl	8004ad0 <HAL_GetTick>
 80086d4:	4602      	mov	r2, r0
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	683a      	ldr	r2, [r7, #0]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d302      	bcc.n	80086e6 <I2C_WaitOnFlagUntilTimeout+0x30>
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d113      	bne.n	800870e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086ea:	f043 0220 	orr.w	r2, r3, #32
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2220      	movs	r2, #32
 80086f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e00f      	b.n	800872e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	699a      	ldr	r2, [r3, #24]
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	4013      	ands	r3, r2
 8008718:	68ba      	ldr	r2, [r7, #8]
 800871a:	429a      	cmp	r2, r3
 800871c:	bf0c      	ite	eq
 800871e:	2301      	moveq	r3, #1
 8008720:	2300      	movne	r3, #0
 8008722:	b2db      	uxtb	r3, r3
 8008724:	461a      	mov	r2, r3
 8008726:	79fb      	ldrb	r3, [r7, #7]
 8008728:	429a      	cmp	r2, r3
 800872a:	d0cd      	beq.n	80086c8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3710      	adds	r7, #16
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}
	...

08008738 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008738:	b480      	push	{r7}
 800873a:	b085      	sub	sp, #20
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	607b      	str	r3, [r7, #4]
 8008742:	460b      	mov	r3, r1
 8008744:	817b      	strh	r3, [r7, #10]
 8008746:	4613      	mov	r3, r2
 8008748:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	0d5b      	lsrs	r3, r3, #21
 8008754:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008758:	4b0d      	ldr	r3, [pc, #52]	; (8008790 <I2C_TransferConfig+0x58>)
 800875a:	430b      	orrs	r3, r1
 800875c:	43db      	mvns	r3, r3
 800875e:	ea02 0103 	and.w	r1, r2, r3
 8008762:	897b      	ldrh	r3, [r7, #10]
 8008764:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008768:	7a7b      	ldrb	r3, [r7, #9]
 800876a:	041b      	lsls	r3, r3, #16
 800876c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008770:	431a      	orrs	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	431a      	orrs	r2, r3
 8008776:	69bb      	ldr	r3, [r7, #24]
 8008778:	431a      	orrs	r2, r3
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	430a      	orrs	r2, r1
 8008780:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8008782:	bf00      	nop
 8008784:	3714      	adds	r7, #20
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	03ff63ff 	.word	0x03ff63ff

08008794 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	460b      	mov	r3, r1
 800879e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80087a0:	2300      	movs	r3, #0
 80087a2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087a8:	4a2a      	ldr	r2, [pc, #168]	; (8008854 <I2C_Enable_IRQ+0xc0>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d004      	beq.n	80087b8 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80087b2:	4a29      	ldr	r2, [pc, #164]	; (8008858 <I2C_Enable_IRQ+0xc4>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d11d      	bne.n	80087f4 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80087b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	da03      	bge.n	80087c8 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80087c6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80087c8:	887b      	ldrh	r3, [r7, #2]
 80087ca:	2b10      	cmp	r3, #16
 80087cc:	d103      	bne.n	80087d6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80087d4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80087d6:	887b      	ldrh	r3, [r7, #2]
 80087d8:	2b20      	cmp	r3, #32
 80087da:	d103      	bne.n	80087e4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80087e2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80087e4:	887b      	ldrh	r3, [r7, #2]
 80087e6:	2b40      	cmp	r3, #64	; 0x40
 80087e8:	d125      	bne.n	8008836 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087f0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80087f2:	e020      	b.n	8008836 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80087f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	da03      	bge.n	8008804 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008802:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008804:	887b      	ldrh	r3, [r7, #2]
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	d003      	beq.n	8008816 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008814:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008816:	887b      	ldrh	r3, [r7, #2]
 8008818:	f003 0302 	and.w	r3, r3, #2
 800881c:	2b00      	cmp	r3, #0
 800881e:	d003      	beq.n	8008828 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008826:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008828:	887b      	ldrh	r3, [r7, #2]
 800882a:	2b20      	cmp	r3, #32
 800882c:	d103      	bne.n	8008836 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f043 0320 	orr.w	r3, r3, #32
 8008834:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	6819      	ldr	r1, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	430a      	orrs	r2, r1
 8008844:	601a      	str	r2, [r3, #0]
}
 8008846:	bf00      	nop
 8008848:	3714      	adds	r7, #20
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	08007a0b 	.word	0x08007a0b
 8008858:	08007bf1 	.word	0x08007bf1

0800885c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008868:	2300      	movs	r3, #0
 800886a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800886c:	887b      	ldrh	r3, [r7, #2]
 800886e:	f003 0301 	and.w	r3, r3, #1
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00f      	beq.n	8008896 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800887c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008884:	b2db      	uxtb	r3, r3
 8008886:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800888a:	2b28      	cmp	r3, #40	; 0x28
 800888c:	d003      	beq.n	8008896 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008894:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008896:	887b      	ldrh	r3, [r7, #2]
 8008898:	f003 0302 	and.w	r3, r3, #2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00f      	beq.n	80088c0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80088a6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80088b4:	2b28      	cmp	r3, #40	; 0x28
 80088b6:	d003      	beq.n	80088c0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80088be:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80088c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	da03      	bge.n	80088d0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80088ce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80088d0:	887b      	ldrh	r3, [r7, #2]
 80088d2:	2b10      	cmp	r3, #16
 80088d4:	d103      	bne.n	80088de <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80088dc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80088de:	887b      	ldrh	r3, [r7, #2]
 80088e0:	2b20      	cmp	r3, #32
 80088e2:	d103      	bne.n	80088ec <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f043 0320 	orr.w	r3, r3, #32
 80088ea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80088ec:	887b      	ldrh	r3, [r7, #2]
 80088ee:	2b40      	cmp	r3, #64	; 0x40
 80088f0:	d103      	bne.n	80088fa <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088f8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	6819      	ldr	r1, [r3, #0]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	43da      	mvns	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	400a      	ands	r2, r1
 800890a:	601a      	str	r2, [r3, #0]
}
 800890c:	bf00      	nop
 800890e:	3714      	adds	r7, #20
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008918:	b480      	push	{r7}
 800891a:	b083      	sub	sp, #12
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b20      	cmp	r3, #32
 800892c:	d138      	bne.n	80089a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008934:	2b01      	cmp	r3, #1
 8008936:	d101      	bne.n	800893c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008938:	2302      	movs	r3, #2
 800893a:	e032      	b.n	80089a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2224      	movs	r2, #36	; 0x24
 8008948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f022 0201 	bic.w	r2, r2, #1
 800895a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681a      	ldr	r2, [r3, #0]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800896a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	6819      	ldr	r1, [r3, #0]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	683a      	ldr	r2, [r7, #0]
 8008978:	430a      	orrs	r2, r1
 800897a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f042 0201 	orr.w	r2, r2, #1
 800898a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2220      	movs	r2, #32
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800899c:	2300      	movs	r3, #0
 800899e:	e000      	b.n	80089a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80089a0:	2302      	movs	r3, #2
  }
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	370c      	adds	r7, #12
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr

080089ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80089ae:	b480      	push	{r7}
 80089b0:	b085      	sub	sp, #20
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
 80089b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	2b20      	cmp	r3, #32
 80089c2:	d139      	bne.n	8008a38 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d101      	bne.n	80089d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80089ce:	2302      	movs	r3, #2
 80089d0:	e033      	b.n	8008a3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2201      	movs	r2, #1
 80089d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2224      	movs	r2, #36	; 0x24
 80089de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0201 	bic.w	r2, r2, #1
 80089f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008a00:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	021b      	lsls	r3, r3, #8
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68fa      	ldr	r2, [r7, #12]
 8008a12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f042 0201 	orr.w	r2, r2, #1
 8008a22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2220      	movs	r2, #32
 8008a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008a34:	2300      	movs	r3, #0
 8008a36:	e000      	b.n	8008a3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008a38:	2302      	movs	r3, #2
  }
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3714      	adds	r7, #20
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
	...

08008a48 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008a4c:	4b05      	ldr	r3, [pc, #20]	; (8008a64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a04      	ldr	r2, [pc, #16]	; (8008a64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a56:	6013      	str	r3, [r2, #0]
}
 8008a58:	bf00      	nop
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	40007000 	.word	0x40007000

08008a68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008a6c:	4b04      	ldr	r3, [pc, #16]	; (8008a80 <HAL_PWREx_GetVoltageRange+0x18>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	40007000 	.word	0x40007000

08008a84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a92:	d130      	bne.n	8008af6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008a94:	4b23      	ldr	r3, [pc, #140]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008a9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008aa0:	d038      	beq.n	8008b14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008aa2:	4b20      	ldr	r3, [pc, #128]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008aaa:	4a1e      	ldr	r2, [pc, #120]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008aac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ab0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008ab2:	4b1d      	ldr	r3, [pc, #116]	; (8008b28 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2232      	movs	r2, #50	; 0x32
 8008ab8:	fb02 f303 	mul.w	r3, r2, r3
 8008abc:	4a1b      	ldr	r2, [pc, #108]	; (8008b2c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008abe:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac2:	0c9b      	lsrs	r3, r3, #18
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ac8:	e002      	b.n	8008ad0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	3b01      	subs	r3, #1
 8008ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ad0:	4b14      	ldr	r3, [pc, #80]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008ad2:	695b      	ldr	r3, [r3, #20]
 8008ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ad8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008adc:	d102      	bne.n	8008ae4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1f2      	bne.n	8008aca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ae4:	4b0f      	ldr	r3, [pc, #60]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008ae6:	695b      	ldr	r3, [r3, #20]
 8008ae8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008af0:	d110      	bne.n	8008b14 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008af2:	2303      	movs	r3, #3
 8008af4:	e00f      	b.n	8008b16 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008af6:	4b0b      	ldr	r3, [pc, #44]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008afe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b02:	d007      	beq.n	8008b14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008b04:	4b07      	ldr	r3, [pc, #28]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008b0c:	4a05      	ldr	r2, [pc, #20]	; (8008b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008b0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008b12:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3714      	adds	r7, #20
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	40007000 	.word	0x40007000
 8008b28:	20000000 	.word	0x20000000
 8008b2c:	431bde83 	.word	0x431bde83

08008b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b088      	sub	sp, #32
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d102      	bne.n	8008b44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	f000 bc11 	b.w	8009366 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b44:	4ba0      	ldr	r3, [pc, #640]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	f003 030c 	and.w	r3, r3, #12
 8008b4c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008b4e:	4b9e      	ldr	r3, [pc, #632]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	f003 0303 	and.w	r3, r3, #3
 8008b56:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f003 0310 	and.w	r3, r3, #16
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 80e4 	beq.w	8008d2e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d007      	beq.n	8008b7c <HAL_RCC_OscConfig+0x4c>
 8008b6c:	69bb      	ldr	r3, [r7, #24]
 8008b6e:	2b0c      	cmp	r3, #12
 8008b70:	f040 808b 	bne.w	8008c8a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	f040 8087 	bne.w	8008c8a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008b7c:	4b92      	ldr	r3, [pc, #584]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f003 0302 	and.w	r3, r3, #2
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d005      	beq.n	8008b94 <HAL_RCC_OscConfig+0x64>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	699b      	ldr	r3, [r3, #24]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d101      	bne.n	8008b94 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008b90:	2301      	movs	r3, #1
 8008b92:	e3e8      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6a1a      	ldr	r2, [r3, #32]
 8008b98:	4b8b      	ldr	r3, [pc, #556]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d004      	beq.n	8008bae <HAL_RCC_OscConfig+0x7e>
 8008ba4:	4b88      	ldr	r3, [pc, #544]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008bac:	e005      	b.n	8008bba <HAL_RCC_OscConfig+0x8a>
 8008bae:	4b86      	ldr	r3, [pc, #536]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008bb4:	091b      	lsrs	r3, r3, #4
 8008bb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d223      	bcs.n	8008c06 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a1b      	ldr	r3, [r3, #32]
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f000 fdac 	bl	8009720 <RCC_SetFlashLatencyFromMSIRange>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d001      	beq.n	8008bd2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e3c9      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008bd2:	4b7d      	ldr	r3, [pc, #500]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a7c      	ldr	r2, [pc, #496]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008bd8:	f043 0308 	orr.w	r3, r3, #8
 8008bdc:	6013      	str	r3, [r2, #0]
 8008bde:	4b7a      	ldr	r3, [pc, #488]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a1b      	ldr	r3, [r3, #32]
 8008bea:	4977      	ldr	r1, [pc, #476]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008bec:	4313      	orrs	r3, r2
 8008bee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008bf0:	4b75      	ldr	r3, [pc, #468]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	69db      	ldr	r3, [r3, #28]
 8008bfc:	021b      	lsls	r3, r3, #8
 8008bfe:	4972      	ldr	r1, [pc, #456]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c00:	4313      	orrs	r3, r2
 8008c02:	604b      	str	r3, [r1, #4]
 8008c04:	e025      	b.n	8008c52 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008c06:	4b70      	ldr	r3, [pc, #448]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a6f      	ldr	r2, [pc, #444]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c0c:	f043 0308 	orr.w	r3, r3, #8
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	4b6d      	ldr	r3, [pc, #436]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a1b      	ldr	r3, [r3, #32]
 8008c1e:	496a      	ldr	r1, [pc, #424]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c20:	4313      	orrs	r3, r2
 8008c22:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008c24:	4b68      	ldr	r3, [pc, #416]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	69db      	ldr	r3, [r3, #28]
 8008c30:	021b      	lsls	r3, r3, #8
 8008c32:	4965      	ldr	r1, [pc, #404]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c34:	4313      	orrs	r3, r2
 8008c36:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d109      	bne.n	8008c52 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 fd6c 	bl	8009720 <RCC_SetFlashLatencyFromMSIRange>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d001      	beq.n	8008c52 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e389      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008c52:	f000 fc6f 	bl	8009534 <HAL_RCC_GetSysClockFreq>
 8008c56:	4602      	mov	r2, r0
 8008c58:	4b5b      	ldr	r3, [pc, #364]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	091b      	lsrs	r3, r3, #4
 8008c5e:	f003 030f 	and.w	r3, r3, #15
 8008c62:	495a      	ldr	r1, [pc, #360]	; (8008dcc <HAL_RCC_OscConfig+0x29c>)
 8008c64:	5ccb      	ldrb	r3, [r1, r3]
 8008c66:	f003 031f 	and.w	r3, r3, #31
 8008c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008c6e:	4a58      	ldr	r2, [pc, #352]	; (8008dd0 <HAL_RCC_OscConfig+0x2a0>)
 8008c70:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008c72:	4b58      	ldr	r3, [pc, #352]	; (8008dd4 <HAL_RCC_OscConfig+0x2a4>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4618      	mov	r0, r3
 8008c78:	f7f9 ff96 	bl	8002ba8 <HAL_InitTick>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008c80:	7bfb      	ldrb	r3, [r7, #15]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d052      	beq.n	8008d2c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8008c86:	7bfb      	ldrb	r3, [r7, #15]
 8008c88:	e36d      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	699b      	ldr	r3, [r3, #24]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d032      	beq.n	8008cf8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008c92:	4b4d      	ldr	r3, [pc, #308]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a4c      	ldr	r2, [pc, #304]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008c98:	f043 0301 	orr.w	r3, r3, #1
 8008c9c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008c9e:	f7fb ff17 	bl	8004ad0 <HAL_GetTick>
 8008ca2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008ca4:	e008      	b.n	8008cb8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008ca6:	f7fb ff13 	bl	8004ad0 <HAL_GetTick>
 8008caa:	4602      	mov	r2, r0
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	1ad3      	subs	r3, r2, r3
 8008cb0:	2b02      	cmp	r3, #2
 8008cb2:	d901      	bls.n	8008cb8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8008cb4:	2303      	movs	r3, #3
 8008cb6:	e356      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008cb8:	4b43      	ldr	r3, [pc, #268]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 0302 	and.w	r3, r3, #2
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d0f0      	beq.n	8008ca6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008cc4:	4b40      	ldr	r3, [pc, #256]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a3f      	ldr	r2, [pc, #252]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cca:	f043 0308 	orr.w	r3, r3, #8
 8008cce:	6013      	str	r3, [r2, #0]
 8008cd0:	4b3d      	ldr	r3, [pc, #244]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6a1b      	ldr	r3, [r3, #32]
 8008cdc:	493a      	ldr	r1, [pc, #232]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008ce2:	4b39      	ldr	r3, [pc, #228]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	69db      	ldr	r3, [r3, #28]
 8008cee:	021b      	lsls	r3, r3, #8
 8008cf0:	4935      	ldr	r1, [pc, #212]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	604b      	str	r3, [r1, #4]
 8008cf6:	e01a      	b.n	8008d2e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008cf8:	4b33      	ldr	r3, [pc, #204]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a32      	ldr	r2, [pc, #200]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008cfe:	f023 0301 	bic.w	r3, r3, #1
 8008d02:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008d04:	f7fb fee4 	bl	8004ad0 <HAL_GetTick>
 8008d08:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008d0a:	e008      	b.n	8008d1e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008d0c:	f7fb fee0 	bl	8004ad0 <HAL_GetTick>
 8008d10:	4602      	mov	r2, r0
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	1ad3      	subs	r3, r2, r3
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d901      	bls.n	8008d1e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e323      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008d1e:	4b2a      	ldr	r3, [pc, #168]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1f0      	bne.n	8008d0c <HAL_RCC_OscConfig+0x1dc>
 8008d2a:	e000      	b.n	8008d2e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008d2c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f003 0301 	and.w	r3, r3, #1
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d073      	beq.n	8008e22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2b08      	cmp	r3, #8
 8008d3e:	d005      	beq.n	8008d4c <HAL_RCC_OscConfig+0x21c>
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	2b0c      	cmp	r3, #12
 8008d44:	d10e      	bne.n	8008d64 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	2b03      	cmp	r3, #3
 8008d4a:	d10b      	bne.n	8008d64 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d4c:	4b1e      	ldr	r3, [pc, #120]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d063      	beq.n	8008e20 <HAL_RCC_OscConfig+0x2f0>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d15f      	bne.n	8008e20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e300      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d6c:	d106      	bne.n	8008d7c <HAL_RCC_OscConfig+0x24c>
 8008d6e:	4b16      	ldr	r3, [pc, #88]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a15      	ldr	r2, [pc, #84]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d78:	6013      	str	r3, [r2, #0]
 8008d7a:	e01d      	b.n	8008db8 <HAL_RCC_OscConfig+0x288>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d84:	d10c      	bne.n	8008da0 <HAL_RCC_OscConfig+0x270>
 8008d86:	4b10      	ldr	r3, [pc, #64]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a0f      	ldr	r2, [pc, #60]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008d90:	6013      	str	r3, [r2, #0]
 8008d92:	4b0d      	ldr	r3, [pc, #52]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a0c      	ldr	r2, [pc, #48]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d9c:	6013      	str	r3, [r2, #0]
 8008d9e:	e00b      	b.n	8008db8 <HAL_RCC_OscConfig+0x288>
 8008da0:	4b09      	ldr	r3, [pc, #36]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a08      	ldr	r2, [pc, #32]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008daa:	6013      	str	r3, [r2, #0]
 8008dac:	4b06      	ldr	r3, [pc, #24]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a05      	ldr	r2, [pc, #20]	; (8008dc8 <HAL_RCC_OscConfig+0x298>)
 8008db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008db6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d01b      	beq.n	8008df8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dc0:	f7fb fe86 	bl	8004ad0 <HAL_GetTick>
 8008dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008dc6:	e010      	b.n	8008dea <HAL_RCC_OscConfig+0x2ba>
 8008dc8:	40021000 	.word	0x40021000
 8008dcc:	0800fb38 	.word	0x0800fb38
 8008dd0:	20000000 	.word	0x20000000
 8008dd4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008dd8:	f7fb fe7a 	bl	8004ad0 <HAL_GetTick>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	2b64      	cmp	r3, #100	; 0x64
 8008de4:	d901      	bls.n	8008dea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e2bd      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008dea:	4baf      	ldr	r3, [pc, #700]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d0f0      	beq.n	8008dd8 <HAL_RCC_OscConfig+0x2a8>
 8008df6:	e014      	b.n	8008e22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df8:	f7fb fe6a 	bl	8004ad0 <HAL_GetTick>
 8008dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008dfe:	e008      	b.n	8008e12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e00:	f7fb fe66 	bl	8004ad0 <HAL_GetTick>
 8008e04:	4602      	mov	r2, r0
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	2b64      	cmp	r3, #100	; 0x64
 8008e0c:	d901      	bls.n	8008e12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	e2a9      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008e12:	4ba5      	ldr	r3, [pc, #660]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1f0      	bne.n	8008e00 <HAL_RCC_OscConfig+0x2d0>
 8008e1e:	e000      	b.n	8008e22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d060      	beq.n	8008ef0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	2b04      	cmp	r3, #4
 8008e32:	d005      	beq.n	8008e40 <HAL_RCC_OscConfig+0x310>
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	2b0c      	cmp	r3, #12
 8008e38:	d119      	bne.n	8008e6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	2b02      	cmp	r3, #2
 8008e3e:	d116      	bne.n	8008e6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e40:	4b99      	ldr	r3, [pc, #612]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d005      	beq.n	8008e58 <HAL_RCC_OscConfig+0x328>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d101      	bne.n	8008e58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008e54:	2301      	movs	r3, #1
 8008e56:	e286      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008e58:	4b93      	ldr	r3, [pc, #588]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	691b      	ldr	r3, [r3, #16]
 8008e64:	061b      	lsls	r3, r3, #24
 8008e66:	4990      	ldr	r1, [pc, #576]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008e6c:	e040      	b.n	8008ef0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d023      	beq.n	8008ebe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008e76:	4b8c      	ldr	r3, [pc, #560]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a8b      	ldr	r2, [pc, #556]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e82:	f7fb fe25 	bl	8004ad0 <HAL_GetTick>
 8008e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008e88:	e008      	b.n	8008e9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008e8a:	f7fb fe21 	bl	8004ad0 <HAL_GetTick>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	1ad3      	subs	r3, r2, r3
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d901      	bls.n	8008e9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e264      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008e9c:	4b82      	ldr	r3, [pc, #520]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d0f0      	beq.n	8008e8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ea8:	4b7f      	ldr	r3, [pc, #508]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	691b      	ldr	r3, [r3, #16]
 8008eb4:	061b      	lsls	r3, r3, #24
 8008eb6:	497c      	ldr	r1, [pc, #496]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	604b      	str	r3, [r1, #4]
 8008ebc:	e018      	b.n	8008ef0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008ebe:	4b7a      	ldr	r3, [pc, #488]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a79      	ldr	r2, [pc, #484]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ec8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eca:	f7fb fe01 	bl	8004ad0 <HAL_GetTick>
 8008ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008ed0:	e008      	b.n	8008ee4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ed2:	f7fb fdfd 	bl	8004ad0 <HAL_GetTick>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	1ad3      	subs	r3, r2, r3
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	d901      	bls.n	8008ee4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008ee0:	2303      	movs	r3, #3
 8008ee2:	e240      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008ee4:	4b70      	ldr	r3, [pc, #448]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d1f0      	bne.n	8008ed2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0308 	and.w	r3, r3, #8
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d03c      	beq.n	8008f76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	695b      	ldr	r3, [r3, #20]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d01c      	beq.n	8008f3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f04:	4b68      	ldr	r3, [pc, #416]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f0a:	4a67      	ldr	r2, [pc, #412]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f0c:	f043 0301 	orr.w	r3, r3, #1
 8008f10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f14:	f7fb fddc 	bl	8004ad0 <HAL_GetTick>
 8008f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008f1a:	e008      	b.n	8008f2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f1c:	f7fb fdd8 	bl	8004ad0 <HAL_GetTick>
 8008f20:	4602      	mov	r2, r0
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	1ad3      	subs	r3, r2, r3
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	d901      	bls.n	8008f2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	e21b      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008f2e:	4b5e      	ldr	r3, [pc, #376]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f34:	f003 0302 	and.w	r3, r3, #2
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d0ef      	beq.n	8008f1c <HAL_RCC_OscConfig+0x3ec>
 8008f3c:	e01b      	b.n	8008f76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f3e:	4b5a      	ldr	r3, [pc, #360]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f44:	4a58      	ldr	r2, [pc, #352]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f46:	f023 0301 	bic.w	r3, r3, #1
 8008f4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f4e:	f7fb fdbf 	bl	8004ad0 <HAL_GetTick>
 8008f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008f54:	e008      	b.n	8008f68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f56:	f7fb fdbb 	bl	8004ad0 <HAL_GetTick>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d901      	bls.n	8008f68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e1fe      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008f68:	4b4f      	ldr	r3, [pc, #316]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f6e:	f003 0302 	and.w	r3, r3, #2
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1ef      	bne.n	8008f56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 0304 	and.w	r3, r3, #4
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f000 80a6 	beq.w	80090d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f84:	2300      	movs	r3, #0
 8008f86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008f88:	4b47      	ldr	r3, [pc, #284]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10d      	bne.n	8008fb0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f94:	4b44      	ldr	r3, [pc, #272]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f98:	4a43      	ldr	r2, [pc, #268]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008f9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f9e:	6593      	str	r3, [r2, #88]	; 0x58
 8008fa0:	4b41      	ldr	r3, [pc, #260]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fa8:	60bb      	str	r3, [r7, #8]
 8008faa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008fac:	2301      	movs	r3, #1
 8008fae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008fb0:	4b3e      	ldr	r3, [pc, #248]	; (80090ac <HAL_RCC_OscConfig+0x57c>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d118      	bne.n	8008fee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008fbc:	4b3b      	ldr	r3, [pc, #236]	; (80090ac <HAL_RCC_OscConfig+0x57c>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a3a      	ldr	r2, [pc, #232]	; (80090ac <HAL_RCC_OscConfig+0x57c>)
 8008fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008fc8:	f7fb fd82 	bl	8004ad0 <HAL_GetTick>
 8008fcc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008fce:	e008      	b.n	8008fe2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fd0:	f7fb fd7e 	bl	8004ad0 <HAL_GetTick>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	1ad3      	subs	r3, r2, r3
 8008fda:	2b02      	cmp	r3, #2
 8008fdc:	d901      	bls.n	8008fe2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	e1c1      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008fe2:	4b32      	ldr	r3, [pc, #200]	; (80090ac <HAL_RCC_OscConfig+0x57c>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d0f0      	beq.n	8008fd0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d108      	bne.n	8009008 <HAL_RCC_OscConfig+0x4d8>
 8008ff6:	4b2c      	ldr	r3, [pc, #176]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ffc:	4a2a      	ldr	r2, [pc, #168]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8008ffe:	f043 0301 	orr.w	r3, r3, #1
 8009002:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009006:	e024      	b.n	8009052 <HAL_RCC_OscConfig+0x522>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	2b05      	cmp	r3, #5
 800900e:	d110      	bne.n	8009032 <HAL_RCC_OscConfig+0x502>
 8009010:	4b25      	ldr	r3, [pc, #148]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8009012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009016:	4a24      	ldr	r2, [pc, #144]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8009018:	f043 0304 	orr.w	r3, r3, #4
 800901c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009020:	4b21      	ldr	r3, [pc, #132]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8009022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009026:	4a20      	ldr	r2, [pc, #128]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8009028:	f043 0301 	orr.w	r3, r3, #1
 800902c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009030:	e00f      	b.n	8009052 <HAL_RCC_OscConfig+0x522>
 8009032:	4b1d      	ldr	r3, [pc, #116]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8009034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009038:	4a1b      	ldr	r2, [pc, #108]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 800903a:	f023 0301 	bic.w	r3, r3, #1
 800903e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009042:	4b19      	ldr	r3, [pc, #100]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 8009044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009048:	4a17      	ldr	r2, [pc, #92]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 800904a:	f023 0304 	bic.w	r3, r3, #4
 800904e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	689b      	ldr	r3, [r3, #8]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d016      	beq.n	8009088 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800905a:	f7fb fd39 	bl	8004ad0 <HAL_GetTick>
 800905e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009060:	e00a      	b.n	8009078 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009062:	f7fb fd35 	bl	8004ad0 <HAL_GetTick>
 8009066:	4602      	mov	r2, r0
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009070:	4293      	cmp	r3, r2
 8009072:	d901      	bls.n	8009078 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8009074:	2303      	movs	r3, #3
 8009076:	e176      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009078:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <HAL_RCC_OscConfig+0x578>)
 800907a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800907e:	f003 0302 	and.w	r3, r3, #2
 8009082:	2b00      	cmp	r3, #0
 8009084:	d0ed      	beq.n	8009062 <HAL_RCC_OscConfig+0x532>
 8009086:	e01a      	b.n	80090be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009088:	f7fb fd22 	bl	8004ad0 <HAL_GetTick>
 800908c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800908e:	e00f      	b.n	80090b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009090:	f7fb fd1e 	bl	8004ad0 <HAL_GetTick>
 8009094:	4602      	mov	r2, r0
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	1ad3      	subs	r3, r2, r3
 800909a:	f241 3288 	movw	r2, #5000	; 0x1388
 800909e:	4293      	cmp	r3, r2
 80090a0:	d906      	bls.n	80090b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80090a2:	2303      	movs	r3, #3
 80090a4:	e15f      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
 80090a6:	bf00      	nop
 80090a8:	40021000 	.word	0x40021000
 80090ac:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80090b0:	4baa      	ldr	r3, [pc, #680]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80090b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090b6:	f003 0302 	and.w	r3, r3, #2
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d1e8      	bne.n	8009090 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80090be:	7ffb      	ldrb	r3, [r7, #31]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d105      	bne.n	80090d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80090c4:	4ba5      	ldr	r3, [pc, #660]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80090c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090c8:	4aa4      	ldr	r2, [pc, #656]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80090ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 0320 	and.w	r3, r3, #32
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d03c      	beq.n	8009156 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d01c      	beq.n	800911e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80090e4:	4b9d      	ldr	r3, [pc, #628]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80090e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80090ea:	4a9c      	ldr	r2, [pc, #624]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80090ec:	f043 0301 	orr.w	r3, r3, #1
 80090f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090f4:	f7fb fcec 	bl	8004ad0 <HAL_GetTick>
 80090f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80090fa:	e008      	b.n	800910e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80090fc:	f7fb fce8 	bl	8004ad0 <HAL_GetTick>
 8009100:	4602      	mov	r2, r0
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	2b02      	cmp	r3, #2
 8009108:	d901      	bls.n	800910e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800910a:	2303      	movs	r3, #3
 800910c:	e12b      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800910e:	4b93      	ldr	r3, [pc, #588]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009110:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009114:	f003 0302 	and.w	r3, r3, #2
 8009118:	2b00      	cmp	r3, #0
 800911a:	d0ef      	beq.n	80090fc <HAL_RCC_OscConfig+0x5cc>
 800911c:	e01b      	b.n	8009156 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800911e:	4b8f      	ldr	r3, [pc, #572]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009120:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009124:	4a8d      	ldr	r2, [pc, #564]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009126:	f023 0301 	bic.w	r3, r3, #1
 800912a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800912e:	f7fb fccf 	bl	8004ad0 <HAL_GetTick>
 8009132:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009134:	e008      	b.n	8009148 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009136:	f7fb fccb 	bl	8004ad0 <HAL_GetTick>
 800913a:	4602      	mov	r2, r0
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	1ad3      	subs	r3, r2, r3
 8009140:	2b02      	cmp	r3, #2
 8009142:	d901      	bls.n	8009148 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8009144:	2303      	movs	r3, #3
 8009146:	e10e      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009148:	4b84      	ldr	r3, [pc, #528]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 800914a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800914e:	f003 0302 	and.w	r3, r3, #2
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1ef      	bne.n	8009136 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800915a:	2b00      	cmp	r3, #0
 800915c:	f000 8102 	beq.w	8009364 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009164:	2b02      	cmp	r3, #2
 8009166:	f040 80c5 	bne.w	80092f4 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800916a:	4b7c      	ldr	r3, [pc, #496]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	f003 0203 	and.w	r2, r3, #3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800917a:	429a      	cmp	r2, r3
 800917c:	d12c      	bne.n	80091d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009188:	3b01      	subs	r3, #1
 800918a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800918c:	429a      	cmp	r2, r3
 800918e:	d123      	bne.n	80091d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800919a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800919c:	429a      	cmp	r2, r3
 800919e:	d11b      	bne.n	80091d8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091aa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d113      	bne.n	80091d8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ba:	085b      	lsrs	r3, r3, #1
 80091bc:	3b01      	subs	r3, #1
 80091be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d109      	bne.n	80091d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ce:	085b      	lsrs	r3, r3, #1
 80091d0:	3b01      	subs	r3, #1
 80091d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d067      	beq.n	80092a8 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	2b0c      	cmp	r3, #12
 80091dc:	d062      	beq.n	80092a4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80091de:	4b5f      	ldr	r3, [pc, #380]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d001      	beq.n	80091ee <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e0bb      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80091ee:	4b5b      	ldr	r3, [pc, #364]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a5a      	ldr	r2, [pc, #360]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80091f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80091f8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80091fa:	f7fb fc69 	bl	8004ad0 <HAL_GetTick>
 80091fe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009200:	e008      	b.n	8009214 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009202:	f7fb fc65 	bl	8004ad0 <HAL_GetTick>
 8009206:	4602      	mov	r2, r0
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	2b02      	cmp	r3, #2
 800920e:	d901      	bls.n	8009214 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	e0a8      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009214:	4b51      	ldr	r3, [pc, #324]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d1f0      	bne.n	8009202 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009220:	4b4e      	ldr	r3, [pc, #312]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009222:	68da      	ldr	r2, [r3, #12]
 8009224:	4b4e      	ldr	r3, [pc, #312]	; (8009360 <HAL_RCC_OscConfig+0x830>)
 8009226:	4013      	ands	r3, r2
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009230:	3a01      	subs	r2, #1
 8009232:	0112      	lsls	r2, r2, #4
 8009234:	4311      	orrs	r1, r2
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800923a:	0212      	lsls	r2, r2, #8
 800923c:	4311      	orrs	r1, r2
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009242:	0852      	lsrs	r2, r2, #1
 8009244:	3a01      	subs	r2, #1
 8009246:	0552      	lsls	r2, r2, #21
 8009248:	4311      	orrs	r1, r2
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800924e:	0852      	lsrs	r2, r2, #1
 8009250:	3a01      	subs	r2, #1
 8009252:	0652      	lsls	r2, r2, #25
 8009254:	4311      	orrs	r1, r2
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800925a:	06d2      	lsls	r2, r2, #27
 800925c:	430a      	orrs	r2, r1
 800925e:	493f      	ldr	r1, [pc, #252]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009260:	4313      	orrs	r3, r2
 8009262:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009264:	4b3d      	ldr	r3, [pc, #244]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a3c      	ldr	r2, [pc, #240]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 800926a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800926e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009270:	4b3a      	ldr	r3, [pc, #232]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	4a39      	ldr	r2, [pc, #228]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800927a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800927c:	f7fb fc28 	bl	8004ad0 <HAL_GetTick>
 8009280:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009282:	e008      	b.n	8009296 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009284:	f7fb fc24 	bl	8004ad0 <HAL_GetTick>
 8009288:	4602      	mov	r2, r0
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	1ad3      	subs	r3, r2, r3
 800928e:	2b02      	cmp	r3, #2
 8009290:	d901      	bls.n	8009296 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8009292:	2303      	movs	r3, #3
 8009294:	e067      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009296:	4b31      	ldr	r3, [pc, #196]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d0f0      	beq.n	8009284 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80092a2:	e05f      	b.n	8009364 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e05e      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80092a8:	4b2c      	ldr	r3, [pc, #176]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d157      	bne.n	8009364 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80092b4:	4b29      	ldr	r3, [pc, #164]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a28      	ldr	r2, [pc, #160]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80092c0:	4b26      	ldr	r3, [pc, #152]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	4a25      	ldr	r2, [pc, #148]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80092cc:	f7fb fc00 	bl	8004ad0 <HAL_GetTick>
 80092d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80092d2:	e008      	b.n	80092e6 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092d4:	f7fb fbfc 	bl	8004ad0 <HAL_GetTick>
 80092d8:	4602      	mov	r2, r0
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	1ad3      	subs	r3, r2, r3
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d901      	bls.n	80092e6 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80092e2:	2303      	movs	r3, #3
 80092e4:	e03f      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80092e6:	4b1d      	ldr	r3, [pc, #116]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d0f0      	beq.n	80092d4 <HAL_RCC_OscConfig+0x7a4>
 80092f2:	e037      	b.n	8009364 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	2b0c      	cmp	r3, #12
 80092f8:	d02d      	beq.n	8009356 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092fa:	4b18      	ldr	r3, [pc, #96]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a17      	ldr	r2, [pc, #92]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009300:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009304:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009306:	4b15      	ldr	r3, [pc, #84]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800930e:	2b00      	cmp	r3, #0
 8009310:	d105      	bne.n	800931e <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009312:	4b12      	ldr	r3, [pc, #72]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009314:	68db      	ldr	r3, [r3, #12]
 8009316:	4a11      	ldr	r2, [pc, #68]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009318:	f023 0303 	bic.w	r3, r3, #3
 800931c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800931e:	4b0f      	ldr	r3, [pc, #60]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	4a0e      	ldr	r2, [pc, #56]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 8009324:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800932c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800932e:	f7fb fbcf 	bl	8004ad0 <HAL_GetTick>
 8009332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009334:	e008      	b.n	8009348 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009336:	f7fb fbcb 	bl	8004ad0 <HAL_GetTick>
 800933a:	4602      	mov	r2, r0
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	1ad3      	subs	r3, r2, r3
 8009340:	2b02      	cmp	r3, #2
 8009342:	d901      	bls.n	8009348 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e00e      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009348:	4b04      	ldr	r3, [pc, #16]	; (800935c <HAL_RCC_OscConfig+0x82c>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1f0      	bne.n	8009336 <HAL_RCC_OscConfig+0x806>
 8009354:	e006      	b.n	8009364 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e005      	b.n	8009366 <HAL_RCC_OscConfig+0x836>
 800935a:	bf00      	nop
 800935c:	40021000 	.word	0x40021000
 8009360:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8009364:	2300      	movs	r3, #0
}
 8009366:	4618      	mov	r0, r3
 8009368:	3720      	adds	r7, #32
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
 800936e:	bf00      	nop

08009370 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d101      	bne.n	8009384 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	e0c8      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009384:	4b66      	ldr	r3, [pc, #408]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f003 0307 	and.w	r3, r3, #7
 800938c:	683a      	ldr	r2, [r7, #0]
 800938e:	429a      	cmp	r2, r3
 8009390:	d910      	bls.n	80093b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009392:	4b63      	ldr	r3, [pc, #396]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f023 0207 	bic.w	r2, r3, #7
 800939a:	4961      	ldr	r1, [pc, #388]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	4313      	orrs	r3, r2
 80093a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80093a2:	4b5f      	ldr	r3, [pc, #380]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f003 0307 	and.w	r3, r3, #7
 80093aa:	683a      	ldr	r2, [r7, #0]
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d001      	beq.n	80093b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	e0b0      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f003 0301 	and.w	r3, r3, #1
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d04c      	beq.n	800945a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	2b03      	cmp	r3, #3
 80093c6:	d107      	bne.n	80093d8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80093c8:	4b56      	ldr	r3, [pc, #344]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d121      	bne.n	8009418 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	e09e      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d107      	bne.n	80093f0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80093e0:	4b50      	ldr	r3, [pc, #320]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d115      	bne.n	8009418 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	e092      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d107      	bne.n	8009408 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80093f8:	4b4a      	ldr	r3, [pc, #296]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f003 0302 	and.w	r3, r3, #2
 8009400:	2b00      	cmp	r3, #0
 8009402:	d109      	bne.n	8009418 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	e086      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009408:	4b46      	ldr	r3, [pc, #280]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009410:	2b00      	cmp	r3, #0
 8009412:	d101      	bne.n	8009418 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	e07e      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009418:	4b42      	ldr	r3, [pc, #264]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	f023 0203 	bic.w	r2, r3, #3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	493f      	ldr	r1, [pc, #252]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 8009426:	4313      	orrs	r3, r2
 8009428:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800942a:	f7fb fb51 	bl	8004ad0 <HAL_GetTick>
 800942e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009430:	e00a      	b.n	8009448 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009432:	f7fb fb4d 	bl	8004ad0 <HAL_GetTick>
 8009436:	4602      	mov	r2, r0
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	1ad3      	subs	r3, r2, r3
 800943c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009440:	4293      	cmp	r3, r2
 8009442:	d901      	bls.n	8009448 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8009444:	2303      	movs	r3, #3
 8009446:	e066      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009448:	4b36      	ldr	r3, [pc, #216]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	f003 020c 	and.w	r2, r3, #12
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	429a      	cmp	r2, r3
 8009458:	d1eb      	bne.n	8009432 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 0302 	and.w	r3, r3, #2
 8009462:	2b00      	cmp	r3, #0
 8009464:	d008      	beq.n	8009478 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009466:	4b2f      	ldr	r3, [pc, #188]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 8009468:	689b      	ldr	r3, [r3, #8]
 800946a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	492c      	ldr	r1, [pc, #176]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 8009474:	4313      	orrs	r3, r2
 8009476:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009478:	4b29      	ldr	r3, [pc, #164]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f003 0307 	and.w	r3, r3, #7
 8009480:	683a      	ldr	r2, [r7, #0]
 8009482:	429a      	cmp	r2, r3
 8009484:	d210      	bcs.n	80094a8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009486:	4b26      	ldr	r3, [pc, #152]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f023 0207 	bic.w	r2, r3, #7
 800948e:	4924      	ldr	r1, [pc, #144]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	4313      	orrs	r3, r2
 8009494:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009496:	4b22      	ldr	r3, [pc, #136]	; (8009520 <HAL_RCC_ClockConfig+0x1b0>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0307 	and.w	r3, r3, #7
 800949e:	683a      	ldr	r2, [r7, #0]
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d001      	beq.n	80094a8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	e036      	b.n	8009516 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0304 	and.w	r3, r3, #4
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d008      	beq.n	80094c6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80094b4:	4b1b      	ldr	r3, [pc, #108]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	4918      	ldr	r1, [pc, #96]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80094c2:	4313      	orrs	r3, r2
 80094c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0308 	and.w	r3, r3, #8
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d009      	beq.n	80094e6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80094d2:	4b14      	ldr	r3, [pc, #80]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	691b      	ldr	r3, [r3, #16]
 80094de:	00db      	lsls	r3, r3, #3
 80094e0:	4910      	ldr	r1, [pc, #64]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80094e2:	4313      	orrs	r3, r2
 80094e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80094e6:	f000 f825 	bl	8009534 <HAL_RCC_GetSysClockFreq>
 80094ea:	4602      	mov	r2, r0
 80094ec:	4b0d      	ldr	r3, [pc, #52]	; (8009524 <HAL_RCC_ClockConfig+0x1b4>)
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	091b      	lsrs	r3, r3, #4
 80094f2:	f003 030f 	and.w	r3, r3, #15
 80094f6:	490c      	ldr	r1, [pc, #48]	; (8009528 <HAL_RCC_ClockConfig+0x1b8>)
 80094f8:	5ccb      	ldrb	r3, [r1, r3]
 80094fa:	f003 031f 	and.w	r3, r3, #31
 80094fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009502:	4a0a      	ldr	r2, [pc, #40]	; (800952c <HAL_RCC_ClockConfig+0x1bc>)
 8009504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009506:	4b0a      	ldr	r3, [pc, #40]	; (8009530 <HAL_RCC_ClockConfig+0x1c0>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4618      	mov	r0, r3
 800950c:	f7f9 fb4c 	bl	8002ba8 <HAL_InitTick>
 8009510:	4603      	mov	r3, r0
 8009512:	72fb      	strb	r3, [r7, #11]

  return status;
 8009514:	7afb      	ldrb	r3, [r7, #11]
}
 8009516:	4618      	mov	r0, r3
 8009518:	3710      	adds	r7, #16
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	bf00      	nop
 8009520:	40022000 	.word	0x40022000
 8009524:	40021000 	.word	0x40021000
 8009528:	0800fb38 	.word	0x0800fb38
 800952c:	20000000 	.word	0x20000000
 8009530:	20000004 	.word	0x20000004

08009534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009534:	b480      	push	{r7}
 8009536:	b089      	sub	sp, #36	; 0x24
 8009538:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800953a:	2300      	movs	r3, #0
 800953c:	61fb      	str	r3, [r7, #28]
 800953e:	2300      	movs	r3, #0
 8009540:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009542:	4b3e      	ldr	r3, [pc, #248]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	f003 030c 	and.w	r3, r3, #12
 800954a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800954c:	4b3b      	ldr	r3, [pc, #236]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 800954e:	68db      	ldr	r3, [r3, #12]
 8009550:	f003 0303 	and.w	r3, r3, #3
 8009554:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d005      	beq.n	8009568 <HAL_RCC_GetSysClockFreq+0x34>
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	2b0c      	cmp	r3, #12
 8009560:	d121      	bne.n	80095a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2b01      	cmp	r3, #1
 8009566:	d11e      	bne.n	80095a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009568:	4b34      	ldr	r3, [pc, #208]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 0308 	and.w	r3, r3, #8
 8009570:	2b00      	cmp	r3, #0
 8009572:	d107      	bne.n	8009584 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009574:	4b31      	ldr	r3, [pc, #196]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 8009576:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800957a:	0a1b      	lsrs	r3, r3, #8
 800957c:	f003 030f 	and.w	r3, r3, #15
 8009580:	61fb      	str	r3, [r7, #28]
 8009582:	e005      	b.n	8009590 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009584:	4b2d      	ldr	r3, [pc, #180]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	091b      	lsrs	r3, r3, #4
 800958a:	f003 030f 	and.w	r3, r3, #15
 800958e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009590:	4a2b      	ldr	r2, [pc, #172]	; (8009640 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009598:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d10d      	bne.n	80095bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80095a4:	e00a      	b.n	80095bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	2b04      	cmp	r3, #4
 80095aa:	d102      	bne.n	80095b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80095ac:	4b25      	ldr	r3, [pc, #148]	; (8009644 <HAL_RCC_GetSysClockFreq+0x110>)
 80095ae:	61bb      	str	r3, [r7, #24]
 80095b0:	e004      	b.n	80095bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	2b08      	cmp	r3, #8
 80095b6:	d101      	bne.n	80095bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80095b8:	4b23      	ldr	r3, [pc, #140]	; (8009648 <HAL_RCC_GetSysClockFreq+0x114>)
 80095ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	2b0c      	cmp	r3, #12
 80095c0:	d134      	bne.n	800962c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80095c2:	4b1e      	ldr	r3, [pc, #120]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f003 0303 	and.w	r3, r3, #3
 80095ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d003      	beq.n	80095da <HAL_RCC_GetSysClockFreq+0xa6>
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	2b03      	cmp	r3, #3
 80095d6:	d003      	beq.n	80095e0 <HAL_RCC_GetSysClockFreq+0xac>
 80095d8:	e005      	b.n	80095e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80095da:	4b1a      	ldr	r3, [pc, #104]	; (8009644 <HAL_RCC_GetSysClockFreq+0x110>)
 80095dc:	617b      	str	r3, [r7, #20]
      break;
 80095de:	e005      	b.n	80095ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80095e0:	4b19      	ldr	r3, [pc, #100]	; (8009648 <HAL_RCC_GetSysClockFreq+0x114>)
 80095e2:	617b      	str	r3, [r7, #20]
      break;
 80095e4:	e002      	b.n	80095ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	617b      	str	r3, [r7, #20]
      break;
 80095ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80095ec:	4b13      	ldr	r3, [pc, #76]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 80095ee:	68db      	ldr	r3, [r3, #12]
 80095f0:	091b      	lsrs	r3, r3, #4
 80095f2:	f003 0307 	and.w	r3, r3, #7
 80095f6:	3301      	adds	r3, #1
 80095f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80095fa:	4b10      	ldr	r3, [pc, #64]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	0a1b      	lsrs	r3, r3, #8
 8009600:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	fb02 f203 	mul.w	r2, r2, r3
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009610:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009612:	4b0a      	ldr	r3, [pc, #40]	; (800963c <HAL_RCC_GetSysClockFreq+0x108>)
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	0e5b      	lsrs	r3, r3, #25
 8009618:	f003 0303 	and.w	r3, r3, #3
 800961c:	3301      	adds	r3, #1
 800961e:	005b      	lsls	r3, r3, #1
 8009620:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	fbb2 f3f3 	udiv	r3, r2, r3
 800962a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800962c:	69bb      	ldr	r3, [r7, #24]
}
 800962e:	4618      	mov	r0, r3
 8009630:	3724      	adds	r7, #36	; 0x24
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	40021000 	.word	0x40021000
 8009640:	0800fb50 	.word	0x0800fb50
 8009644:	00f42400 	.word	0x00f42400
 8009648:	00989680 	.word	0x00989680

0800964c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800964c:	b480      	push	{r7}
 800964e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009650:	4b03      	ldr	r3, [pc, #12]	; (8009660 <HAL_RCC_GetHCLKFreq+0x14>)
 8009652:	681b      	ldr	r3, [r3, #0]
}
 8009654:	4618      	mov	r0, r3
 8009656:	46bd      	mov	sp, r7
 8009658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965c:	4770      	bx	lr
 800965e:	bf00      	nop
 8009660:	20000000 	.word	0x20000000

08009664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009668:	f7ff fff0 	bl	800964c <HAL_RCC_GetHCLKFreq>
 800966c:	4602      	mov	r2, r0
 800966e:	4b06      	ldr	r3, [pc, #24]	; (8009688 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	0a1b      	lsrs	r3, r3, #8
 8009674:	f003 0307 	and.w	r3, r3, #7
 8009678:	4904      	ldr	r1, [pc, #16]	; (800968c <HAL_RCC_GetPCLK1Freq+0x28>)
 800967a:	5ccb      	ldrb	r3, [r1, r3]
 800967c:	f003 031f 	and.w	r3, r3, #31
 8009680:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009684:	4618      	mov	r0, r3
 8009686:	bd80      	pop	{r7, pc}
 8009688:	40021000 	.word	0x40021000
 800968c:	0800fb48 	.word	0x0800fb48

08009690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009694:	f7ff ffda 	bl	800964c <HAL_RCC_GetHCLKFreq>
 8009698:	4602      	mov	r2, r0
 800969a:	4b06      	ldr	r3, [pc, #24]	; (80096b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	0adb      	lsrs	r3, r3, #11
 80096a0:	f003 0307 	and.w	r3, r3, #7
 80096a4:	4904      	ldr	r1, [pc, #16]	; (80096b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80096a6:	5ccb      	ldrb	r3, [r1, r3]
 80096a8:	f003 031f 	and.w	r3, r3, #31
 80096ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	40021000 	.word	0x40021000
 80096b8:	0800fb48 	.word	0x0800fb48

080096bc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
 80096c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	220f      	movs	r2, #15
 80096ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80096cc:	4b12      	ldr	r3, [pc, #72]	; (8009718 <HAL_RCC_GetClockConfig+0x5c>)
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	f003 0203 	and.w	r2, r3, #3
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80096d8:	4b0f      	ldr	r3, [pc, #60]	; (8009718 <HAL_RCC_GetClockConfig+0x5c>)
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80096e4:	4b0c      	ldr	r3, [pc, #48]	; (8009718 <HAL_RCC_GetClockConfig+0x5c>)
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80096f0:	4b09      	ldr	r3, [pc, #36]	; (8009718 <HAL_RCC_GetClockConfig+0x5c>)
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	08db      	lsrs	r3, r3, #3
 80096f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80096fe:	4b07      	ldr	r3, [pc, #28]	; (800971c <HAL_RCC_GetClockConfig+0x60>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f003 0207 	and.w	r2, r3, #7
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	601a      	str	r2, [r3, #0]
}
 800970a:	bf00      	nop
 800970c:	370c      	adds	r7, #12
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr
 8009716:	bf00      	nop
 8009718:	40021000 	.word	0x40021000
 800971c:	40022000 	.word	0x40022000

08009720 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b086      	sub	sp, #24
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009728:	2300      	movs	r3, #0
 800972a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800972c:	4b2a      	ldr	r3, [pc, #168]	; (80097d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800972e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009734:	2b00      	cmp	r3, #0
 8009736:	d003      	beq.n	8009740 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009738:	f7ff f996 	bl	8008a68 <HAL_PWREx_GetVoltageRange>
 800973c:	6178      	str	r0, [r7, #20]
 800973e:	e014      	b.n	800976a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009740:	4b25      	ldr	r3, [pc, #148]	; (80097d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009744:	4a24      	ldr	r2, [pc, #144]	; (80097d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800974a:	6593      	str	r3, [r2, #88]	; 0x58
 800974c:	4b22      	ldr	r3, [pc, #136]	; (80097d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800974e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009754:	60fb      	str	r3, [r7, #12]
 8009756:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009758:	f7ff f986 	bl	8008a68 <HAL_PWREx_GetVoltageRange>
 800975c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800975e:	4b1e      	ldr	r3, [pc, #120]	; (80097d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009762:	4a1d      	ldr	r2, [pc, #116]	; (80097d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009768:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009770:	d10b      	bne.n	800978a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2b80      	cmp	r3, #128	; 0x80
 8009776:	d919      	bls.n	80097ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2ba0      	cmp	r3, #160	; 0xa0
 800977c:	d902      	bls.n	8009784 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800977e:	2302      	movs	r3, #2
 8009780:	613b      	str	r3, [r7, #16]
 8009782:	e013      	b.n	80097ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009784:	2301      	movs	r3, #1
 8009786:	613b      	str	r3, [r7, #16]
 8009788:	e010      	b.n	80097ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2b80      	cmp	r3, #128	; 0x80
 800978e:	d902      	bls.n	8009796 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009790:	2303      	movs	r3, #3
 8009792:	613b      	str	r3, [r7, #16]
 8009794:	e00a      	b.n	80097ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2b80      	cmp	r3, #128	; 0x80
 800979a:	d102      	bne.n	80097a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800979c:	2302      	movs	r3, #2
 800979e:	613b      	str	r3, [r7, #16]
 80097a0:	e004      	b.n	80097ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b70      	cmp	r3, #112	; 0x70
 80097a6:	d101      	bne.n	80097ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80097a8:	2301      	movs	r3, #1
 80097aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80097ac:	4b0b      	ldr	r3, [pc, #44]	; (80097dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f023 0207 	bic.w	r2, r3, #7
 80097b4:	4909      	ldr	r1, [pc, #36]	; (80097dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80097bc:	4b07      	ldr	r3, [pc, #28]	; (80097dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 0307 	and.w	r3, r3, #7
 80097c4:	693a      	ldr	r2, [r7, #16]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d001      	beq.n	80097ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80097ca:	2301      	movs	r3, #1
 80097cc:	e000      	b.n	80097d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80097ce:	2300      	movs	r3, #0
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3718      	adds	r7, #24
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	40021000 	.word	0x40021000
 80097dc:	40022000 	.word	0x40022000

080097e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80097e8:	2300      	movs	r3, #0
 80097ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80097ec:	2300      	movs	r3, #0
 80097ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d031      	beq.n	8009860 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009800:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009804:	d01a      	beq.n	800983c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8009806:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800980a:	d814      	bhi.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800980c:	2b00      	cmp	r3, #0
 800980e:	d009      	beq.n	8009824 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009810:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009814:	d10f      	bne.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8009816:	4bac      	ldr	r3, [pc, #688]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	4aab      	ldr	r2, [pc, #684]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800981c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009820:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009822:	e00c      	b.n	800983e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	3304      	adds	r3, #4
 8009828:	2100      	movs	r1, #0
 800982a:	4618      	mov	r0, r3
 800982c:	f000 f9cc 	bl	8009bc8 <RCCEx_PLLSAI1_Config>
 8009830:	4603      	mov	r3, r0
 8009832:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009834:	e003      	b.n	800983e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	74fb      	strb	r3, [r7, #19]
      break;
 800983a:	e000      	b.n	800983e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800983c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800983e:	7cfb      	ldrb	r3, [r7, #19]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d10b      	bne.n	800985c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009844:	4ba0      	ldr	r3, [pc, #640]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800984a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009852:	499d      	ldr	r1, [pc, #628]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009854:	4313      	orrs	r3, r2
 8009856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800985a:	e001      	b.n	8009860 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800985c:	7cfb      	ldrb	r3, [r7, #19]
 800985e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009868:	2b00      	cmp	r3, #0
 800986a:	f000 8099 	beq.w	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800986e:	2300      	movs	r3, #0
 8009870:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009872:	4b95      	ldr	r3, [pc, #596]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800987a:	2b00      	cmp	r3, #0
 800987c:	d101      	bne.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800987e:	2301      	movs	r3, #1
 8009880:	e000      	b.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8009882:	2300      	movs	r3, #0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d00d      	beq.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009888:	4b8f      	ldr	r3, [pc, #572]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800988a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800988c:	4a8e      	ldr	r2, [pc, #568]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800988e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009892:	6593      	str	r3, [r2, #88]	; 0x58
 8009894:	4b8c      	ldr	r3, [pc, #560]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800989c:	60bb      	str	r3, [r7, #8]
 800989e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80098a0:	2301      	movs	r3, #1
 80098a2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80098a4:	4b89      	ldr	r3, [pc, #548]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a88      	ldr	r2, [pc, #544]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80098aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80098ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80098b0:	f7fb f90e 	bl	8004ad0 <HAL_GetTick>
 80098b4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80098b6:	e009      	b.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80098b8:	f7fb f90a 	bl	8004ad0 <HAL_GetTick>
 80098bc:	4602      	mov	r2, r0
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	1ad3      	subs	r3, r2, r3
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d902      	bls.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80098c6:	2303      	movs	r3, #3
 80098c8:	74fb      	strb	r3, [r7, #19]
        break;
 80098ca:	e005      	b.n	80098d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80098cc:	4b7f      	ldr	r3, [pc, #508]	; (8009acc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d0ef      	beq.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80098d8:	7cfb      	ldrb	r3, [r7, #19]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d155      	bne.n	800998a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80098de:	4b7a      	ldr	r3, [pc, #488]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80098e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80098e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098e8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d01e      	beq.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098f4:	697a      	ldr	r2, [r7, #20]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d019      	beq.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80098fa:	4b73      	ldr	r3, [pc, #460]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80098fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009900:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009904:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009906:	4b70      	ldr	r3, [pc, #448]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800990c:	4a6e      	ldr	r2, [pc, #440]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800990e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009912:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009916:	4b6c      	ldr	r3, [pc, #432]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800991c:	4a6a      	ldr	r2, [pc, #424]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800991e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009922:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009926:	4a68      	ldr	r2, [pc, #416]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	f003 0301 	and.w	r3, r3, #1
 8009934:	2b00      	cmp	r3, #0
 8009936:	d016      	beq.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009938:	f7fb f8ca 	bl	8004ad0 <HAL_GetTick>
 800993c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800993e:	e00b      	b.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009940:	f7fb f8c6 	bl	8004ad0 <HAL_GetTick>
 8009944:	4602      	mov	r2, r0
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	1ad3      	subs	r3, r2, r3
 800994a:	f241 3288 	movw	r2, #5000	; 0x1388
 800994e:	4293      	cmp	r3, r2
 8009950:	d902      	bls.n	8009958 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8009952:	2303      	movs	r3, #3
 8009954:	74fb      	strb	r3, [r7, #19]
            break;
 8009956:	e006      	b.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009958:	4b5b      	ldr	r3, [pc, #364]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800995a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800995e:	f003 0302 	and.w	r3, r3, #2
 8009962:	2b00      	cmp	r3, #0
 8009964:	d0ec      	beq.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8009966:	7cfb      	ldrb	r3, [r7, #19]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d10b      	bne.n	8009984 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800996c:	4b56      	ldr	r3, [pc, #344]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800996e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009972:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800997a:	4953      	ldr	r1, [pc, #332]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800997c:	4313      	orrs	r3, r2
 800997e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009982:	e004      	b.n	800998e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009984:	7cfb      	ldrb	r3, [r7, #19]
 8009986:	74bb      	strb	r3, [r7, #18]
 8009988:	e001      	b.n	800998e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800998a:	7cfb      	ldrb	r3, [r7, #19]
 800998c:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800998e:	7c7b      	ldrb	r3, [r7, #17]
 8009990:	2b01      	cmp	r3, #1
 8009992:	d105      	bne.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009994:	4b4c      	ldr	r3, [pc, #304]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009998:	4a4b      	ldr	r2, [pc, #300]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800999a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800999e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0301 	and.w	r3, r3, #1
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00a      	beq.n	80099c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80099ac:	4b46      	ldr	r3, [pc, #280]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80099ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b2:	f023 0203 	bic.w	r2, r3, #3
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	4943      	ldr	r1, [pc, #268]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80099bc:	4313      	orrs	r3, r2
 80099be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f003 0302 	and.w	r3, r3, #2
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00a      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80099ce:	4b3e      	ldr	r3, [pc, #248]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80099d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099d4:	f023 020c 	bic.w	r2, r3, #12
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099dc:	493a      	ldr	r1, [pc, #232]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80099de:	4313      	orrs	r3, r2
 80099e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f003 0320 	and.w	r3, r3, #32
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00a      	beq.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80099f0:	4b35      	ldr	r3, [pc, #212]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80099f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099fe:	4932      	ldr	r1, [pc, #200]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a00:	4313      	orrs	r3, r2
 8009a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009a12:	4b2d      	ldr	r3, [pc, #180]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a20:	4929      	ldr	r1, [pc, #164]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a22:	4313      	orrs	r3, r2
 8009a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00a      	beq.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009a34:	4b24      	ldr	r3, [pc, #144]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a42:	4921      	ldr	r1, [pc, #132]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a44:	4313      	orrs	r3, r2
 8009a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00a      	beq.n	8009a6c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009a56:	4b1c      	ldr	r3, [pc, #112]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a64:	4918      	ldr	r1, [pc, #96]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a66:	4313      	orrs	r3, r2
 8009a68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d00a      	beq.n	8009a8e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009a78:	4b13      	ldr	r3, [pc, #76]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a7e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a86:	4910      	ldr	r1, [pc, #64]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d02c      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009a9a:	4b0b      	ldr	r3, [pc, #44]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aa0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aa8:	4907      	ldr	r1, [pc, #28]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ab4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009ab8:	d10a      	bne.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009aba:	4b03      	ldr	r3, [pc, #12]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	4a02      	ldr	r2, [pc, #8]	; (8009ac8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8009ac0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ac4:	60d3      	str	r3, [r2, #12]
 8009ac6:	e015      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8009ac8:	40021000 	.word	0x40021000
 8009acc:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ad4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009ad8:	d10c      	bne.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	3304      	adds	r3, #4
 8009ade:	2101      	movs	r1, #1
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f000 f871 	bl	8009bc8 <RCCEx_PLLSAI1_Config>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009aea:	7cfb      	ldrb	r3, [r7, #19]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d001      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8009af0:	7cfb      	ldrb	r3, [r7, #19]
 8009af2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d028      	beq.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009b00:	4b30      	ldr	r3, [pc, #192]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b0e:	492d      	ldr	r1, [pc, #180]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b10:	4313      	orrs	r3, r2
 8009b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009b1e:	d106      	bne.n	8009b2e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009b20:	4b28      	ldr	r3, [pc, #160]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b22:	68db      	ldr	r3, [r3, #12]
 8009b24:	4a27      	ldr	r2, [pc, #156]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b2a:	60d3      	str	r3, [r2, #12]
 8009b2c:	e011      	b.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009b36:	d10c      	bne.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	3304      	adds	r3, #4
 8009b3c:	2101      	movs	r1, #1
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f000 f842 	bl	8009bc8 <RCCEx_PLLSAI1_Config>
 8009b44:	4603      	mov	r3, r0
 8009b46:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009b48:	7cfb      	ldrb	r3, [r7, #19]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d001      	beq.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 8009b4e:	7cfb      	ldrb	r3, [r7, #19]
 8009b50:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d01c      	beq.n	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009b5e:	4b19      	ldr	r3, [pc, #100]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b64:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b6c:	4915      	ldr	r1, [pc, #84]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009b78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009b7c:	d10c      	bne.n	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	3304      	adds	r3, #4
 8009b82:	2102      	movs	r1, #2
 8009b84:	4618      	mov	r0, r3
 8009b86:	f000 f81f 	bl	8009bc8 <RCCEx_PLLSAI1_Config>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009b8e:	7cfb      	ldrb	r3, [r7, #19]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d001      	beq.n	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8009b94:	7cfb      	ldrb	r3, [r7, #19]
 8009b96:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d00a      	beq.n	8009bba <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009ba4:	4b07      	ldr	r3, [pc, #28]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009baa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bb2:	4904      	ldr	r1, [pc, #16]	; (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009bba:	7cbb      	ldrb	r3, [r7, #18]
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3718      	adds	r7, #24
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	40021000 	.word	0x40021000

08009bc8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009bd6:	4b74      	ldr	r3, [pc, #464]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	f003 0303 	and.w	r3, r3, #3
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d018      	beq.n	8009c14 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009be2:	4b71      	ldr	r3, [pc, #452]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	f003 0203 	and.w	r2, r3, #3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d10d      	bne.n	8009c0e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
       ||
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d009      	beq.n	8009c0e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8009bfa:	4b6b      	ldr	r3, [pc, #428]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009bfc:	68db      	ldr	r3, [r3, #12]
 8009bfe:	091b      	lsrs	r3, r3, #4
 8009c00:	f003 0307 	and.w	r3, r3, #7
 8009c04:	1c5a      	adds	r2, r3, #1
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	685b      	ldr	r3, [r3, #4]
       ||
 8009c0a:	429a      	cmp	r2, r3
 8009c0c:	d047      	beq.n	8009c9e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	73fb      	strb	r3, [r7, #15]
 8009c12:	e044      	b.n	8009c9e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2b03      	cmp	r3, #3
 8009c1a:	d018      	beq.n	8009c4e <RCCEx_PLLSAI1_Config+0x86>
 8009c1c:	2b03      	cmp	r3, #3
 8009c1e:	d825      	bhi.n	8009c6c <RCCEx_PLLSAI1_Config+0xa4>
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d002      	beq.n	8009c2a <RCCEx_PLLSAI1_Config+0x62>
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d009      	beq.n	8009c3c <RCCEx_PLLSAI1_Config+0x74>
 8009c28:	e020      	b.n	8009c6c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009c2a:	4b5f      	ldr	r3, [pc, #380]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f003 0302 	and.w	r3, r3, #2
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d11d      	bne.n	8009c72 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8009c36:	2301      	movs	r3, #1
 8009c38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009c3a:	e01a      	b.n	8009c72 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009c3c:	4b5a      	ldr	r3, [pc, #360]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d116      	bne.n	8009c76 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009c4c:	e013      	b.n	8009c76 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009c4e:	4b56      	ldr	r3, [pc, #344]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10f      	bne.n	8009c7a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8009c5a:	4b53      	ldr	r3, [pc, #332]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d109      	bne.n	8009c7a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8009c66:	2301      	movs	r3, #1
 8009c68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009c6a:	e006      	b.n	8009c7a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8009c70:	e004      	b.n	8009c7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8009c72:	bf00      	nop
 8009c74:	e002      	b.n	8009c7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8009c76:	bf00      	nop
 8009c78:	e000      	b.n	8009c7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8009c7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8009c7c:	7bfb      	ldrb	r3, [r7, #15]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d10d      	bne.n	8009c9e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8009c82:	4b49      	ldr	r3, [pc, #292]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6819      	ldr	r1, [r3, #0]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	3b01      	subs	r3, #1
 8009c94:	011b      	lsls	r3, r3, #4
 8009c96:	430b      	orrs	r3, r1
 8009c98:	4943      	ldr	r1, [pc, #268]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009c9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d17c      	bne.n	8009d9e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009ca4:	4b40      	ldr	r3, [pc, #256]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a3f      	ldr	r2, [pc, #252]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009caa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009cae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009cb0:	f7fa ff0e 	bl	8004ad0 <HAL_GetTick>
 8009cb4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009cb6:	e009      	b.n	8009ccc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009cb8:	f7fa ff0a 	bl	8004ad0 <HAL_GetTick>
 8009cbc:	4602      	mov	r2, r0
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	2b02      	cmp	r3, #2
 8009cc4:	d902      	bls.n	8009ccc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8009cc6:	2303      	movs	r3, #3
 8009cc8:	73fb      	strb	r3, [r7, #15]
        break;
 8009cca:	e005      	b.n	8009cd8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009ccc:	4b36      	ldr	r3, [pc, #216]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d1ef      	bne.n	8009cb8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009cd8:	7bfb      	ldrb	r3, [r7, #15]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d15f      	bne.n	8009d9e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d110      	bne.n	8009d06 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009ce4:	4b30      	ldr	r3, [pc, #192]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009ce6:	691b      	ldr	r3, [r3, #16]
 8009ce8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8009cec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	6892      	ldr	r2, [r2, #8]
 8009cf4:	0211      	lsls	r1, r2, #8
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	68d2      	ldr	r2, [r2, #12]
 8009cfa:	06d2      	lsls	r2, r2, #27
 8009cfc:	430a      	orrs	r2, r1
 8009cfe:	492a      	ldr	r1, [pc, #168]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d00:	4313      	orrs	r3, r2
 8009d02:	610b      	str	r3, [r1, #16]
 8009d04:	e027      	b.n	8009d56 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d112      	bne.n	8009d32 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009d0c:	4b26      	ldr	r3, [pc, #152]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d0e:	691b      	ldr	r3, [r3, #16]
 8009d10:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8009d14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	6892      	ldr	r2, [r2, #8]
 8009d1c:	0211      	lsls	r1, r2, #8
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	6912      	ldr	r2, [r2, #16]
 8009d22:	0852      	lsrs	r2, r2, #1
 8009d24:	3a01      	subs	r2, #1
 8009d26:	0552      	lsls	r2, r2, #21
 8009d28:	430a      	orrs	r2, r1
 8009d2a:	491f      	ldr	r1, [pc, #124]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	610b      	str	r3, [r1, #16]
 8009d30:	e011      	b.n	8009d56 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009d32:	4b1d      	ldr	r3, [pc, #116]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d34:	691b      	ldr	r3, [r3, #16]
 8009d36:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009d3a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	6892      	ldr	r2, [r2, #8]
 8009d42:	0211      	lsls	r1, r2, #8
 8009d44:	687a      	ldr	r2, [r7, #4]
 8009d46:	6952      	ldr	r2, [r2, #20]
 8009d48:	0852      	lsrs	r2, r2, #1
 8009d4a:	3a01      	subs	r2, #1
 8009d4c:	0652      	lsls	r2, r2, #25
 8009d4e:	430a      	orrs	r2, r1
 8009d50:	4915      	ldr	r1, [pc, #84]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d52:	4313      	orrs	r3, r2
 8009d54:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8009d56:	4b14      	ldr	r3, [pc, #80]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4a13      	ldr	r2, [pc, #76]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009d60:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d62:	f7fa feb5 	bl	8004ad0 <HAL_GetTick>
 8009d66:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009d68:	e009      	b.n	8009d7e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009d6a:	f7fa feb1 	bl	8004ad0 <HAL_GetTick>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	1ad3      	subs	r3, r2, r3
 8009d74:	2b02      	cmp	r3, #2
 8009d76:	d902      	bls.n	8009d7e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8009d78:	2303      	movs	r3, #3
 8009d7a:	73fb      	strb	r3, [r7, #15]
          break;
 8009d7c:	e005      	b.n	8009d8a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009d7e:	4b0a      	ldr	r3, [pc, #40]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d0ef      	beq.n	8009d6a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8009d8a:	7bfb      	ldrb	r3, [r7, #15]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d106      	bne.n	8009d9e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8009d90:	4b05      	ldr	r3, [pc, #20]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d92:	691a      	ldr	r2, [r3, #16]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	699b      	ldr	r3, [r3, #24]
 8009d98:	4903      	ldr	r1, [pc, #12]	; (8009da8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	40021000 	.word	0x40021000

08009dac <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d06c      	beq.n	8009e98 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009dc4:	b2db      	uxtb	r3, r3
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d106      	bne.n	8009dd8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f7f8 fe14 	bl	8002a00 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2202      	movs	r2, #2
 8009ddc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	22ca      	movs	r2, #202	; 0xca
 8009de6:	625a      	str	r2, [r3, #36]	; 0x24
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2253      	movs	r2, #83	; 0x53
 8009dee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f000 f87c 	bl	8009eee <RTC_EnterInitMode>
 8009df6:	4603      	mov	r3, r0
 8009df8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009dfa:	7bfb      	ldrb	r3, [r7, #15]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d14b      	bne.n	8009e98 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	689b      	ldr	r3, [r3, #8]
 8009e06:	687a      	ldr	r2, [r7, #4]
 8009e08:	6812      	ldr	r2, [r2, #0]
 8009e0a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009e0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e12:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	6899      	ldr	r1, [r3, #8]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	685a      	ldr	r2, [r3, #4]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	691b      	ldr	r3, [r3, #16]
 8009e22:	431a      	orrs	r2, r3
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	699b      	ldr	r3, [r3, #24]
 8009e28:	431a      	orrs	r2, r3
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	687a      	ldr	r2, [r7, #4]
 8009e38:	68d2      	ldr	r2, [r2, #12]
 8009e3a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	6919      	ldr	r1, [r3, #16]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	041a      	lsls	r2, r3, #16
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	430a      	orrs	r2, r1
 8009e4e:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 f87f 	bl	8009f54 <RTC_ExitInitMode>
 8009e56:	4603      	mov	r3, r0
 8009e58:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8009e5a:	7bfb      	ldrb	r3, [r7, #15]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d11b      	bne.n	8009e98 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f022 0203 	bic.w	r2, r2, #3
 8009e6e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	69da      	ldr	r2, [r3, #28]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	695b      	ldr	r3, [r3, #20]
 8009e7e:	431a      	orrs	r2, r3
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	430a      	orrs	r2, r1
 8009e86:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	22ff      	movs	r2, #255	; 0xff
 8009e8e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8009e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}

08009ea2 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009ea2:	b580      	push	{r7, lr}
 8009ea4:	b084      	sub	sp, #16
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	68da      	ldr	r2, [r3, #12]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009eb8:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8009eba:	f7fa fe09 	bl	8004ad0 <HAL_GetTick>
 8009ebe:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009ec0:	e009      	b.n	8009ed6 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009ec2:	f7fa fe05 	bl	8004ad0 <HAL_GetTick>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	1ad3      	subs	r3, r2, r3
 8009ecc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ed0:	d901      	bls.n	8009ed6 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8009ed2:	2303      	movs	r3, #3
 8009ed4:	e007      	b.n	8009ee6 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68db      	ldr	r3, [r3, #12]
 8009edc:	f003 0320 	and.w	r3, r3, #32
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d0ee      	beq.n	8009ec2 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8009ee4:	2300      	movs	r3, #0
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3710      	adds	r7, #16
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b084      	sub	sp, #16
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d120      	bne.n	8009f4a <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f10:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009f12:	f7fa fddd 	bl	8004ad0 <HAL_GetTick>
 8009f16:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009f18:	e00d      	b.n	8009f36 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009f1a:	f7fa fdd9 	bl	8004ad0 <HAL_GetTick>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	1ad3      	subs	r3, r2, r3
 8009f24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009f28:	d905      	bls.n	8009f36 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2203      	movs	r2, #3
 8009f32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d102      	bne.n	8009f4a <RTC_EnterInitMode+0x5c>
 8009f44:	7bfb      	ldrb	r3, [r7, #15]
 8009f46:	2b03      	cmp	r3, #3
 8009f48:	d1e7      	bne.n	8009f1a <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8009f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3710      	adds	r7, #16
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}

08009f54 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8009f60:	4b1a      	ldr	r3, [pc, #104]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009f62:	68db      	ldr	r3, [r3, #12]
 8009f64:	4a19      	ldr	r2, [pc, #100]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009f66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f6a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8009f6c:	4b17      	ldr	r3, [pc, #92]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009f6e:	689b      	ldr	r3, [r3, #8]
 8009f70:	f003 0320 	and.w	r3, r3, #32
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d10c      	bne.n	8009f92 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff ff92 	bl	8009ea2 <HAL_RTC_WaitForSynchro>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d01e      	beq.n	8009fc2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2203      	movs	r2, #3
 8009f88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8009f8c:	2303      	movs	r3, #3
 8009f8e:	73fb      	strb	r3, [r7, #15]
 8009f90:	e017      	b.n	8009fc2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009f92:	4b0e      	ldr	r3, [pc, #56]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	4a0d      	ldr	r2, [pc, #52]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009f98:	f023 0320 	bic.w	r3, r3, #32
 8009f9c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f7ff ff7f 	bl	8009ea2 <HAL_RTC_WaitForSynchro>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d005      	beq.n	8009fb6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2203      	movs	r2, #3
 8009fae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009fb6:	4b05      	ldr	r3, [pc, #20]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009fb8:	689b      	ldr	r3, [r3, #8]
 8009fba:	4a04      	ldr	r2, [pc, #16]	; (8009fcc <RTC_ExitInitMode+0x78>)
 8009fbc:	f043 0320 	orr.w	r3, r3, #32
 8009fc0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8009fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3710      	adds	r7, #16
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	40002800 	.word	0x40002800

08009fd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b084      	sub	sp, #16
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d101      	bne.n	8009fe2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	e095      	b.n	800a10e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d108      	bne.n	8009ffc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	685b      	ldr	r3, [r3, #4]
 8009fee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ff2:	d009      	beq.n	800a008 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	61da      	str	r2, [r3, #28]
 8009ffa:	e005      	b.n	800a008 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2200      	movs	r2, #0
 800a006:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2200      	movs	r2, #0
 800a00c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b00      	cmp	r3, #0
 800a018:	d106      	bne.n	800a028 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7f8 fd5a 	bl	8002adc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2202      	movs	r2, #2
 800a02c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a03e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	68db      	ldr	r3, [r3, #12]
 800a044:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a048:	d902      	bls.n	800a050 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a04a:	2300      	movs	r3, #0
 800a04c:	60fb      	str	r3, [r7, #12]
 800a04e:	e002      	b.n	800a056 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a054:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	68db      	ldr	r3, [r3, #12]
 800a05a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a05e:	d007      	beq.n	800a070 <HAL_SPI_Init+0xa0>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a068:	d002      	beq.n	800a070 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a080:	431a      	orrs	r2, r3
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	691b      	ldr	r3, [r3, #16]
 800a086:	f003 0302 	and.w	r3, r3, #2
 800a08a:	431a      	orrs	r2, r3
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	695b      	ldr	r3, [r3, #20]
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	431a      	orrs	r2, r3
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	699b      	ldr	r3, [r3, #24]
 800a09a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a09e:	431a      	orrs	r2, r3
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	69db      	ldr	r3, [r3, #28]
 800a0a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a0a8:	431a      	orrs	r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6a1b      	ldr	r3, [r3, #32]
 800a0ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0b2:	ea42 0103 	orr.w	r1, r2, r3
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	430a      	orrs	r2, r1
 800a0c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	699b      	ldr	r3, [r3, #24]
 800a0ca:	0c1b      	lsrs	r3, r3, #16
 800a0cc:	f003 0204 	and.w	r2, r3, #4
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0d4:	f003 0310 	and.w	r3, r3, #16
 800a0d8:	431a      	orrs	r2, r3
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0de:	f003 0308 	and.w	r3, r3, #8
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a0ec:	ea42 0103 	orr.w	r1, r2, r3
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2201      	movs	r2, #1
 800a108:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a10c:	2300      	movs	r3, #0
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a116:	b580      	push	{r7, lr}
 800a118:	b082      	sub	sp, #8
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d101      	bne.n	800a128 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a124:	2301      	movs	r3, #1
 800a126:	e049      	b.n	800a1bc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	2b00      	cmp	r3, #0
 800a132:	d106      	bne.n	800a142 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2200      	movs	r2, #0
 800a138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 f841 	bl	800a1c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2202      	movs	r2, #2
 800a146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681a      	ldr	r2, [r3, #0]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	3304      	adds	r3, #4
 800a152:	4619      	mov	r1, r3
 800a154:	4610      	mov	r0, r2
 800a156:	f000 fc27 	bl	800a9a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2201      	movs	r2, #1
 800a15e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2201      	movs	r2, #1
 800a16e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2201      	movs	r2, #1
 800a17e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2201      	movs	r2, #1
 800a186:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2201      	movs	r2, #1
 800a18e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2201      	movs	r2, #1
 800a196:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2201      	movs	r2, #1
 800a19e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a1cc:	bf00      	nop
 800a1ce:	370c      	adds	r7, #12
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b085      	sub	sp, #20
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d001      	beq.n	800a1f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	e03b      	b.n	800a268 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2202      	movs	r2, #2
 800a1f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68da      	ldr	r2, [r3, #12]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f042 0201 	orr.w	r2, r2, #1
 800a206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a19      	ldr	r2, [pc, #100]	; (800a274 <HAL_TIM_Base_Start_IT+0x9c>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d009      	beq.n	800a226 <HAL_TIM_Base_Start_IT+0x4e>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a21a:	d004      	beq.n	800a226 <HAL_TIM_Base_Start_IT+0x4e>
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4a15      	ldr	r2, [pc, #84]	; (800a278 <HAL_TIM_Base_Start_IT+0xa0>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d115      	bne.n	800a252 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689a      	ldr	r2, [r3, #8]
 800a22c:	4b13      	ldr	r3, [pc, #76]	; (800a27c <HAL_TIM_Base_Start_IT+0xa4>)
 800a22e:	4013      	ands	r3, r2
 800a230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	2b06      	cmp	r3, #6
 800a236:	d015      	beq.n	800a264 <HAL_TIM_Base_Start_IT+0x8c>
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a23e:	d011      	beq.n	800a264 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	681a      	ldr	r2, [r3, #0]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f042 0201 	orr.w	r2, r2, #1
 800a24e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a250:	e008      	b.n	800a264 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f042 0201 	orr.w	r2, r2, #1
 800a260:	601a      	str	r2, [r3, #0]
 800a262:	e000      	b.n	800a266 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a264:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a266:	2300      	movs	r3, #0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr
 800a274:	40012c00 	.word	0x40012c00
 800a278:	40014000 	.word	0x40014000
 800a27c:	00010007 	.word	0x00010007

0800a280 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a28e:	2301      	movs	r3, #1
 800a290:	e049      	b.n	800a326 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d106      	bne.n	800a2ac <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f7f8 fea8 	bl	8002ffc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2202      	movs	r2, #2
 800a2b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	3304      	adds	r3, #4
 800a2bc:	4619      	mov	r1, r3
 800a2be:	4610      	mov	r0, r2
 800a2c0:	f000 fb72 	bl	800a9a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2201      	movs	r2, #1
 800a2e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2201      	movs	r2, #1
 800a318:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a324:	2300      	movs	r3, #0
}
 800a326:	4618      	mov	r0, r3
 800a328:	3708      	adds	r7, #8
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
	...

0800a330 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d104      	bne.n	800a34a <HAL_TIM_IC_Start_IT+0x1a>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a346:	b2db      	uxtb	r3, r3
 800a348:	e023      	b.n	800a392 <HAL_TIM_IC_Start_IT+0x62>
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	2b04      	cmp	r3, #4
 800a34e:	d104      	bne.n	800a35a <HAL_TIM_IC_Start_IT+0x2a>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a356:	b2db      	uxtb	r3, r3
 800a358:	e01b      	b.n	800a392 <HAL_TIM_IC_Start_IT+0x62>
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	2b08      	cmp	r3, #8
 800a35e:	d104      	bne.n	800a36a <HAL_TIM_IC_Start_IT+0x3a>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a366:	b2db      	uxtb	r3, r3
 800a368:	e013      	b.n	800a392 <HAL_TIM_IC_Start_IT+0x62>
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	2b0c      	cmp	r3, #12
 800a36e:	d104      	bne.n	800a37a <HAL_TIM_IC_Start_IT+0x4a>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a376:	b2db      	uxtb	r3, r3
 800a378:	e00b      	b.n	800a392 <HAL_TIM_IC_Start_IT+0x62>
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	2b10      	cmp	r3, #16
 800a37e:	d104      	bne.n	800a38a <HAL_TIM_IC_Start_IT+0x5a>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a386:	b2db      	uxtb	r3, r3
 800a388:	e003      	b.n	800a392 <HAL_TIM_IC_Start_IT+0x62>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a390:	b2db      	uxtb	r3, r3
 800a392:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d104      	bne.n	800a3a4 <HAL_TIM_IC_Start_IT+0x74>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	e013      	b.n	800a3cc <HAL_TIM_IC_Start_IT+0x9c>
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	2b04      	cmp	r3, #4
 800a3a8:	d104      	bne.n	800a3b4 <HAL_TIM_IC_Start_IT+0x84>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	e00b      	b.n	800a3cc <HAL_TIM_IC_Start_IT+0x9c>
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	2b08      	cmp	r3, #8
 800a3b8:	d104      	bne.n	800a3c4 <HAL_TIM_IC_Start_IT+0x94>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a3c0:	b2db      	uxtb	r3, r3
 800a3c2:	e003      	b.n	800a3cc <HAL_TIM_IC_Start_IT+0x9c>
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3ce:	7bfb      	ldrb	r3, [r7, #15]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d102      	bne.n	800a3da <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a3d4:	7bbb      	ldrb	r3, [r7, #14]
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d001      	beq.n	800a3de <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e0c4      	b.n	800a568 <HAL_TIM_IC_Start_IT+0x238>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d104      	bne.n	800a3ee <HAL_TIM_IC_Start_IT+0xbe>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2202      	movs	r2, #2
 800a3e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a3ec:	e023      	b.n	800a436 <HAL_TIM_IC_Start_IT+0x106>
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	2b04      	cmp	r3, #4
 800a3f2:	d104      	bne.n	800a3fe <HAL_TIM_IC_Start_IT+0xce>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2202      	movs	r2, #2
 800a3f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a3fc:	e01b      	b.n	800a436 <HAL_TIM_IC_Start_IT+0x106>
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	2b08      	cmp	r3, #8
 800a402:	d104      	bne.n	800a40e <HAL_TIM_IC_Start_IT+0xde>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2202      	movs	r2, #2
 800a408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a40c:	e013      	b.n	800a436 <HAL_TIM_IC_Start_IT+0x106>
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	2b0c      	cmp	r3, #12
 800a412:	d104      	bne.n	800a41e <HAL_TIM_IC_Start_IT+0xee>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2202      	movs	r2, #2
 800a418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a41c:	e00b      	b.n	800a436 <HAL_TIM_IC_Start_IT+0x106>
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	2b10      	cmp	r3, #16
 800a422:	d104      	bne.n	800a42e <HAL_TIM_IC_Start_IT+0xfe>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2202      	movs	r2, #2
 800a428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a42c:	e003      	b.n	800a436 <HAL_TIM_IC_Start_IT+0x106>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2202      	movs	r2, #2
 800a432:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d104      	bne.n	800a446 <HAL_TIM_IC_Start_IT+0x116>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2202      	movs	r2, #2
 800a440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a444:	e013      	b.n	800a46e <HAL_TIM_IC_Start_IT+0x13e>
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	2b04      	cmp	r3, #4
 800a44a:	d104      	bne.n	800a456 <HAL_TIM_IC_Start_IT+0x126>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2202      	movs	r2, #2
 800a450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a454:	e00b      	b.n	800a46e <HAL_TIM_IC_Start_IT+0x13e>
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	2b08      	cmp	r3, #8
 800a45a:	d104      	bne.n	800a466 <HAL_TIM_IC_Start_IT+0x136>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2202      	movs	r2, #2
 800a460:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a464:	e003      	b.n	800a46e <HAL_TIM_IC_Start_IT+0x13e>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2202      	movs	r2, #2
 800a46a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	2b0c      	cmp	r3, #12
 800a472:	d841      	bhi.n	800a4f8 <HAL_TIM_IC_Start_IT+0x1c8>
 800a474:	a201      	add	r2, pc, #4	; (adr r2, 800a47c <HAL_TIM_IC_Start_IT+0x14c>)
 800a476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a47a:	bf00      	nop
 800a47c:	0800a4b1 	.word	0x0800a4b1
 800a480:	0800a4f9 	.word	0x0800a4f9
 800a484:	0800a4f9 	.word	0x0800a4f9
 800a488:	0800a4f9 	.word	0x0800a4f9
 800a48c:	0800a4c3 	.word	0x0800a4c3
 800a490:	0800a4f9 	.word	0x0800a4f9
 800a494:	0800a4f9 	.word	0x0800a4f9
 800a498:	0800a4f9 	.word	0x0800a4f9
 800a49c:	0800a4d5 	.word	0x0800a4d5
 800a4a0:	0800a4f9 	.word	0x0800a4f9
 800a4a4:	0800a4f9 	.word	0x0800a4f9
 800a4a8:	0800a4f9 	.word	0x0800a4f9
 800a4ac:	0800a4e7 	.word	0x0800a4e7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	68da      	ldr	r2, [r3, #12]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f042 0202 	orr.w	r2, r2, #2
 800a4be:	60da      	str	r2, [r3, #12]
      break;
 800a4c0:	e01b      	b.n	800a4fa <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68da      	ldr	r2, [r3, #12]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f042 0204 	orr.w	r2, r2, #4
 800a4d0:	60da      	str	r2, [r3, #12]
      break;
 800a4d2:	e012      	b.n	800a4fa <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	68da      	ldr	r2, [r3, #12]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f042 0208 	orr.w	r2, r2, #8
 800a4e2:	60da      	str	r2, [r3, #12]
      break;
 800a4e4:	e009      	b.n	800a4fa <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f042 0210 	orr.w	r2, r2, #16
 800a4f4:	60da      	str	r2, [r3, #12]
      break;
 800a4f6:	e000      	b.n	800a4fa <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 800a4f8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2201      	movs	r2, #1
 800a500:	6839      	ldr	r1, [r7, #0]
 800a502:	4618      	mov	r0, r3
 800a504:	f000 fbc0 	bl	800ac88 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a18      	ldr	r2, [pc, #96]	; (800a570 <HAL_TIM_IC_Start_IT+0x240>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d009      	beq.n	800a526 <HAL_TIM_IC_Start_IT+0x1f6>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a51a:	d004      	beq.n	800a526 <HAL_TIM_IC_Start_IT+0x1f6>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a14      	ldr	r2, [pc, #80]	; (800a574 <HAL_TIM_IC_Start_IT+0x244>)
 800a522:	4293      	cmp	r3, r2
 800a524:	d115      	bne.n	800a552 <HAL_TIM_IC_Start_IT+0x222>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	689a      	ldr	r2, [r3, #8]
 800a52c:	4b12      	ldr	r3, [pc, #72]	; (800a578 <HAL_TIM_IC_Start_IT+0x248>)
 800a52e:	4013      	ands	r3, r2
 800a530:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	2b06      	cmp	r3, #6
 800a536:	d015      	beq.n	800a564 <HAL_TIM_IC_Start_IT+0x234>
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a53e:	d011      	beq.n	800a564 <HAL_TIM_IC_Start_IT+0x234>
    {
      __HAL_TIM_ENABLE(htim);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	f042 0201 	orr.w	r2, r2, #1
 800a54e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a550:	e008      	b.n	800a564 <HAL_TIM_IC_Start_IT+0x234>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f042 0201 	orr.w	r2, r2, #1
 800a560:	601a      	str	r2, [r3, #0]
 800a562:	e000      	b.n	800a566 <HAL_TIM_IC_Start_IT+0x236>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a564:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	40012c00 	.word	0x40012c00
 800a574:	40014000 	.word	0x40014000
 800a578:	00010007 	.word	0x00010007

0800a57c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b082      	sub	sp, #8
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	f003 0302 	and.w	r3, r3, #2
 800a58e:	2b02      	cmp	r3, #2
 800a590:	d122      	bne.n	800a5d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68db      	ldr	r3, [r3, #12]
 800a598:	f003 0302 	and.w	r3, r3, #2
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	d11b      	bne.n	800a5d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f06f 0202 	mvn.w	r2, #2
 800a5a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	f003 0303 	and.w	r3, r3, #3
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d003      	beq.n	800a5c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7f8 fdb8 	bl	8003134 <HAL_TIM_IC_CaptureCallback>
 800a5c4:	e005      	b.n	800a5d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f9d0 	bl	800a96c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 f9d7 	bl	800a980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	f003 0304 	and.w	r3, r3, #4
 800a5e2:	2b04      	cmp	r3, #4
 800a5e4:	d122      	bne.n	800a62c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	f003 0304 	and.w	r3, r3, #4
 800a5f0:	2b04      	cmp	r3, #4
 800a5f2:	d11b      	bne.n	800a62c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f06f 0204 	mvn.w	r2, #4
 800a5fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2202      	movs	r2, #2
 800a602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	699b      	ldr	r3, [r3, #24]
 800a60a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d003      	beq.n	800a61a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f7f8 fd8e 	bl	8003134 <HAL_TIM_IC_CaptureCallback>
 800a618:	e005      	b.n	800a626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f9a6 	bl	800a96c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 f9ad 	bl	800a980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2200      	movs	r2, #0
 800a62a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	691b      	ldr	r3, [r3, #16]
 800a632:	f003 0308 	and.w	r3, r3, #8
 800a636:	2b08      	cmp	r3, #8
 800a638:	d122      	bne.n	800a680 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	68db      	ldr	r3, [r3, #12]
 800a640:	f003 0308 	and.w	r3, r3, #8
 800a644:	2b08      	cmp	r3, #8
 800a646:	d11b      	bne.n	800a680 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f06f 0208 	mvn.w	r2, #8
 800a650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2204      	movs	r2, #4
 800a656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	69db      	ldr	r3, [r3, #28]
 800a65e:	f003 0303 	and.w	r3, r3, #3
 800a662:	2b00      	cmp	r3, #0
 800a664:	d003      	beq.n	800a66e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7f8 fd64 	bl	8003134 <HAL_TIM_IC_CaptureCallback>
 800a66c:	e005      	b.n	800a67a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f97c 	bl	800a96c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 f983 	bl	800a980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	f003 0310 	and.w	r3, r3, #16
 800a68a:	2b10      	cmp	r3, #16
 800a68c:	d122      	bne.n	800a6d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	f003 0310 	and.w	r3, r3, #16
 800a698:	2b10      	cmp	r3, #16
 800a69a:	d11b      	bne.n	800a6d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f06f 0210 	mvn.w	r2, #16
 800a6a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2208      	movs	r2, #8
 800a6aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	69db      	ldr	r3, [r3, #28]
 800a6b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d003      	beq.n	800a6c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7f8 fd3a 	bl	8003134 <HAL_TIM_IC_CaptureCallback>
 800a6c0:	e005      	b.n	800a6ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 f952 	bl	800a96c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 f959 	bl	800a980 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	691b      	ldr	r3, [r3, #16]
 800a6da:	f003 0301 	and.w	r3, r3, #1
 800a6de:	2b01      	cmp	r3, #1
 800a6e0:	d10e      	bne.n	800a700 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	f003 0301 	and.w	r3, r3, #1
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d107      	bne.n	800a700 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f06f 0201 	mvn.w	r2, #1
 800a6f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f7f8 f940 	bl	8002980 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	691b      	ldr	r3, [r3, #16]
 800a706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a70a:	2b80      	cmp	r3, #128	; 0x80
 800a70c:	d10e      	bne.n	800a72c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a718:	2b80      	cmp	r3, #128	; 0x80
 800a71a:	d107      	bne.n	800a72c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 fb44 	bl	800adb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	691b      	ldr	r3, [r3, #16]
 800a732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a73a:	d10e      	bne.n	800a75a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	68db      	ldr	r3, [r3, #12]
 800a742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a746:	2b80      	cmp	r3, #128	; 0x80
 800a748:	d107      	bne.n	800a75a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a754:	6878      	ldr	r0, [r7, #4]
 800a756:	f000 fb37 	bl	800adc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	691b      	ldr	r3, [r3, #16]
 800a760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a764:	2b40      	cmp	r3, #64	; 0x40
 800a766:	d10e      	bne.n	800a786 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a772:	2b40      	cmp	r3, #64	; 0x40
 800a774:	d107      	bne.n	800a786 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a77e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a780:	6878      	ldr	r0, [r7, #4]
 800a782:	f000 f907 	bl	800a994 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	691b      	ldr	r3, [r3, #16]
 800a78c:	f003 0320 	and.w	r3, r3, #32
 800a790:	2b20      	cmp	r3, #32
 800a792:	d10e      	bne.n	800a7b2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	68db      	ldr	r3, [r3, #12]
 800a79a:	f003 0320 	and.w	r3, r3, #32
 800a79e:	2b20      	cmp	r3, #32
 800a7a0:	d107      	bne.n	800a7b2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f06f 0220 	mvn.w	r2, #32
 800a7aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f000 faf7 	bl	800ada0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a7b2:	bf00      	nop
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}

0800a7ba <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a7ba:	b580      	push	{r7, lr}
 800a7bc:	b084      	sub	sp, #16
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	60f8      	str	r0, [r7, #12]
 800a7c2:	60b9      	str	r1, [r7, #8]
 800a7c4:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a7cc:	2b01      	cmp	r3, #1
 800a7ce:	d101      	bne.n	800a7d4 <HAL_TIM_IC_ConfigChannel+0x1a>
 800a7d0:	2302      	movs	r3, #2
 800a7d2:	e082      	b.n	800a8da <HAL_TIM_IC_ConfigChannel+0x120>
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d11b      	bne.n	800a81a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	6818      	ldr	r0, [r3, #0]
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	6819      	ldr	r1, [r3, #0]
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	685a      	ldr	r2, [r3, #4]
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	68db      	ldr	r3, [r3, #12]
 800a7f2:	f000 f93d 	bl	800aa70 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	699a      	ldr	r2, [r3, #24]
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f022 020c 	bic.w	r2, r2, #12
 800a804:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6999      	ldr	r1, [r3, #24]
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	689a      	ldr	r2, [r3, #8]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	430a      	orrs	r2, r1
 800a816:	619a      	str	r2, [r3, #24]
 800a818:	e05a      	b.n	800a8d0 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2b04      	cmp	r3, #4
 800a81e:	d11c      	bne.n	800a85a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	6818      	ldr	r0, [r3, #0]
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	6819      	ldr	r1, [r3, #0]
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	685a      	ldr	r2, [r3, #4]
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	68db      	ldr	r3, [r3, #12]
 800a830:	f000 f974 	bl	800ab1c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	699a      	ldr	r2, [r3, #24]
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a842:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	6999      	ldr	r1, [r3, #24]
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	021a      	lsls	r2, r3, #8
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	430a      	orrs	r2, r1
 800a856:	619a      	str	r2, [r3, #24]
 800a858:	e03a      	b.n	800a8d0 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2b08      	cmp	r3, #8
 800a85e:	d11b      	bne.n	800a898 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	6818      	ldr	r0, [r3, #0]
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	6819      	ldr	r1, [r3, #0]
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	68db      	ldr	r3, [r3, #12]
 800a870:	f000 f991 	bl	800ab96 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	69da      	ldr	r2, [r3, #28]
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f022 020c 	bic.w	r2, r2, #12
 800a882:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	69d9      	ldr	r1, [r3, #28]
 800a88a:	68bb      	ldr	r3, [r7, #8]
 800a88c:	689a      	ldr	r2, [r3, #8]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	430a      	orrs	r2, r1
 800a894:	61da      	str	r2, [r3, #28]
 800a896:	e01b      	b.n	800a8d0 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	6818      	ldr	r0, [r3, #0]
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	6819      	ldr	r1, [r3, #0]
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	685a      	ldr	r2, [r3, #4]
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	f000 f9b1 	bl	800ac0e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	69da      	ldr	r2, [r3, #28]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a8ba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	69d9      	ldr	r1, [r3, #28]
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	689b      	ldr	r3, [r3, #8]
 800a8c6:	021a      	lsls	r2, r3, #8
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	430a      	orrs	r2, r1
 800a8ce:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3710      	adds	r7, #16
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}
	...

0800a8e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b085      	sub	sp, #20
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	60fb      	str	r3, [r7, #12]
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	2b0c      	cmp	r3, #12
 800a8f6:	d831      	bhi.n	800a95c <HAL_TIM_ReadCapturedValue+0x78>
 800a8f8:	a201      	add	r2, pc, #4	; (adr r2, 800a900 <HAL_TIM_ReadCapturedValue+0x1c>)
 800a8fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8fe:	bf00      	nop
 800a900:	0800a935 	.word	0x0800a935
 800a904:	0800a95d 	.word	0x0800a95d
 800a908:	0800a95d 	.word	0x0800a95d
 800a90c:	0800a95d 	.word	0x0800a95d
 800a910:	0800a93f 	.word	0x0800a93f
 800a914:	0800a95d 	.word	0x0800a95d
 800a918:	0800a95d 	.word	0x0800a95d
 800a91c:	0800a95d 	.word	0x0800a95d
 800a920:	0800a949 	.word	0x0800a949
 800a924:	0800a95d 	.word	0x0800a95d
 800a928:	0800a95d 	.word	0x0800a95d
 800a92c:	0800a95d 	.word	0x0800a95d
 800a930:	0800a953 	.word	0x0800a953
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a93a:	60fb      	str	r3, [r7, #12]

      break;
 800a93c:	e00f      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a944:	60fb      	str	r3, [r7, #12]

      break;
 800a946:	e00a      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a94e:	60fb      	str	r3, [r7, #12]

      break;
 800a950:	e005      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a958:	60fb      	str	r3, [r7, #12]

      break;
 800a95a:	e000      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a95c:	bf00      	nop
  }

  return tmpreg;
 800a95e:	68fb      	ldr	r3, [r7, #12]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3714      	adds	r7, #20
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr

0800a96c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a974:	bf00      	nop
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a988:	bf00      	nop
 800a98a:	370c      	adds	r7, #12
 800a98c:	46bd      	mov	sp, r7
 800a98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a992:	4770      	bx	lr

0800a994 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a994:	b480      	push	{r7}
 800a996:	b083      	sub	sp, #12
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a99c:	bf00      	nop
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	4a2a      	ldr	r2, [pc, #168]	; (800aa64 <TIM_Base_SetConfig+0xbc>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d003      	beq.n	800a9c8 <TIM_Base_SetConfig+0x20>
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9c6:	d108      	bne.n	800a9da <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	68fa      	ldr	r2, [r7, #12]
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4a21      	ldr	r2, [pc, #132]	; (800aa64 <TIM_Base_SetConfig+0xbc>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d00b      	beq.n	800a9fa <TIM_Base_SetConfig+0x52>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9e8:	d007      	beq.n	800a9fa <TIM_Base_SetConfig+0x52>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	4a1e      	ldr	r2, [pc, #120]	; (800aa68 <TIM_Base_SetConfig+0xc0>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d003      	beq.n	800a9fa <TIM_Base_SetConfig+0x52>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	4a1d      	ldr	r2, [pc, #116]	; (800aa6c <TIM_Base_SetConfig+0xc4>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d108      	bne.n	800aa0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	695b      	ldr	r3, [r3, #20]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	68fa      	ldr	r2, [r7, #12]
 800aa1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	689a      	ldr	r2, [r3, #8]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	4a0c      	ldr	r2, [pc, #48]	; (800aa64 <TIM_Base_SetConfig+0xbc>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d007      	beq.n	800aa48 <TIM_Base_SetConfig+0xa0>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a0b      	ldr	r2, [pc, #44]	; (800aa68 <TIM_Base_SetConfig+0xc0>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d003      	beq.n	800aa48 <TIM_Base_SetConfig+0xa0>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a0a      	ldr	r2, [pc, #40]	; (800aa6c <TIM_Base_SetConfig+0xc4>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d103      	bne.n	800aa50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	691a      	ldr	r2, [r3, #16]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2201      	movs	r2, #1
 800aa54:	615a      	str	r2, [r3, #20]
}
 800aa56:	bf00      	nop
 800aa58:	3714      	adds	r7, #20
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr
 800aa62:	bf00      	nop
 800aa64:	40012c00 	.word	0x40012c00
 800aa68:	40014000 	.word	0x40014000
 800aa6c:	40014400 	.word	0x40014400

0800aa70 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b087      	sub	sp, #28
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	607a      	str	r2, [r7, #4]
 800aa7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	6a1b      	ldr	r3, [r3, #32]
 800aa82:	f023 0201 	bic.w	r2, r3, #1
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	699b      	ldr	r3, [r3, #24]
 800aa8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	6a1b      	ldr	r3, [r3, #32]
 800aa94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	4a1e      	ldr	r2, [pc, #120]	; (800ab14 <TIM_TI1_SetConfig+0xa4>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d007      	beq.n	800aaae <TIM_TI1_SetConfig+0x3e>
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aaa4:	d003      	beq.n	800aaae <TIM_TI1_SetConfig+0x3e>
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	4a1b      	ldr	r2, [pc, #108]	; (800ab18 <TIM_TI1_SetConfig+0xa8>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d101      	bne.n	800aab2 <TIM_TI1_SetConfig+0x42>
 800aaae:	2301      	movs	r3, #1
 800aab0:	e000      	b.n	800aab4 <TIM_TI1_SetConfig+0x44>
 800aab2:	2300      	movs	r3, #0
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d008      	beq.n	800aaca <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	f023 0303 	bic.w	r3, r3, #3
 800aabe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800aac0:	697a      	ldr	r2, [r7, #20]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	4313      	orrs	r3, r2
 800aac6:	617b      	str	r3, [r7, #20]
 800aac8:	e003      	b.n	800aad2 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	f043 0301 	orr.w	r3, r3, #1
 800aad0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aad8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	011b      	lsls	r3, r3, #4
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	697a      	ldr	r2, [r7, #20]
 800aae2:	4313      	orrs	r3, r2
 800aae4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	f023 030a 	bic.w	r3, r3, #10
 800aaec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	f003 030a 	and.w	r3, r3, #10
 800aaf4:	693a      	ldr	r2, [r7, #16]
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	697a      	ldr	r2, [r7, #20]
 800aafe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	693a      	ldr	r2, [r7, #16]
 800ab04:	621a      	str	r2, [r3, #32]
}
 800ab06:	bf00      	nop
 800ab08:	371c      	adds	r7, #28
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
 800ab12:	bf00      	nop
 800ab14:	40012c00 	.word	0x40012c00
 800ab18:	40014000 	.word	0x40014000

0800ab1c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b087      	sub	sp, #28
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	60b9      	str	r1, [r7, #8]
 800ab26:	607a      	str	r2, [r7, #4]
 800ab28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	6a1b      	ldr	r3, [r3, #32]
 800ab2e:	f023 0210 	bic.w	r2, r3, #16
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	699b      	ldr	r3, [r3, #24]
 800ab3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6a1b      	ldr	r3, [r3, #32]
 800ab40:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	021b      	lsls	r3, r3, #8
 800ab4e:	697a      	ldr	r2, [r7, #20]
 800ab50:	4313      	orrs	r3, r2
 800ab52:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ab5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	031b      	lsls	r3, r3, #12
 800ab60:	b29b      	uxth	r3, r3
 800ab62:	697a      	ldr	r2, [r7, #20]
 800ab64:	4313      	orrs	r3, r2
 800ab66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ab6e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	011b      	lsls	r3, r3, #4
 800ab74:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ab78:	693a      	ldr	r2, [r7, #16]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	697a      	ldr	r2, [r7, #20]
 800ab82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	693a      	ldr	r2, [r7, #16]
 800ab88:	621a      	str	r2, [r3, #32]
}
 800ab8a:	bf00      	nop
 800ab8c:	371c      	adds	r7, #28
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr

0800ab96 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ab96:	b480      	push	{r7}
 800ab98:	b087      	sub	sp, #28
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	60f8      	str	r0, [r7, #12]
 800ab9e:	60b9      	str	r1, [r7, #8]
 800aba0:	607a      	str	r2, [r7, #4]
 800aba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6a1b      	ldr	r3, [r3, #32]
 800aba8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	69db      	ldr	r3, [r3, #28]
 800abb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	6a1b      	ldr	r3, [r3, #32]
 800abba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	f023 0303 	bic.w	r3, r3, #3
 800abc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800abc4:	697a      	ldr	r2, [r7, #20]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	4313      	orrs	r3, r2
 800abca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800abd2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	011b      	lsls	r3, r3, #4
 800abd8:	b2db      	uxtb	r3, r3
 800abda:	697a      	ldr	r2, [r7, #20]
 800abdc:	4313      	orrs	r3, r2
 800abde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800abe0:	693b      	ldr	r3, [r7, #16]
 800abe2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800abe6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	021b      	lsls	r3, r3, #8
 800abec:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800abf0:	693a      	ldr	r2, [r7, #16]
 800abf2:	4313      	orrs	r3, r2
 800abf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	697a      	ldr	r2, [r7, #20]
 800abfa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	693a      	ldr	r2, [r7, #16]
 800ac00:	621a      	str	r2, [r3, #32]
}
 800ac02:	bf00      	nop
 800ac04:	371c      	adds	r7, #28
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr

0800ac0e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ac0e:	b480      	push	{r7}
 800ac10:	b087      	sub	sp, #28
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	60f8      	str	r0, [r7, #12]
 800ac16:	60b9      	str	r1, [r7, #8]
 800ac18:	607a      	str	r2, [r7, #4]
 800ac1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	6a1b      	ldr	r3, [r3, #32]
 800ac20:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	69db      	ldr	r3, [r3, #28]
 800ac2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6a1b      	ldr	r3, [r3, #32]
 800ac32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac3a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	021b      	lsls	r3, r3, #8
 800ac40:	697a      	ldr	r2, [r7, #20]
 800ac42:	4313      	orrs	r3, r2
 800ac44:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ac4c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	031b      	lsls	r3, r3, #12
 800ac52:	b29b      	uxth	r3, r3
 800ac54:	697a      	ldr	r2, [r7, #20]
 800ac56:	4313      	orrs	r3, r2
 800ac58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800ac60:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	031b      	lsls	r3, r3, #12
 800ac66:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800ac6a:	693a      	ldr	r2, [r7, #16]
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	697a      	ldr	r2, [r7, #20]
 800ac74:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	693a      	ldr	r2, [r7, #16]
 800ac7a:	621a      	str	r2, [r3, #32]
}
 800ac7c:	bf00      	nop
 800ac7e:	371c      	adds	r7, #28
 800ac80:	46bd      	mov	sp, r7
 800ac82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac86:	4770      	bx	lr

0800ac88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b087      	sub	sp, #28
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	f003 031f 	and.w	r3, r3, #31
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aca0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6a1a      	ldr	r2, [r3, #32]
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	43db      	mvns	r3, r3
 800acaa:	401a      	ands	r2, r3
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6a1a      	ldr	r2, [r3, #32]
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	f003 031f 	and.w	r3, r3, #31
 800acba:	6879      	ldr	r1, [r7, #4]
 800acbc:	fa01 f303 	lsl.w	r3, r1, r3
 800acc0:	431a      	orrs	r2, r3
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	621a      	str	r2, [r3, #32]
}
 800acc6:	bf00      	nop
 800acc8:	371c      	adds	r7, #28
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
	...

0800acd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	d101      	bne.n	800acec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ace8:	2302      	movs	r3, #2
 800acea:	e04f      	b.n	800ad8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2201      	movs	r2, #1
 800acf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2202      	movs	r2, #2
 800acf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689b      	ldr	r3, [r3, #8]
 800ad0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a21      	ldr	r2, [pc, #132]	; (800ad98 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d108      	bne.n	800ad28 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ad1c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	68fa      	ldr	r2, [r7, #12]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68fa      	ldr	r2, [r7, #12]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	68fa      	ldr	r2, [r7, #12]
 800ad40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a14      	ldr	r2, [pc, #80]	; (800ad98 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d009      	beq.n	800ad60 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad54:	d004      	beq.n	800ad60 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a10      	ldr	r2, [pc, #64]	; (800ad9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d10c      	bne.n	800ad7a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad60:	68bb      	ldr	r3, [r7, #8]
 800ad62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	4313      	orrs	r3, r2
 800ad70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	68ba      	ldr	r2, [r7, #8]
 800ad78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2200      	movs	r2, #0
 800ad86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad8a:	2300      	movs	r3, #0
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3714      	adds	r7, #20
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr
 800ad98:	40012c00 	.word	0x40012c00
 800ad9c:	40014000 	.word	0x40014000

0800ada0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b083      	sub	sp, #12
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ada8:	bf00      	nop
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800adbc:	bf00      	nop
 800adbe:	370c      	adds	r7, #12
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr

0800adc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800adc8:	b480      	push	{r7}
 800adca:	b083      	sub	sp, #12
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800add0:	bf00      	nop
 800add2:	370c      	adds	r7, #12
 800add4:	46bd      	mov	sp, r7
 800add6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adda:	4770      	bx	lr

0800addc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d101      	bne.n	800adee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	e040      	b.n	800ae70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d106      	bne.n	800ae04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f7f8 face 	bl	80033a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2224      	movs	r2, #36	; 0x24
 800ae08:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	681a      	ldr	r2, [r3, #0]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f022 0201 	bic.w	r2, r2, #1
 800ae18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 fccc 	bl	800b7b8 <UART_SetConfig>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d101      	bne.n	800ae2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e022      	b.n	800ae70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d002      	beq.n	800ae38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fecc 	bl	800bbd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	685a      	ldr	r2, [r3, #4]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ae46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	689a      	ldr	r2, [r3, #8]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ae56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f042 0201 	orr.w	r2, r2, #1
 800ae66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 ff53 	bl	800bd14 <UART_CheckIdleState>
 800ae6e:	4603      	mov	r3, r0
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3708      	adds	r7, #8
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b082      	sub	sp, #8
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d101      	bne.n	800ae8a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e02b      	b.n	800aee2 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2224      	movs	r2, #36	; 0x24
 800ae8e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	681a      	ldr	r2, [r3, #0]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f022 0201 	bic.w	r2, r2, #1
 800ae9e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	2200      	movs	r2, #0
 800aea6:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2200      	movs	r2, #0
 800aeae:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f7f8 fb35 	bl	8003528 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2200      	movs	r2, #0
 800aeca:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2200      	movs	r2, #0
 800aed0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2200      	movs	r2, #0
 800aed6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2200      	movs	r2, #0
 800aedc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800aee0:	2300      	movs	r3, #0
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3708      	adds	r7, #8
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}

0800aeea <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aeea:	b580      	push	{r7, lr}
 800aeec:	b08a      	sub	sp, #40	; 0x28
 800aeee:	af02      	add	r7, sp, #8
 800aef0:	60f8      	str	r0, [r7, #12]
 800aef2:	60b9      	str	r1, [r7, #8]
 800aef4:	603b      	str	r3, [r7, #0]
 800aef6:	4613      	mov	r3, r2
 800aef8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aefe:	2b20      	cmp	r3, #32
 800af00:	f040 8082 	bne.w	800b008 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d002      	beq.n	800af10 <HAL_UART_Transmit+0x26>
 800af0a:	88fb      	ldrh	r3, [r7, #6]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d101      	bne.n	800af14 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800af10:	2301      	movs	r3, #1
 800af12:	e07a      	b.n	800b00a <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d101      	bne.n	800af22 <HAL_UART_Transmit+0x38>
 800af1e:	2302      	movs	r3, #2
 800af20:	e073      	b.n	800b00a <HAL_UART_Transmit+0x120>
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2201      	movs	r2, #1
 800af26:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2221      	movs	r2, #33	; 0x21
 800af36:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800af38:	f7f9 fdca 	bl	8004ad0 <HAL_GetTick>
 800af3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	88fa      	ldrh	r2, [r7, #6]
 800af42:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	88fa      	ldrh	r2, [r7, #6]
 800af4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	689b      	ldr	r3, [r3, #8]
 800af52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af56:	d108      	bne.n	800af6a <HAL_UART_Transmit+0x80>
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	691b      	ldr	r3, [r3, #16]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d104      	bne.n	800af6a <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800af60:	2300      	movs	r3, #0
 800af62:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	61bb      	str	r3, [r7, #24]
 800af68:	e003      	b.n	800af72 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800af6e:	2300      	movs	r3, #0
 800af70:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2200      	movs	r2, #0
 800af76:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800af7a:	e02d      	b.n	800afd8 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	9300      	str	r3, [sp, #0]
 800af80:	697b      	ldr	r3, [r7, #20]
 800af82:	2200      	movs	r2, #0
 800af84:	2180      	movs	r1, #128	; 0x80
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f000 ff0d 	bl	800bda6 <UART_WaitOnFlagUntilTimeout>
 800af8c:	4603      	mov	r3, r0
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d001      	beq.n	800af96 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800af92:	2303      	movs	r3, #3
 800af94:	e039      	b.n	800b00a <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d10b      	bne.n	800afb4 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800af9c:	69bb      	ldr	r3, [r7, #24]
 800af9e:	881a      	ldrh	r2, [r3, #0]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800afa8:	b292      	uxth	r2, r2
 800afaa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	3302      	adds	r3, #2
 800afb0:	61bb      	str	r3, [r7, #24]
 800afb2:	e008      	b.n	800afc6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	781a      	ldrb	r2, [r3, #0]
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	b292      	uxth	r2, r2
 800afbe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	3301      	adds	r3, #1
 800afc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800afcc:	b29b      	uxth	r3, r3
 800afce:	3b01      	subs	r3, #1
 800afd0:	b29a      	uxth	r2, r3
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800afde:	b29b      	uxth	r3, r3
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d1cb      	bne.n	800af7c <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	9300      	str	r3, [sp, #0]
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	2200      	movs	r2, #0
 800afec:	2140      	movs	r1, #64	; 0x40
 800afee:	68f8      	ldr	r0, [r7, #12]
 800aff0:	f000 fed9 	bl	800bda6 <UART_WaitOnFlagUntilTimeout>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d001      	beq.n	800affe <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800affa:	2303      	movs	r3, #3
 800affc:	e005      	b.n	800b00a <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2220      	movs	r2, #32
 800b002:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800b004:	2300      	movs	r3, #0
 800b006:	e000      	b.n	800b00a <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800b008:	2302      	movs	r3, #2
  }
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3720      	adds	r7, #32
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
	...

0800b014 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	60f8      	str	r0, [r7, #12]
 800b01c:	60b9      	str	r1, [r7, #8]
 800b01e:	4613      	mov	r3, r2
 800b020:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b026:	2b20      	cmp	r3, #32
 800b028:	d145      	bne.n	800b0b6 <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d002      	beq.n	800b036 <HAL_UART_Transmit_IT+0x22>
 800b030:	88fb      	ldrh	r3, [r7, #6]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d101      	bne.n	800b03a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800b036:	2301      	movs	r3, #1
 800b038:	e03e      	b.n	800b0b8 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800b040:	2b01      	cmp	r3, #1
 800b042:	d101      	bne.n	800b048 <HAL_UART_Transmit_IT+0x34>
 800b044:	2302      	movs	r3, #2
 800b046:	e037      	b.n	800b0b8 <HAL_UART_Transmit_IT+0xa4>
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	2201      	movs	r2, #1
 800b04c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	68ba      	ldr	r2, [r7, #8]
 800b054:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	88fa      	ldrh	r2, [r7, #6]
 800b05a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	88fa      	ldrh	r2, [r7, #6]
 800b062:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	2200      	movs	r2, #0
 800b06a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2200      	movs	r2, #0
 800b070:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2221      	movs	r2, #33	; 0x21
 800b078:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b082:	d107      	bne.n	800b094 <HAL_UART_Transmit_IT+0x80>
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	691b      	ldr	r3, [r3, #16]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d103      	bne.n	800b094 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	4a0d      	ldr	r2, [pc, #52]	; (800b0c4 <HAL_UART_Transmit_IT+0xb0>)
 800b090:	669a      	str	r2, [r3, #104]	; 0x68
 800b092:	e002      	b.n	800b09a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	4a0c      	ldr	r2, [pc, #48]	; (800b0c8 <HAL_UART_Transmit_IT+0xb4>)
 800b098:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2200      	movs	r2, #0
 800b09e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	681a      	ldr	r2, [r3, #0]
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b0b0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	e000      	b.n	800b0b8 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 800b0b6:	2302      	movs	r3, #2
  }
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3714      	adds	r7, #20
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c2:	4770      	bx	lr
 800b0c4:	0800c125 	.word	0x0800c125
 800b0c8:	0800c0b1 	.word	0x0800c0b1

0800b0cc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	60b9      	str	r1, [r7, #8]
 800b0d6:	4613      	mov	r3, r2
 800b0d8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b0de:	2b20      	cmp	r3, #32
 800b0e0:	d131      	bne.n	800b146 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d002      	beq.n	800b0ee <HAL_UART_Receive_IT+0x22>
 800b0e8:	88fb      	ldrh	r3, [r7, #6]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d101      	bne.n	800b0f2 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	e02a      	b.n	800b148 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d101      	bne.n	800b100 <HAL_UART_Receive_IT+0x34>
 800b0fc:	2302      	movs	r3, #2
 800b0fe:	e023      	b.n	800b148 <HAL_UART_Receive_IT+0x7c>
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2201      	movs	r2, #1
 800b104:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2200      	movs	r2, #0
 800b10c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a0f      	ldr	r2, [pc, #60]	; (800b150 <HAL_UART_Receive_IT+0x84>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d00e      	beq.n	800b136 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	685b      	ldr	r3, [r3, #4]
 800b11e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d007      	beq.n	800b136 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800b134:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800b136:	88fb      	ldrh	r3, [r7, #6]
 800b138:	461a      	mov	r2, r3
 800b13a:	68b9      	ldr	r1, [r7, #8]
 800b13c:	68f8      	ldr	r0, [r7, #12]
 800b13e:	f000 feaf 	bl	800bea0 <UART_Start_Receive_IT>
 800b142:	4603      	mov	r3, r0
 800b144:	e000      	b.n	800b148 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 800b146:	2302      	movs	r3, #2
  }
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3710      	adds	r7, #16
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}
 800b150:	40008000 	.word	0x40008000

0800b154 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b16a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	689b      	ldr	r3, [r3, #8]
 800b172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b176:	2b80      	cmp	r3, #128	; 0x80
 800b178:	d12d      	bne.n	800b1d6 <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	689a      	ldr	r2, [r3, #8]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b188:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d013      	beq.n	800b1ba <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b196:	4a19      	ldr	r2, [pc, #100]	; (800b1fc <HAL_UART_AbortTransmit_IT+0xa8>)
 800b198:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f7fb fb72 	bl	8006888 <HAL_DMA_Abort_IT>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d022      	beq.n	800b1f0 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b1b4:	4610      	mov	r0, r2
 800b1b6:	4798      	blx	r3
 800b1b8:	e01a      	b.n	800b1f0 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2220      	movs	r2, #32
 800b1cc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 fa9a 	bl	800b708 <HAL_UART_AbortTransmitCpltCallback>
 800b1d4:	e00c      	b.n	800b1f0 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	669a      	str	r2, [r3, #104]	; 0x68
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2220      	movs	r2, #32
 800b1e8:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 fa8c 	bl	800b708 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b1f0:	2300      	movs	r3, #0
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3708      	adds	r7, #8
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	0800c03b 	.word	0x0800c03b

0800b200 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b082      	sub	sp, #8
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b216:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	689a      	ldr	r2, [r3, #8]
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f022 0201 	bic.w	r2, r2, #1
 800b226:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	d107      	bne.n	800b240 <HAL_UART_AbortReceive_IT+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f022 0210 	bic.w	r2, r2, #16
 800b23e:	601a      	str	r2, [r3, #0]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b24a:	2b40      	cmp	r3, #64	; 0x40
 800b24c:	d13e      	bne.n	800b2cc <HAL_UART_AbortReceive_IT+0xcc>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	689a      	ldr	r2, [r3, #8]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b25c:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b262:	2b00      	cmp	r3, #0
 800b264:	d013      	beq.n	800b28e <HAL_UART_AbortReceive_IT+0x8e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b26a:	4a25      	ldr	r2, [pc, #148]	; (800b300 <HAL_UART_AbortReceive_IT+0x100>)
 800b26c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b272:	4618      	mov	r0, r3
 800b274:	f7fb fb08 	bl	8006888 <HAL_DMA_Abort_IT>
 800b278:	4603      	mov	r3, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d03a      	beq.n	800b2f4 <HAL_UART_AbortReceive_IT+0xf4>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b284:	687a      	ldr	r2, [r7, #4]
 800b286:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800b288:	4610      	mov	r0, r2
 800b28a:	4798      	blx	r3
 800b28c:	e032      	b.n	800b2f4 <HAL_UART_AbortReceive_IT+0xf4>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2200      	movs	r2, #0
 800b292:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2200      	movs	r2, #0
 800b29a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	220f      	movs	r2, #15
 800b2a2:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	8b1b      	ldrh	r3, [r3, #24]
 800b2aa:	b29a      	uxth	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f042 0208 	orr.w	r2, r2, #8
 800b2b4:	b292      	uxth	r2, r2
 800b2b6:	831a      	strh	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2220      	movs	r2, #32
 800b2bc:	67da      	str	r2, [r3, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800b2c4:	6878      	ldr	r0, [r7, #4]
 800b2c6:	f000 fa29 	bl	800b71c <HAL_UART_AbortReceiveCpltCallback>
 800b2ca:	e013      	b.n	800b2f4 <HAL_UART_AbortReceive_IT+0xf4>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	220f      	movs	r2, #15
 800b2e0:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2220      	movs	r2, #32
 800b2e6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 fa14 	bl	800b71c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800b2f4:	2300      	movs	r3, #0
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3708      	adds	r7, #8
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	0800c065 	.word	0x0800c065

0800b304 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b088      	sub	sp, #32
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	69db      	ldr	r3, [r3, #28]
 800b312:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b324:	69fa      	ldr	r2, [r7, #28]
 800b326:	f640 030f 	movw	r3, #2063	; 0x80f
 800b32a:	4013      	ands	r3, r2
 800b32c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d113      	bne.n	800b35c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b334:	69fb      	ldr	r3, [r7, #28]
 800b336:	f003 0320 	and.w	r3, r3, #32
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d00e      	beq.n	800b35c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	f003 0320 	and.w	r3, r3, #32
 800b344:	2b00      	cmp	r3, #0
 800b346:	d009      	beq.n	800b35c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f000 81ce 	beq.w	800b6ee <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b356:	6878      	ldr	r0, [r7, #4]
 800b358:	4798      	blx	r3
      }
      return;
 800b35a:	e1c8      	b.n	800b6ee <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 80e3 	beq.w	800b52a <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	f003 0301 	and.w	r3, r3, #1
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d105      	bne.n	800b37a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800b36e:	69ba      	ldr	r2, [r7, #24]
 800b370:	4ba6      	ldr	r3, [pc, #664]	; (800b60c <HAL_UART_IRQHandler+0x308>)
 800b372:	4013      	ands	r3, r2
 800b374:	2b00      	cmp	r3, #0
 800b376:	f000 80d8 	beq.w	800b52a <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b37a:	69fb      	ldr	r3, [r7, #28]
 800b37c:	f003 0301 	and.w	r3, r3, #1
 800b380:	2b00      	cmp	r3, #0
 800b382:	d010      	beq.n	800b3a6 <HAL_UART_IRQHandler+0xa2>
 800b384:	69bb      	ldr	r3, [r7, #24]
 800b386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d00b      	beq.n	800b3a6 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2201      	movs	r2, #1
 800b394:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b39c:	f043 0201 	orr.w	r2, r3, #1
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b3a6:	69fb      	ldr	r3, [r7, #28]
 800b3a8:	f003 0302 	and.w	r3, r3, #2
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d010      	beq.n	800b3d2 <HAL_UART_IRQHandler+0xce>
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	f003 0301 	and.w	r3, r3, #1
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d00b      	beq.n	800b3d2 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	2202      	movs	r2, #2
 800b3c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b3c8:	f043 0204 	orr.w	r2, r3, #4
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b3d2:	69fb      	ldr	r3, [r7, #28]
 800b3d4:	f003 0304 	and.w	r3, r3, #4
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d010      	beq.n	800b3fe <HAL_UART_IRQHandler+0xfa>
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	f003 0301 	and.w	r3, r3, #1
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d00b      	beq.n	800b3fe <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2204      	movs	r2, #4
 800b3ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b3f4:	f043 0202 	orr.w	r2, r3, #2
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b3fe:	69fb      	ldr	r3, [r7, #28]
 800b400:	f003 0308 	and.w	r3, r3, #8
 800b404:	2b00      	cmp	r3, #0
 800b406:	d015      	beq.n	800b434 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b408:	69bb      	ldr	r3, [r7, #24]
 800b40a:	f003 0320 	and.w	r3, r3, #32
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d104      	bne.n	800b41c <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d00b      	beq.n	800b434 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	2208      	movs	r2, #8
 800b422:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b42a:	f043 0208 	orr.w	r2, r3, #8
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d011      	beq.n	800b462 <HAL_UART_IRQHandler+0x15e>
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b444:	2b00      	cmp	r3, #0
 800b446:	d00c      	beq.n	800b462 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b450:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b458:	f043 0220 	orr.w	r2, r3, #32
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f000 8142 	beq.w	800b6f2 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800b46e:	69fb      	ldr	r3, [r7, #28]
 800b470:	f003 0320 	and.w	r3, r3, #32
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00c      	beq.n	800b492 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b478:	69bb      	ldr	r3, [r7, #24]
 800b47a:	f003 0320 	and.w	r3, r3, #32
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d007      	beq.n	800b492 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b486:	2b00      	cmp	r3, #0
 800b488:	d003      	beq.n	800b492 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b498:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4a4:	2b40      	cmp	r3, #64	; 0x40
 800b4a6:	d004      	beq.n	800b4b2 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d031      	beq.n	800b516 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 fd7c 	bl	800bfb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4c2:	2b40      	cmp	r3, #64	; 0x40
 800b4c4:	d123      	bne.n	800b50e <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	689a      	ldr	r2, [r3, #8]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b4d4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d013      	beq.n	800b506 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4e2:	4a4b      	ldr	r2, [pc, #300]	; (800b610 <HAL_UART_IRQHandler+0x30c>)
 800b4e4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7fb f9cc 	bl	8006888 <HAL_DMA_Abort_IT>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d017      	beq.n	800b526 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800b500:	4610      	mov	r0, r2
 800b502:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b504:	e00f      	b.n	800b526 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f7f7 fea6 	bl	8003258 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b50c:	e00b      	b.n	800b526 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f7f7 fea2 	bl	8003258 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b514:	e007      	b.n	800b526 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f7f7 fe9e 	bl	8003258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2200      	movs	r2, #0
 800b520:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800b524:	e0e5      	b.n	800b6f2 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b526:	bf00      	nop
    return;
 800b528:	e0e3      	b.n	800b6f2 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b52e:	2b01      	cmp	r3, #1
 800b530:	f040 80a9 	bne.w	800b686 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800b534:	69fb      	ldr	r3, [r7, #28]
 800b536:	f003 0310 	and.w	r3, r3, #16
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	f000 80a3 	beq.w	800b686 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800b540:	69bb      	ldr	r3, [r7, #24]
 800b542:	f003 0310 	and.w	r3, r3, #16
 800b546:	2b00      	cmp	r3, #0
 800b548:	f000 809d 	beq.w	800b686 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2210      	movs	r2, #16
 800b552:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	689b      	ldr	r3, [r3, #8]
 800b55a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b55e:	2b40      	cmp	r3, #64	; 0x40
 800b560:	d158      	bne.n	800b614 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	685b      	ldr	r3, [r3, #4]
 800b56a:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800b56c:	893b      	ldrh	r3, [r7, #8]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	f000 80c1 	beq.w	800b6f6 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b57a:	893a      	ldrh	r2, [r7, #8]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	f080 80ba 	bcs.w	800b6f6 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	893a      	ldrh	r2, [r7, #8]
 800b586:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f003 0320 	and.w	r3, r3, #32
 800b596:	2b00      	cmp	r3, #0
 800b598:	d12a      	bne.n	800b5f0 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	681a      	ldr	r2, [r3, #0]
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b5a8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	689a      	ldr	r2, [r3, #8]
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f022 0201 	bic.w	r2, r2, #1
 800b5b8:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	689a      	ldr	r2, [r3, #8]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b5c8:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2220      	movs	r2, #32
 800b5ce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f022 0210 	bic.w	r2, r2, #16
 800b5e4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f7fb f90e 	bl	800680c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b5fc:	b29b      	uxth	r3, r3
 800b5fe:	1ad3      	subs	r3, r2, r3
 800b600:	b29b      	uxth	r3, r3
 800b602:	4619      	mov	r1, r3
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 f893 	bl	800b730 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b60a:	e074      	b.n	800b6f6 <HAL_UART_IRQHandler+0x3f2>
 800b60c:	04000120 	.word	0x04000120
 800b610:	0800c00f 	.word	0x0800c00f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b620:	b29b      	uxth	r3, r3
 800b622:	1ad3      	subs	r3, r2, r3
 800b624:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b62c:	b29b      	uxth	r3, r3
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d063      	beq.n	800b6fa <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 800b632:	897b      	ldrh	r3, [r7, #10]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d060      	beq.n	800b6fa <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	681a      	ldr	r2, [r3, #0]
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b646:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	689a      	ldr	r2, [r3, #8]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f022 0201 	bic.w	r2, r2, #1
 800b656:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2220      	movs	r2, #32
 800b65c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2200      	movs	r2, #0
 800b662:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2200      	movs	r2, #0
 800b668:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f022 0210 	bic.w	r2, r2, #16
 800b678:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b67a:	897b      	ldrh	r3, [r7, #10]
 800b67c:	4619      	mov	r1, r3
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 f856 	bl	800b730 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b684:	e039      	b.n	800b6fa <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b686:	69fb      	ldr	r3, [r7, #28]
 800b688:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00d      	beq.n	800b6ac <HAL_UART_IRQHandler+0x3a8>
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b696:	2b00      	cmp	r3, #0
 800b698:	d008      	beq.n	800b6ac <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800b6a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 fe6c 	bl	800c382 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b6aa:	e029      	b.n	800b700 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800b6ac:	69fb      	ldr	r3, [r7, #28]
 800b6ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d00d      	beq.n	800b6d2 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800b6b6:	69bb      	ldr	r3, [r7, #24]
 800b6b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d008      	beq.n	800b6d2 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d01a      	beq.n	800b6fe <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	4798      	blx	r3
    }
    return;
 800b6d0:	e015      	b.n	800b6fe <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b6d2:	69fb      	ldr	r3, [r7, #28]
 800b6d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d011      	beq.n	800b700 <HAL_UART_IRQHandler+0x3fc>
 800b6dc:	69bb      	ldr	r3, [r7, #24]
 800b6de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d00c      	beq.n	800b700 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 fd5a 	bl	800c1a0 <UART_EndTransmit_IT>
    return;
 800b6ec:	e008      	b.n	800b700 <HAL_UART_IRQHandler+0x3fc>
      return;
 800b6ee:	bf00      	nop
 800b6f0:	e006      	b.n	800b700 <HAL_UART_IRQHandler+0x3fc>
    return;
 800b6f2:	bf00      	nop
 800b6f4:	e004      	b.n	800b700 <HAL_UART_IRQHandler+0x3fc>
      return;
 800b6f6:	bf00      	nop
 800b6f8:	e002      	b.n	800b700 <HAL_UART_IRQHandler+0x3fc>
      return;
 800b6fa:	bf00      	nop
 800b6fc:	e000      	b.n	800b700 <HAL_UART_IRQHandler+0x3fc>
    return;
 800b6fe:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800b700:	3720      	adds	r7, #32
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop

0800b708 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b708:	b480      	push	{r7}
 800b70a:	b083      	sub	sp, #12
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b710:	bf00      	nop
 800b712:	370c      	adds	r7, #12
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr

0800b71c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b71c:	b480      	push	{r7}
 800b71e:	b083      	sub	sp, #12
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b724:	bf00      	nop
 800b726:	370c      	adds	r7, #12
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b730:	b480      	push	{r7}
 800b732:	b083      	sub	sp, #12
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	460b      	mov	r3, r1
 800b73a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b73c:	bf00      	nop
 800b73e:	370c      	adds	r7, #12
 800b740:	46bd      	mov	sp, r7
 800b742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b746:	4770      	bx	lr

0800b748 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800b748:	b480      	push	{r7}
 800b74a:	b083      	sub	sp, #12
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4a17      	ldr	r2, [pc, #92]	; (800b7b4 <HAL_UART_EnableReceiverTimeout+0x6c>)
 800b756:	4293      	cmp	r3, r2
 800b758:	d024      	beq.n	800b7a4 <HAL_UART_EnableReceiverTimeout+0x5c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b75e:	2b20      	cmp	r3, #32
 800b760:	d11e      	bne.n	800b7a0 <HAL_UART_EnableReceiverTimeout+0x58>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d101      	bne.n	800b770 <HAL_UART_EnableReceiverTimeout+0x28>
 800b76c:	2302      	movs	r3, #2
 800b76e:	e01a      	b.n	800b7a6 <HAL_UART_EnableReceiverTimeout+0x5e>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2201      	movs	r2, #1
 800b774:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      huart->gState = HAL_UART_STATE_BUSY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2224      	movs	r2, #36	; 0x24
 800b77c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	685a      	ldr	r2, [r3, #4]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800b78c:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2220      	movs	r2, #32
 800b792:	679a      	str	r2, [r3, #120]	; 0x78

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2200      	movs	r2, #0
 800b798:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      return HAL_OK;
 800b79c:	2300      	movs	r3, #0
 800b79e:	e002      	b.n	800b7a6 <HAL_UART_EnableReceiverTimeout+0x5e>
    }
    else
    {
      return HAL_BUSY;
 800b7a0:	2302      	movs	r3, #2
 800b7a2:	e000      	b.n	800b7a6 <HAL_UART_EnableReceiverTimeout+0x5e>
    }
  }
  else
  {
    return HAL_ERROR;
 800b7a4:	2301      	movs	r3, #1
  }
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	370c      	adds	r7, #12
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr
 800b7b2:	bf00      	nop
 800b7b4:	40008000 	.word	0x40008000

0800b7b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b7b8:	b5b0      	push	{r4, r5, r7, lr}
 800b7ba:	b088      	sub	sp, #32
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	689a      	ldr	r2, [r3, #8]
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	691b      	ldr	r3, [r3, #16]
 800b7cc:	431a      	orrs	r2, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	695b      	ldr	r3, [r3, #20]
 800b7d2:	431a      	orrs	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	69db      	ldr	r3, [r3, #28]
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	681a      	ldr	r2, [r3, #0]
 800b7e2:	4baf      	ldr	r3, [pc, #700]	; (800baa0 <UART_SetConfig+0x2e8>)
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	6812      	ldr	r2, [r2, #0]
 800b7ea:	69f9      	ldr	r1, [r7, #28]
 800b7ec:	430b      	orrs	r3, r1
 800b7ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	685b      	ldr	r3, [r3, #4]
 800b7f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	68da      	ldr	r2, [r3, #12]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	430a      	orrs	r2, r1
 800b804:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	699b      	ldr	r3, [r3, #24]
 800b80a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4aa4      	ldr	r2, [pc, #656]	; (800baa4 <UART_SetConfig+0x2ec>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d004      	beq.n	800b820 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6a1b      	ldr	r3, [r3, #32]
 800b81a:	69fa      	ldr	r2, [r7, #28]
 800b81c:	4313      	orrs	r3, r2
 800b81e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	689b      	ldr	r3, [r3, #8]
 800b826:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	69fa      	ldr	r2, [r7, #28]
 800b830:	430a      	orrs	r2, r1
 800b832:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	4a9b      	ldr	r2, [pc, #620]	; (800baa8 <UART_SetConfig+0x2f0>)
 800b83a:	4293      	cmp	r3, r2
 800b83c:	d121      	bne.n	800b882 <UART_SetConfig+0xca>
 800b83e:	4b9b      	ldr	r3, [pc, #620]	; (800baac <UART_SetConfig+0x2f4>)
 800b840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b844:	f003 0303 	and.w	r3, r3, #3
 800b848:	2b03      	cmp	r3, #3
 800b84a:	d817      	bhi.n	800b87c <UART_SetConfig+0xc4>
 800b84c:	a201      	add	r2, pc, #4	; (adr r2, 800b854 <UART_SetConfig+0x9c>)
 800b84e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b852:	bf00      	nop
 800b854:	0800b865 	.word	0x0800b865
 800b858:	0800b871 	.word	0x0800b871
 800b85c:	0800b86b 	.word	0x0800b86b
 800b860:	0800b877 	.word	0x0800b877
 800b864:	2301      	movs	r3, #1
 800b866:	76fb      	strb	r3, [r7, #27]
 800b868:	e070      	b.n	800b94c <UART_SetConfig+0x194>
 800b86a:	2302      	movs	r3, #2
 800b86c:	76fb      	strb	r3, [r7, #27]
 800b86e:	e06d      	b.n	800b94c <UART_SetConfig+0x194>
 800b870:	2304      	movs	r3, #4
 800b872:	76fb      	strb	r3, [r7, #27]
 800b874:	e06a      	b.n	800b94c <UART_SetConfig+0x194>
 800b876:	2308      	movs	r3, #8
 800b878:	76fb      	strb	r3, [r7, #27]
 800b87a:	e067      	b.n	800b94c <UART_SetConfig+0x194>
 800b87c:	2310      	movs	r3, #16
 800b87e:	76fb      	strb	r3, [r7, #27]
 800b880:	e064      	b.n	800b94c <UART_SetConfig+0x194>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	4a8a      	ldr	r2, [pc, #552]	; (800bab0 <UART_SetConfig+0x2f8>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d132      	bne.n	800b8f2 <UART_SetConfig+0x13a>
 800b88c:	4b87      	ldr	r3, [pc, #540]	; (800baac <UART_SetConfig+0x2f4>)
 800b88e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b892:	f003 030c 	and.w	r3, r3, #12
 800b896:	2b0c      	cmp	r3, #12
 800b898:	d828      	bhi.n	800b8ec <UART_SetConfig+0x134>
 800b89a:	a201      	add	r2, pc, #4	; (adr r2, 800b8a0 <UART_SetConfig+0xe8>)
 800b89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a0:	0800b8d5 	.word	0x0800b8d5
 800b8a4:	0800b8ed 	.word	0x0800b8ed
 800b8a8:	0800b8ed 	.word	0x0800b8ed
 800b8ac:	0800b8ed 	.word	0x0800b8ed
 800b8b0:	0800b8e1 	.word	0x0800b8e1
 800b8b4:	0800b8ed 	.word	0x0800b8ed
 800b8b8:	0800b8ed 	.word	0x0800b8ed
 800b8bc:	0800b8ed 	.word	0x0800b8ed
 800b8c0:	0800b8db 	.word	0x0800b8db
 800b8c4:	0800b8ed 	.word	0x0800b8ed
 800b8c8:	0800b8ed 	.word	0x0800b8ed
 800b8cc:	0800b8ed 	.word	0x0800b8ed
 800b8d0:	0800b8e7 	.word	0x0800b8e7
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	76fb      	strb	r3, [r7, #27]
 800b8d8:	e038      	b.n	800b94c <UART_SetConfig+0x194>
 800b8da:	2302      	movs	r3, #2
 800b8dc:	76fb      	strb	r3, [r7, #27]
 800b8de:	e035      	b.n	800b94c <UART_SetConfig+0x194>
 800b8e0:	2304      	movs	r3, #4
 800b8e2:	76fb      	strb	r3, [r7, #27]
 800b8e4:	e032      	b.n	800b94c <UART_SetConfig+0x194>
 800b8e6:	2308      	movs	r3, #8
 800b8e8:	76fb      	strb	r3, [r7, #27]
 800b8ea:	e02f      	b.n	800b94c <UART_SetConfig+0x194>
 800b8ec:	2310      	movs	r3, #16
 800b8ee:	76fb      	strb	r3, [r7, #27]
 800b8f0:	e02c      	b.n	800b94c <UART_SetConfig+0x194>
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	4a6b      	ldr	r2, [pc, #428]	; (800baa4 <UART_SetConfig+0x2ec>)
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d125      	bne.n	800b948 <UART_SetConfig+0x190>
 800b8fc:	4b6b      	ldr	r3, [pc, #428]	; (800baac <UART_SetConfig+0x2f4>)
 800b8fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b902:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b906:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b90a:	d017      	beq.n	800b93c <UART_SetConfig+0x184>
 800b90c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b910:	d817      	bhi.n	800b942 <UART_SetConfig+0x18a>
 800b912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b916:	d00b      	beq.n	800b930 <UART_SetConfig+0x178>
 800b918:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b91c:	d811      	bhi.n	800b942 <UART_SetConfig+0x18a>
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d003      	beq.n	800b92a <UART_SetConfig+0x172>
 800b922:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b926:	d006      	beq.n	800b936 <UART_SetConfig+0x17e>
 800b928:	e00b      	b.n	800b942 <UART_SetConfig+0x18a>
 800b92a:	2300      	movs	r3, #0
 800b92c:	76fb      	strb	r3, [r7, #27]
 800b92e:	e00d      	b.n	800b94c <UART_SetConfig+0x194>
 800b930:	2302      	movs	r3, #2
 800b932:	76fb      	strb	r3, [r7, #27]
 800b934:	e00a      	b.n	800b94c <UART_SetConfig+0x194>
 800b936:	2304      	movs	r3, #4
 800b938:	76fb      	strb	r3, [r7, #27]
 800b93a:	e007      	b.n	800b94c <UART_SetConfig+0x194>
 800b93c:	2308      	movs	r3, #8
 800b93e:	76fb      	strb	r3, [r7, #27]
 800b940:	e004      	b.n	800b94c <UART_SetConfig+0x194>
 800b942:	2310      	movs	r3, #16
 800b944:	76fb      	strb	r3, [r7, #27]
 800b946:	e001      	b.n	800b94c <UART_SetConfig+0x194>
 800b948:	2310      	movs	r3, #16
 800b94a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4a54      	ldr	r2, [pc, #336]	; (800baa4 <UART_SetConfig+0x2ec>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d173      	bne.n	800ba3e <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b956:	7efb      	ldrb	r3, [r7, #27]
 800b958:	2b08      	cmp	r3, #8
 800b95a:	d824      	bhi.n	800b9a6 <UART_SetConfig+0x1ee>
 800b95c:	a201      	add	r2, pc, #4	; (adr r2, 800b964 <UART_SetConfig+0x1ac>)
 800b95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b962:	bf00      	nop
 800b964:	0800b989 	.word	0x0800b989
 800b968:	0800b9a7 	.word	0x0800b9a7
 800b96c:	0800b991 	.word	0x0800b991
 800b970:	0800b9a7 	.word	0x0800b9a7
 800b974:	0800b997 	.word	0x0800b997
 800b978:	0800b9a7 	.word	0x0800b9a7
 800b97c:	0800b9a7 	.word	0x0800b9a7
 800b980:	0800b9a7 	.word	0x0800b9a7
 800b984:	0800b99f 	.word	0x0800b99f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b988:	f7fd fe6c 	bl	8009664 <HAL_RCC_GetPCLK1Freq>
 800b98c:	6178      	str	r0, [r7, #20]
        break;
 800b98e:	e00f      	b.n	800b9b0 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b990:	4b48      	ldr	r3, [pc, #288]	; (800bab4 <UART_SetConfig+0x2fc>)
 800b992:	617b      	str	r3, [r7, #20]
        break;
 800b994:	e00c      	b.n	800b9b0 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b996:	f7fd fdcd 	bl	8009534 <HAL_RCC_GetSysClockFreq>
 800b99a:	6178      	str	r0, [r7, #20]
        break;
 800b99c:	e008      	b.n	800b9b0 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b99e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b9a2:	617b      	str	r3, [r7, #20]
        break;
 800b9a4:	e004      	b.n	800b9b0 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	76bb      	strb	r3, [r7, #26]
        break;
 800b9ae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	f000 80fe 	beq.w	800bbb4 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	685a      	ldr	r2, [r3, #4]
 800b9bc:	4613      	mov	r3, r2
 800b9be:	005b      	lsls	r3, r3, #1
 800b9c0:	4413      	add	r3, r2
 800b9c2:	697a      	ldr	r2, [r7, #20]
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d305      	bcc.n	800b9d4 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b9ce:	697a      	ldr	r2, [r7, #20]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d902      	bls.n	800b9da <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	76bb      	strb	r3, [r7, #26]
 800b9d8:	e0ec      	b.n	800bbb4 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f04f 0100 	mov.w	r1, #0
 800b9e2:	f04f 0200 	mov.w	r2, #0
 800b9e6:	f04f 0300 	mov.w	r3, #0
 800b9ea:	020b      	lsls	r3, r1, #8
 800b9ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b9f0:	0202      	lsls	r2, r0, #8
 800b9f2:	6879      	ldr	r1, [r7, #4]
 800b9f4:	6849      	ldr	r1, [r1, #4]
 800b9f6:	0849      	lsrs	r1, r1, #1
 800b9f8:	4608      	mov	r0, r1
 800b9fa:	f04f 0100 	mov.w	r1, #0
 800b9fe:	1814      	adds	r4, r2, r0
 800ba00:	eb43 0501 	adc.w	r5, r3, r1
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	685b      	ldr	r3, [r3, #4]
 800ba08:	461a      	mov	r2, r3
 800ba0a:	f04f 0300 	mov.w	r3, #0
 800ba0e:	4620      	mov	r0, r4
 800ba10:	4629      	mov	r1, r5
 800ba12:	f7f5 f8c9 	bl	8000ba8 <__aeabi_uldivmod>
 800ba16:	4602      	mov	r2, r0
 800ba18:	460b      	mov	r3, r1
 800ba1a:	4613      	mov	r3, r2
 800ba1c:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba24:	d308      	bcc.n	800ba38 <UART_SetConfig+0x280>
 800ba26:	693b      	ldr	r3, [r7, #16]
 800ba28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba2c:	d204      	bcs.n	800ba38 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	693a      	ldr	r2, [r7, #16]
 800ba34:	60da      	str	r2, [r3, #12]
 800ba36:	e0bd      	b.n	800bbb4 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800ba38:	2301      	movs	r3, #1
 800ba3a:	76bb      	strb	r3, [r7, #26]
 800ba3c:	e0ba      	b.n	800bbb4 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	69db      	ldr	r3, [r3, #28]
 800ba42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba46:	d168      	bne.n	800bb1a <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800ba48:	7efb      	ldrb	r3, [r7, #27]
 800ba4a:	2b08      	cmp	r3, #8
 800ba4c:	d834      	bhi.n	800bab8 <UART_SetConfig+0x300>
 800ba4e:	a201      	add	r2, pc, #4	; (adr r2, 800ba54 <UART_SetConfig+0x29c>)
 800ba50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba54:	0800ba79 	.word	0x0800ba79
 800ba58:	0800ba81 	.word	0x0800ba81
 800ba5c:	0800ba89 	.word	0x0800ba89
 800ba60:	0800bab9 	.word	0x0800bab9
 800ba64:	0800ba8f 	.word	0x0800ba8f
 800ba68:	0800bab9 	.word	0x0800bab9
 800ba6c:	0800bab9 	.word	0x0800bab9
 800ba70:	0800bab9 	.word	0x0800bab9
 800ba74:	0800ba97 	.word	0x0800ba97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba78:	f7fd fdf4 	bl	8009664 <HAL_RCC_GetPCLK1Freq>
 800ba7c:	6178      	str	r0, [r7, #20]
        break;
 800ba7e:	e020      	b.n	800bac2 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba80:	f7fd fe06 	bl	8009690 <HAL_RCC_GetPCLK2Freq>
 800ba84:	6178      	str	r0, [r7, #20]
        break;
 800ba86:	e01c      	b.n	800bac2 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba88:	4b0a      	ldr	r3, [pc, #40]	; (800bab4 <UART_SetConfig+0x2fc>)
 800ba8a:	617b      	str	r3, [r7, #20]
        break;
 800ba8c:	e019      	b.n	800bac2 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba8e:	f7fd fd51 	bl	8009534 <HAL_RCC_GetSysClockFreq>
 800ba92:	6178      	str	r0, [r7, #20]
        break;
 800ba94:	e015      	b.n	800bac2 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba9a:	617b      	str	r3, [r7, #20]
        break;
 800ba9c:	e011      	b.n	800bac2 <UART_SetConfig+0x30a>
 800ba9e:	bf00      	nop
 800baa0:	efff69f3 	.word	0xefff69f3
 800baa4:	40008000 	.word	0x40008000
 800baa8:	40013800 	.word	0x40013800
 800baac:	40021000 	.word	0x40021000
 800bab0:	40004400 	.word	0x40004400
 800bab4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800bab8:	2300      	movs	r3, #0
 800baba:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800babc:	2301      	movs	r3, #1
 800babe:	76bb      	strb	r3, [r7, #26]
        break;
 800bac0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d075      	beq.n	800bbb4 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	005a      	lsls	r2, r3, #1
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	685b      	ldr	r3, [r3, #4]
 800bad0:	085b      	lsrs	r3, r3, #1
 800bad2:	441a      	add	r2, r3
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	685b      	ldr	r3, [r3, #4]
 800bad8:	fbb2 f3f3 	udiv	r3, r2, r3
 800badc:	b29b      	uxth	r3, r3
 800bade:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	2b0f      	cmp	r3, #15
 800bae4:	d916      	bls.n	800bb14 <UART_SetConfig+0x35c>
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800baec:	d212      	bcs.n	800bb14 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	b29b      	uxth	r3, r3
 800baf2:	f023 030f 	bic.w	r3, r3, #15
 800baf6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	085b      	lsrs	r3, r3, #1
 800bafc:	b29b      	uxth	r3, r3
 800bafe:	f003 0307 	and.w	r3, r3, #7
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	89fb      	ldrh	r3, [r7, #14]
 800bb06:	4313      	orrs	r3, r2
 800bb08:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	89fa      	ldrh	r2, [r7, #14]
 800bb10:	60da      	str	r2, [r3, #12]
 800bb12:	e04f      	b.n	800bbb4 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800bb14:	2301      	movs	r3, #1
 800bb16:	76bb      	strb	r3, [r7, #26]
 800bb18:	e04c      	b.n	800bbb4 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bb1a:	7efb      	ldrb	r3, [r7, #27]
 800bb1c:	2b08      	cmp	r3, #8
 800bb1e:	d828      	bhi.n	800bb72 <UART_SetConfig+0x3ba>
 800bb20:	a201      	add	r2, pc, #4	; (adr r2, 800bb28 <UART_SetConfig+0x370>)
 800bb22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb26:	bf00      	nop
 800bb28:	0800bb4d 	.word	0x0800bb4d
 800bb2c:	0800bb55 	.word	0x0800bb55
 800bb30:	0800bb5d 	.word	0x0800bb5d
 800bb34:	0800bb73 	.word	0x0800bb73
 800bb38:	0800bb63 	.word	0x0800bb63
 800bb3c:	0800bb73 	.word	0x0800bb73
 800bb40:	0800bb73 	.word	0x0800bb73
 800bb44:	0800bb73 	.word	0x0800bb73
 800bb48:	0800bb6b 	.word	0x0800bb6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb4c:	f7fd fd8a 	bl	8009664 <HAL_RCC_GetPCLK1Freq>
 800bb50:	6178      	str	r0, [r7, #20]
        break;
 800bb52:	e013      	b.n	800bb7c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb54:	f7fd fd9c 	bl	8009690 <HAL_RCC_GetPCLK2Freq>
 800bb58:	6178      	str	r0, [r7, #20]
        break;
 800bb5a:	e00f      	b.n	800bb7c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bb5c:	4b1b      	ldr	r3, [pc, #108]	; (800bbcc <UART_SetConfig+0x414>)
 800bb5e:	617b      	str	r3, [r7, #20]
        break;
 800bb60:	e00c      	b.n	800bb7c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bb62:	f7fd fce7 	bl	8009534 <HAL_RCC_GetSysClockFreq>
 800bb66:	6178      	str	r0, [r7, #20]
        break;
 800bb68:	e008      	b.n	800bb7c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bb6e:	617b      	str	r3, [r7, #20]
        break;
 800bb70:	e004      	b.n	800bb7c <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 800bb72:	2300      	movs	r3, #0
 800bb74:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800bb76:	2301      	movs	r3, #1
 800bb78:	76bb      	strb	r3, [r7, #26]
        break;
 800bb7a:	bf00      	nop
    }

    if (pclk != 0U)
 800bb7c:	697b      	ldr	r3, [r7, #20]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d018      	beq.n	800bbb4 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	685b      	ldr	r3, [r3, #4]
 800bb86:	085a      	lsrs	r2, r3, #1
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	441a      	add	r2, r3
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb94:	b29b      	uxth	r3, r3
 800bb96:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	2b0f      	cmp	r3, #15
 800bb9c:	d908      	bls.n	800bbb0 <UART_SetConfig+0x3f8>
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bba4:	d204      	bcs.n	800bbb0 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	693a      	ldr	r2, [r7, #16]
 800bbac:	60da      	str	r2, [r3, #12]
 800bbae:	e001      	b.n	800bbb4 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800bbc0:	7ebb      	ldrb	r3, [r7, #26]
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3720      	adds	r7, #32
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bdb0      	pop	{r4, r5, r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	00f42400 	.word	0x00f42400

0800bbd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bbd0:	b480      	push	{r7}
 800bbd2:	b083      	sub	sp, #12
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbdc:	f003 0301 	and.w	r3, r3, #1
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d00a      	beq.n	800bbfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	430a      	orrs	r2, r1
 800bbf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbfe:	f003 0302 	and.w	r3, r3, #2
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d00a      	beq.n	800bc1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	685b      	ldr	r3, [r3, #4]
 800bc0c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	430a      	orrs	r2, r1
 800bc1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc20:	f003 0304 	and.w	r3, r3, #4
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00a      	beq.n	800bc3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	685b      	ldr	r3, [r3, #4]
 800bc2e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	430a      	orrs	r2, r1
 800bc3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc42:	f003 0308 	and.w	r3, r3, #8
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d00a      	beq.n	800bc60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	430a      	orrs	r2, r1
 800bc5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc64:	f003 0310 	and.w	r3, r3, #16
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d00a      	beq.n	800bc82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	430a      	orrs	r2, r1
 800bc80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc86:	f003 0320 	and.w	r3, r3, #32
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d00a      	beq.n	800bca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	430a      	orrs	r2, r1
 800bca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d01a      	beq.n	800bce6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	430a      	orrs	r2, r1
 800bcc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bcce:	d10a      	bne.n	800bce6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	685b      	ldr	r3, [r3, #4]
 800bcd6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	430a      	orrs	r2, r1
 800bce4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d00a      	beq.n	800bd08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	685b      	ldr	r3, [r3, #4]
 800bcf8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	430a      	orrs	r2, r1
 800bd06:	605a      	str	r2, [r3, #4]
  }
}
 800bd08:	bf00      	nop
 800bd0a:	370c      	adds	r7, #12
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b086      	sub	sp, #24
 800bd18:	af02      	add	r7, sp, #8
 800bd1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bd24:	f7f8 fed4 	bl	8004ad0 <HAL_GetTick>
 800bd28:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f003 0308 	and.w	r3, r3, #8
 800bd34:	2b08      	cmp	r3, #8
 800bd36:	d10e      	bne.n	800bd56 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bd3c:	9300      	str	r3, [sp, #0]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2200      	movs	r2, #0
 800bd42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 f82d 	bl	800bda6 <UART_WaitOnFlagUntilTimeout>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d001      	beq.n	800bd56 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd52:	2303      	movs	r3, #3
 800bd54:	e023      	b.n	800bd9e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	f003 0304 	and.w	r3, r3, #4
 800bd60:	2b04      	cmp	r3, #4
 800bd62:	d10e      	bne.n	800bd82 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f000 f817 	bl	800bda6 <UART_WaitOnFlagUntilTimeout>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d001      	beq.n	800bd82 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd7e:	2303      	movs	r3, #3
 800bd80:	e00d      	b.n	800bd9e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2220      	movs	r2, #32
 800bd86:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2220      	movs	r2, #32
 800bd8c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2200      	movs	r2, #0
 800bd92:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2200      	movs	r2, #0
 800bd98:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800bd9c:	2300      	movs	r3, #0
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	3710      	adds	r7, #16
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}

0800bda6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bda6:	b580      	push	{r7, lr}
 800bda8:	b084      	sub	sp, #16
 800bdaa:	af00      	add	r7, sp, #0
 800bdac:	60f8      	str	r0, [r7, #12]
 800bdae:	60b9      	str	r1, [r7, #8]
 800bdb0:	603b      	str	r3, [r7, #0]
 800bdb2:	4613      	mov	r3, r2
 800bdb4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdb6:	e05e      	b.n	800be76 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdb8:	69bb      	ldr	r3, [r7, #24]
 800bdba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdbe:	d05a      	beq.n	800be76 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdc0:	f7f8 fe86 	bl	8004ad0 <HAL_GetTick>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	1ad3      	subs	r3, r2, r3
 800bdca:	69ba      	ldr	r2, [r7, #24]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d302      	bcc.n	800bdd6 <UART_WaitOnFlagUntilTimeout+0x30>
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d11b      	bne.n	800be0e <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	681a      	ldr	r2, [r3, #0]
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bde4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	689a      	ldr	r2, [r3, #8]
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f022 0201 	bic.w	r2, r2, #1
 800bdf4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	2220      	movs	r2, #32
 800bdfa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	2220      	movs	r2, #32
 800be00:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2200      	movs	r2, #0
 800be06:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800be0a:	2303      	movs	r3, #3
 800be0c:	e043      	b.n	800be96 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f003 0304 	and.w	r3, r3, #4
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d02c      	beq.n	800be76 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	69db      	ldr	r3, [r3, #28]
 800be22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800be26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800be2a:	d124      	bne.n	800be76 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800be34:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800be44:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	689a      	ldr	r2, [r3, #8]
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f022 0201 	bic.w	r2, r2, #1
 800be54:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2220      	movs	r2, #32
 800be5a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2220      	movs	r2, #32
 800be60:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	2220      	movs	r2, #32
 800be66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	2200      	movs	r2, #0
 800be6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800be72:	2303      	movs	r3, #3
 800be74:	e00f      	b.n	800be96 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	69da      	ldr	r2, [r3, #28]
 800be7c:	68bb      	ldr	r3, [r7, #8]
 800be7e:	4013      	ands	r3, r2
 800be80:	68ba      	ldr	r2, [r7, #8]
 800be82:	429a      	cmp	r2, r3
 800be84:	bf0c      	ite	eq
 800be86:	2301      	moveq	r3, #1
 800be88:	2300      	movne	r3, #0
 800be8a:	b2db      	uxtb	r3, r3
 800be8c:	461a      	mov	r2, r3
 800be8e:	79fb      	ldrb	r3, [r7, #7]
 800be90:	429a      	cmp	r2, r3
 800be92:	d091      	beq.n	800bdb8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	3710      	adds	r7, #16
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}
	...

0800bea0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	60b9      	str	r1, [r7, #8]
 800beaa:	4613      	mov	r3, r2
 800beac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	68ba      	ldr	r2, [r7, #8]
 800beb2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	88fa      	ldrh	r2, [r7, #6]
 800beb8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	88fa      	ldrh	r2, [r7, #6]
 800bec0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2200      	movs	r2, #0
 800bec8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bed2:	d10e      	bne.n	800bef2 <UART_Start_Receive_IT+0x52>
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	691b      	ldr	r3, [r3, #16]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d105      	bne.n	800bee8 <UART_Start_Receive_IT+0x48>
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f240 12ff 	movw	r2, #511	; 0x1ff
 800bee2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bee6:	e02d      	b.n	800bf44 <UART_Start_Receive_IT+0xa4>
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	22ff      	movs	r2, #255	; 0xff
 800beec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bef0:	e028      	b.n	800bf44 <UART_Start_Receive_IT+0xa4>
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	689b      	ldr	r3, [r3, #8]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d10d      	bne.n	800bf16 <UART_Start_Receive_IT+0x76>
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	691b      	ldr	r3, [r3, #16]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d104      	bne.n	800bf0c <UART_Start_Receive_IT+0x6c>
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	22ff      	movs	r2, #255	; 0xff
 800bf06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf0a:	e01b      	b.n	800bf44 <UART_Start_Receive_IT+0xa4>
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	227f      	movs	r2, #127	; 0x7f
 800bf10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf14:	e016      	b.n	800bf44 <UART_Start_Receive_IT+0xa4>
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	689b      	ldr	r3, [r3, #8]
 800bf1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bf1e:	d10d      	bne.n	800bf3c <UART_Start_Receive_IT+0x9c>
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	691b      	ldr	r3, [r3, #16]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d104      	bne.n	800bf32 <UART_Start_Receive_IT+0x92>
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	227f      	movs	r2, #127	; 0x7f
 800bf2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf30:	e008      	b.n	800bf44 <UART_Start_Receive_IT+0xa4>
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	223f      	movs	r2, #63	; 0x3f
 800bf36:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800bf3a:	e003      	b.n	800bf44 <UART_Start_Receive_IT+0xa4>
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2200      	movs	r2, #0
 800bf48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	2222      	movs	r2, #34	; 0x22
 800bf50:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	689a      	ldr	r2, [r3, #8]
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f042 0201 	orr.w	r2, r2, #1
 800bf60:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf6a:	d107      	bne.n	800bf7c <UART_Start_Receive_IT+0xdc>
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	691b      	ldr	r3, [r3, #16]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d103      	bne.n	800bf7c <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	4a0c      	ldr	r2, [pc, #48]	; (800bfa8 <UART_Start_Receive_IT+0x108>)
 800bf78:	665a      	str	r2, [r3, #100]	; 0x64
 800bf7a:	e002      	b.n	800bf82 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	4a0b      	ldr	r2, [pc, #44]	; (800bfac <UART_Start_Receive_IT+0x10c>)
 800bf80:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2200      	movs	r2, #0
 800bf86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	681a      	ldr	r2, [r3, #0]
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800bf98:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800bf9a:	2300      	movs	r3, #0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3714      	adds	r7, #20
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa6:	4770      	bx	lr
 800bfa8:	0800c2ab 	.word	0x0800c2ab
 800bfac:	0800c1d3 	.word	0x0800c1d3

0800bfb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b083      	sub	sp, #12
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	681a      	ldr	r2, [r3, #0]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bfc6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	689a      	ldr	r2, [r3, #8]
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f022 0201 	bic.w	r2, r2, #1
 800bfd6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d107      	bne.n	800bff0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	681a      	ldr	r2, [r3, #0]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f022 0210 	bic.w	r2, r2, #16
 800bfee:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2220      	movs	r2, #32
 800bff4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2200      	movs	r2, #0
 800bffa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2200      	movs	r2, #0
 800c000:	665a      	str	r2, [r3, #100]	; 0x64
}
 800c002:	bf00      	nop
 800c004:	370c      	adds	r7, #12
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr

0800c00e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c00e:	b580      	push	{r7, lr}
 800c010:	b084      	sub	sp, #16
 800c012:	af00      	add	r7, sp, #0
 800c014:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c01a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2200      	movs	r2, #0
 800c020:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2200      	movs	r2, #0
 800c028:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c02c:	68f8      	ldr	r0, [r7, #12]
 800c02e:	f7f7 f913 	bl	8003258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c032:	bf00      	nop
 800c034:	3710      	adds	r7, #16
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800c03a:	b580      	push	{r7, lr}
 800c03c:	b084      	sub	sp, #16
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c046:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	2200      	movs	r2, #0
 800c04c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2220      	movs	r2, #32
 800c054:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 800c056:	68f8      	ldr	r0, [r7, #12]
 800c058:	f7ff fb56 	bl	800b708 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c05c:	bf00      	nop
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b084      	sub	sp, #16
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c070:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	2200      	movs	r2, #0
 800c076:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	220f      	movs	r2, #15
 800c080:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	8b1b      	ldrh	r3, [r3, #24]
 800c088:	b29a      	uxth	r2, r3
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f042 0208 	orr.w	r2, r2, #8
 800c092:	b292      	uxth	r2, r2
 800c094:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2220      	movs	r2, #32
 800c09a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800c0a2:	68f8      	ldr	r0, [r7, #12]
 800c0a4:	f7ff fb3a 	bl	800b71c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c0a8:	bf00      	nop
 800c0aa:	3710      	adds	r7, #16
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}

0800c0b0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b083      	sub	sp, #12
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c0bc:	2b21      	cmp	r3, #33	; 0x21
 800c0be:	d12b      	bne.n	800c118 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d110      	bne.n	800c0ee <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	681a      	ldr	r2, [r3, #0]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c0da:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	681a      	ldr	r2, [r3, #0]
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c0ea:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c0ec:	e014      	b.n	800c118 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0f2:	781a      	ldrb	r2, [r3, #0]
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	b292      	uxth	r2, r2
 800c0fa:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c100:	1c5a      	adds	r2, r3, #1
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c10c:	b29b      	uxth	r3, r3
 800c10e:	3b01      	subs	r3, #1
 800c110:	b29a      	uxth	r2, r3
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c118:	bf00      	nop
 800c11a:	370c      	adds	r7, #12
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr

0800c124 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c124:	b480      	push	{r7}
 800c126:	b085      	sub	sp, #20
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c130:	2b21      	cmp	r3, #33	; 0x21
 800c132:	d12f      	bne.n	800c194 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d110      	bne.n	800c162 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c14e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	681a      	ldr	r2, [r3, #0]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c15e:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c160:	e018      	b.n	800c194 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c166:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	881a      	ldrh	r2, [r3, #0]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c174:	b292      	uxth	r2, r2
 800c176:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c17c:	1c9a      	adds	r2, r3, #2
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800c188:	b29b      	uxth	r3, r3
 800c18a:	3b01      	subs	r3, #1
 800c18c:	b29a      	uxth	r2, r3
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800c194:	bf00      	nop
 800c196:	3714      	adds	r7, #20
 800c198:	46bd      	mov	sp, r7
 800c19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19e:	4770      	bx	lr

0800c1a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b082      	sub	sp, #8
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c1b6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2220      	movs	r2, #32
 800c1bc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f7f7 f827 	bl	8003218 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c1ca:	bf00      	nop
 800c1cc:	3708      	adds	r7, #8
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}

0800c1d2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c1d2:	b580      	push	{r7, lr}
 800c1d4:	b084      	sub	sp, #16
 800c1d6:	af00      	add	r7, sp, #0
 800c1d8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c1e0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c1e6:	2b22      	cmp	r3, #34	; 0x22
 800c1e8:	d151      	bne.n	800c28e <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c1f0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c1f2:	89bb      	ldrh	r3, [r7, #12]
 800c1f4:	b2d9      	uxtb	r1, r3
 800c1f6:	89fb      	ldrh	r3, [r7, #14]
 800c1f8:	b2da      	uxtb	r2, r3
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1fe:	400a      	ands	r2, r1
 800c200:	b2d2      	uxtb	r2, r2
 800c202:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c208:	1c5a      	adds	r2, r3, #1
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c214:	b29b      	uxth	r3, r3
 800c216:	3b01      	subs	r3, #1
 800c218:	b29a      	uxth	r2, r3
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c226:	b29b      	uxth	r3, r3
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d13a      	bne.n	800c2a2 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	681a      	ldr	r2, [r3, #0]
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c23a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	689a      	ldr	r2, [r3, #8]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f022 0201 	bic.w	r2, r2, #1
 800c24a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2220      	movs	r2, #32
 800c250:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2200      	movs	r2, #0
 800c256:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c25c:	2b01      	cmp	r3, #1
 800c25e:	d10f      	bne.n	800c280 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	681a      	ldr	r2, [r3, #0]
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f022 0210 	bic.w	r2, r2, #16
 800c26e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c276:	4619      	mov	r1, r3
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f7ff fa59 	bl	800b730 <HAL_UARTEx_RxEventCallback>
 800c27e:	e002      	b.n	800c286 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f7f6 ffd9 	bl	8003238 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2200      	movs	r2, #0
 800c28a:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c28c:	e009      	b.n	800c2a2 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	8b1b      	ldrh	r3, [r3, #24]
 800c294:	b29a      	uxth	r2, r3
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	f042 0208 	orr.w	r2, r2, #8
 800c29e:	b292      	uxth	r2, r2
 800c2a0:	831a      	strh	r2, [r3, #24]
}
 800c2a2:	bf00      	nop
 800c2a4:	3710      	adds	r7, #16
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}

0800c2aa <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c2aa:	b580      	push	{r7, lr}
 800c2ac:	b084      	sub	sp, #16
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c2b8:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2be:	2b22      	cmp	r3, #34	; 0x22
 800c2c0:	d151      	bne.n	800c366 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c2c8:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ce:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800c2d0:	89ba      	ldrh	r2, [r7, #12]
 800c2d2:	89fb      	ldrh	r3, [r7, #14]
 800c2d4:	4013      	ands	r3, r2
 800c2d6:	b29a      	uxth	r2, r3
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2e0:	1c9a      	adds	r2, r3, #2
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c2ec:	b29b      	uxth	r3, r3
 800c2ee:	3b01      	subs	r3, #1
 800c2f0:	b29a      	uxth	r2, r3
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	2b00      	cmp	r3, #0
 800c302:	d13a      	bne.n	800c37a <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c312:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	689a      	ldr	r2, [r3, #8]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f022 0201 	bic.w	r2, r2, #1
 800c322:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2220      	movs	r2, #32
 800c328:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2200      	movs	r2, #0
 800c32e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c334:	2b01      	cmp	r3, #1
 800c336:	d10f      	bne.n	800c358 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	681a      	ldr	r2, [r3, #0]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f022 0210 	bic.w	r2, r2, #16
 800c346:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c34e:	4619      	mov	r1, r3
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f7ff f9ed 	bl	800b730 <HAL_UARTEx_RxEventCallback>
 800c356:	e002      	b.n	800c35e <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f7f6 ff6d 	bl	8003238 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2200      	movs	r2, #0
 800c362:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c364:	e009      	b.n	800c37a <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	8b1b      	ldrh	r3, [r3, #24]
 800c36c:	b29a      	uxth	r2, r3
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f042 0208 	orr.w	r2, r2, #8
 800c376:	b292      	uxth	r2, r2
 800c378:	831a      	strh	r2, [r3, #24]
}
 800c37a:	bf00      	nop
 800c37c:	3710      	adds	r7, #16
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}

0800c382 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c382:	b480      	push	{r7}
 800c384:	b083      	sub	sp, #12
 800c386:	af00      	add	r7, sp, #0
 800c388:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c38a:	bf00      	nop
 800c38c:	370c      	adds	r7, #12
 800c38e:	46bd      	mov	sp, r7
 800c390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c394:	4770      	bx	lr
	...

0800c398 <__errno>:
 800c398:	4b01      	ldr	r3, [pc, #4]	; (800c3a0 <__errno+0x8>)
 800c39a:	6818      	ldr	r0, [r3, #0]
 800c39c:	4770      	bx	lr
 800c39e:	bf00      	nop
 800c3a0:	2000000c 	.word	0x2000000c

0800c3a4 <__libc_init_array>:
 800c3a4:	b570      	push	{r4, r5, r6, lr}
 800c3a6:	4d0d      	ldr	r5, [pc, #52]	; (800c3dc <__libc_init_array+0x38>)
 800c3a8:	4c0d      	ldr	r4, [pc, #52]	; (800c3e0 <__libc_init_array+0x3c>)
 800c3aa:	1b64      	subs	r4, r4, r5
 800c3ac:	10a4      	asrs	r4, r4, #2
 800c3ae:	2600      	movs	r6, #0
 800c3b0:	42a6      	cmp	r6, r4
 800c3b2:	d109      	bne.n	800c3c8 <__libc_init_array+0x24>
 800c3b4:	4d0b      	ldr	r5, [pc, #44]	; (800c3e4 <__libc_init_array+0x40>)
 800c3b6:	4c0c      	ldr	r4, [pc, #48]	; (800c3e8 <__libc_init_array+0x44>)
 800c3b8:	f002 feca 	bl	800f150 <_init>
 800c3bc:	1b64      	subs	r4, r4, r5
 800c3be:	10a4      	asrs	r4, r4, #2
 800c3c0:	2600      	movs	r6, #0
 800c3c2:	42a6      	cmp	r6, r4
 800c3c4:	d105      	bne.n	800c3d2 <__libc_init_array+0x2e>
 800c3c6:	bd70      	pop	{r4, r5, r6, pc}
 800c3c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3cc:	4798      	blx	r3
 800c3ce:	3601      	adds	r6, #1
 800c3d0:	e7ee      	b.n	800c3b0 <__libc_init_array+0xc>
 800c3d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3d6:	4798      	blx	r3
 800c3d8:	3601      	adds	r6, #1
 800c3da:	e7f2      	b.n	800c3c2 <__libc_init_array+0x1e>
 800c3dc:	0800ff6c 	.word	0x0800ff6c
 800c3e0:	0800ff6c 	.word	0x0800ff6c
 800c3e4:	0800ff6c 	.word	0x0800ff6c
 800c3e8:	0800ff70 	.word	0x0800ff70

0800c3ec <memcpy>:
 800c3ec:	440a      	add	r2, r1
 800c3ee:	4291      	cmp	r1, r2
 800c3f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3f4:	d100      	bne.n	800c3f8 <memcpy+0xc>
 800c3f6:	4770      	bx	lr
 800c3f8:	b510      	push	{r4, lr}
 800c3fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c402:	4291      	cmp	r1, r2
 800c404:	d1f9      	bne.n	800c3fa <memcpy+0xe>
 800c406:	bd10      	pop	{r4, pc}

0800c408 <memset>:
 800c408:	4402      	add	r2, r0
 800c40a:	4603      	mov	r3, r0
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d100      	bne.n	800c412 <memset+0xa>
 800c410:	4770      	bx	lr
 800c412:	f803 1b01 	strb.w	r1, [r3], #1
 800c416:	e7f9      	b.n	800c40c <memset+0x4>

0800c418 <__cvt>:
 800c418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c41c:	ec55 4b10 	vmov	r4, r5, d0
 800c420:	2d00      	cmp	r5, #0
 800c422:	460e      	mov	r6, r1
 800c424:	4619      	mov	r1, r3
 800c426:	462b      	mov	r3, r5
 800c428:	bfbb      	ittet	lt
 800c42a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c42e:	461d      	movlt	r5, r3
 800c430:	2300      	movge	r3, #0
 800c432:	232d      	movlt	r3, #45	; 0x2d
 800c434:	700b      	strb	r3, [r1, #0]
 800c436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c438:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c43c:	4691      	mov	r9, r2
 800c43e:	f023 0820 	bic.w	r8, r3, #32
 800c442:	bfbc      	itt	lt
 800c444:	4622      	movlt	r2, r4
 800c446:	4614      	movlt	r4, r2
 800c448:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c44c:	d005      	beq.n	800c45a <__cvt+0x42>
 800c44e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c452:	d100      	bne.n	800c456 <__cvt+0x3e>
 800c454:	3601      	adds	r6, #1
 800c456:	2102      	movs	r1, #2
 800c458:	e000      	b.n	800c45c <__cvt+0x44>
 800c45a:	2103      	movs	r1, #3
 800c45c:	ab03      	add	r3, sp, #12
 800c45e:	9301      	str	r3, [sp, #4]
 800c460:	ab02      	add	r3, sp, #8
 800c462:	9300      	str	r3, [sp, #0]
 800c464:	ec45 4b10 	vmov	d0, r4, r5
 800c468:	4653      	mov	r3, sl
 800c46a:	4632      	mov	r2, r6
 800c46c:	f000 fd00 	bl	800ce70 <_dtoa_r>
 800c470:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c474:	4607      	mov	r7, r0
 800c476:	d102      	bne.n	800c47e <__cvt+0x66>
 800c478:	f019 0f01 	tst.w	r9, #1
 800c47c:	d022      	beq.n	800c4c4 <__cvt+0xac>
 800c47e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c482:	eb07 0906 	add.w	r9, r7, r6
 800c486:	d110      	bne.n	800c4aa <__cvt+0x92>
 800c488:	783b      	ldrb	r3, [r7, #0]
 800c48a:	2b30      	cmp	r3, #48	; 0x30
 800c48c:	d10a      	bne.n	800c4a4 <__cvt+0x8c>
 800c48e:	2200      	movs	r2, #0
 800c490:	2300      	movs	r3, #0
 800c492:	4620      	mov	r0, r4
 800c494:	4629      	mov	r1, r5
 800c496:	f7f4 fb17 	bl	8000ac8 <__aeabi_dcmpeq>
 800c49a:	b918      	cbnz	r0, 800c4a4 <__cvt+0x8c>
 800c49c:	f1c6 0601 	rsb	r6, r6, #1
 800c4a0:	f8ca 6000 	str.w	r6, [sl]
 800c4a4:	f8da 3000 	ldr.w	r3, [sl]
 800c4a8:	4499      	add	r9, r3
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	f7f4 fb09 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4b6:	b108      	cbz	r0, 800c4bc <__cvt+0xa4>
 800c4b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800c4bc:	2230      	movs	r2, #48	; 0x30
 800c4be:	9b03      	ldr	r3, [sp, #12]
 800c4c0:	454b      	cmp	r3, r9
 800c4c2:	d307      	bcc.n	800c4d4 <__cvt+0xbc>
 800c4c4:	9b03      	ldr	r3, [sp, #12]
 800c4c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4c8:	1bdb      	subs	r3, r3, r7
 800c4ca:	4638      	mov	r0, r7
 800c4cc:	6013      	str	r3, [r2, #0]
 800c4ce:	b004      	add	sp, #16
 800c4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4d4:	1c59      	adds	r1, r3, #1
 800c4d6:	9103      	str	r1, [sp, #12]
 800c4d8:	701a      	strb	r2, [r3, #0]
 800c4da:	e7f0      	b.n	800c4be <__cvt+0xa6>

0800c4dc <__exponent>:
 800c4dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4de:	4603      	mov	r3, r0
 800c4e0:	2900      	cmp	r1, #0
 800c4e2:	bfb8      	it	lt
 800c4e4:	4249      	neglt	r1, r1
 800c4e6:	f803 2b02 	strb.w	r2, [r3], #2
 800c4ea:	bfb4      	ite	lt
 800c4ec:	222d      	movlt	r2, #45	; 0x2d
 800c4ee:	222b      	movge	r2, #43	; 0x2b
 800c4f0:	2909      	cmp	r1, #9
 800c4f2:	7042      	strb	r2, [r0, #1]
 800c4f4:	dd2a      	ble.n	800c54c <__exponent+0x70>
 800c4f6:	f10d 0407 	add.w	r4, sp, #7
 800c4fa:	46a4      	mov	ip, r4
 800c4fc:	270a      	movs	r7, #10
 800c4fe:	46a6      	mov	lr, r4
 800c500:	460a      	mov	r2, r1
 800c502:	fb91 f6f7 	sdiv	r6, r1, r7
 800c506:	fb07 1516 	mls	r5, r7, r6, r1
 800c50a:	3530      	adds	r5, #48	; 0x30
 800c50c:	2a63      	cmp	r2, #99	; 0x63
 800c50e:	f104 34ff 	add.w	r4, r4, #4294967295
 800c512:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c516:	4631      	mov	r1, r6
 800c518:	dcf1      	bgt.n	800c4fe <__exponent+0x22>
 800c51a:	3130      	adds	r1, #48	; 0x30
 800c51c:	f1ae 0502 	sub.w	r5, lr, #2
 800c520:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c524:	1c44      	adds	r4, r0, #1
 800c526:	4629      	mov	r1, r5
 800c528:	4561      	cmp	r1, ip
 800c52a:	d30a      	bcc.n	800c542 <__exponent+0x66>
 800c52c:	f10d 0209 	add.w	r2, sp, #9
 800c530:	eba2 020e 	sub.w	r2, r2, lr
 800c534:	4565      	cmp	r5, ip
 800c536:	bf88      	it	hi
 800c538:	2200      	movhi	r2, #0
 800c53a:	4413      	add	r3, r2
 800c53c:	1a18      	subs	r0, r3, r0
 800c53e:	b003      	add	sp, #12
 800c540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c542:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c546:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c54a:	e7ed      	b.n	800c528 <__exponent+0x4c>
 800c54c:	2330      	movs	r3, #48	; 0x30
 800c54e:	3130      	adds	r1, #48	; 0x30
 800c550:	7083      	strb	r3, [r0, #2]
 800c552:	70c1      	strb	r1, [r0, #3]
 800c554:	1d03      	adds	r3, r0, #4
 800c556:	e7f1      	b.n	800c53c <__exponent+0x60>

0800c558 <_printf_float>:
 800c558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c55c:	ed2d 8b02 	vpush	{d8}
 800c560:	b08d      	sub	sp, #52	; 0x34
 800c562:	460c      	mov	r4, r1
 800c564:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c568:	4616      	mov	r6, r2
 800c56a:	461f      	mov	r7, r3
 800c56c:	4605      	mov	r5, r0
 800c56e:	f001 fa6b 	bl	800da48 <_localeconv_r>
 800c572:	f8d0 a000 	ldr.w	sl, [r0]
 800c576:	4650      	mov	r0, sl
 800c578:	f7f3 fe2a 	bl	80001d0 <strlen>
 800c57c:	2300      	movs	r3, #0
 800c57e:	930a      	str	r3, [sp, #40]	; 0x28
 800c580:	6823      	ldr	r3, [r4, #0]
 800c582:	9305      	str	r3, [sp, #20]
 800c584:	f8d8 3000 	ldr.w	r3, [r8]
 800c588:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c58c:	3307      	adds	r3, #7
 800c58e:	f023 0307 	bic.w	r3, r3, #7
 800c592:	f103 0208 	add.w	r2, r3, #8
 800c596:	f8c8 2000 	str.w	r2, [r8]
 800c59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c5a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c5a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c5aa:	9307      	str	r3, [sp, #28]
 800c5ac:	f8cd 8018 	str.w	r8, [sp, #24]
 800c5b0:	ee08 0a10 	vmov	s16, r0
 800c5b4:	4b9f      	ldr	r3, [pc, #636]	; (800c834 <_printf_float+0x2dc>)
 800c5b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5ba:	f04f 32ff 	mov.w	r2, #4294967295
 800c5be:	f7f4 fab5 	bl	8000b2c <__aeabi_dcmpun>
 800c5c2:	bb88      	cbnz	r0, 800c628 <_printf_float+0xd0>
 800c5c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5c8:	4b9a      	ldr	r3, [pc, #616]	; (800c834 <_printf_float+0x2dc>)
 800c5ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ce:	f7f4 fa8f 	bl	8000af0 <__aeabi_dcmple>
 800c5d2:	bb48      	cbnz	r0, 800c628 <_printf_float+0xd0>
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	4640      	mov	r0, r8
 800c5da:	4649      	mov	r1, r9
 800c5dc:	f7f4 fa7e 	bl	8000adc <__aeabi_dcmplt>
 800c5e0:	b110      	cbz	r0, 800c5e8 <_printf_float+0x90>
 800c5e2:	232d      	movs	r3, #45	; 0x2d
 800c5e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5e8:	4b93      	ldr	r3, [pc, #588]	; (800c838 <_printf_float+0x2e0>)
 800c5ea:	4894      	ldr	r0, [pc, #592]	; (800c83c <_printf_float+0x2e4>)
 800c5ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c5f0:	bf94      	ite	ls
 800c5f2:	4698      	movls	r8, r3
 800c5f4:	4680      	movhi	r8, r0
 800c5f6:	2303      	movs	r3, #3
 800c5f8:	6123      	str	r3, [r4, #16]
 800c5fa:	9b05      	ldr	r3, [sp, #20]
 800c5fc:	f023 0204 	bic.w	r2, r3, #4
 800c600:	6022      	str	r2, [r4, #0]
 800c602:	f04f 0900 	mov.w	r9, #0
 800c606:	9700      	str	r7, [sp, #0]
 800c608:	4633      	mov	r3, r6
 800c60a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c60c:	4621      	mov	r1, r4
 800c60e:	4628      	mov	r0, r5
 800c610:	f000 f9d8 	bl	800c9c4 <_printf_common>
 800c614:	3001      	adds	r0, #1
 800c616:	f040 8090 	bne.w	800c73a <_printf_float+0x1e2>
 800c61a:	f04f 30ff 	mov.w	r0, #4294967295
 800c61e:	b00d      	add	sp, #52	; 0x34
 800c620:	ecbd 8b02 	vpop	{d8}
 800c624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c628:	4642      	mov	r2, r8
 800c62a:	464b      	mov	r3, r9
 800c62c:	4640      	mov	r0, r8
 800c62e:	4649      	mov	r1, r9
 800c630:	f7f4 fa7c 	bl	8000b2c <__aeabi_dcmpun>
 800c634:	b140      	cbz	r0, 800c648 <_printf_float+0xf0>
 800c636:	464b      	mov	r3, r9
 800c638:	2b00      	cmp	r3, #0
 800c63a:	bfbc      	itt	lt
 800c63c:	232d      	movlt	r3, #45	; 0x2d
 800c63e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c642:	487f      	ldr	r0, [pc, #508]	; (800c840 <_printf_float+0x2e8>)
 800c644:	4b7f      	ldr	r3, [pc, #508]	; (800c844 <_printf_float+0x2ec>)
 800c646:	e7d1      	b.n	800c5ec <_printf_float+0x94>
 800c648:	6863      	ldr	r3, [r4, #4]
 800c64a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c64e:	9206      	str	r2, [sp, #24]
 800c650:	1c5a      	adds	r2, r3, #1
 800c652:	d13f      	bne.n	800c6d4 <_printf_float+0x17c>
 800c654:	2306      	movs	r3, #6
 800c656:	6063      	str	r3, [r4, #4]
 800c658:	9b05      	ldr	r3, [sp, #20]
 800c65a:	6861      	ldr	r1, [r4, #4]
 800c65c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c660:	2300      	movs	r3, #0
 800c662:	9303      	str	r3, [sp, #12]
 800c664:	ab0a      	add	r3, sp, #40	; 0x28
 800c666:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c66a:	ab09      	add	r3, sp, #36	; 0x24
 800c66c:	ec49 8b10 	vmov	d0, r8, r9
 800c670:	9300      	str	r3, [sp, #0]
 800c672:	6022      	str	r2, [r4, #0]
 800c674:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c678:	4628      	mov	r0, r5
 800c67a:	f7ff fecd 	bl	800c418 <__cvt>
 800c67e:	9b06      	ldr	r3, [sp, #24]
 800c680:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c682:	2b47      	cmp	r3, #71	; 0x47
 800c684:	4680      	mov	r8, r0
 800c686:	d108      	bne.n	800c69a <_printf_float+0x142>
 800c688:	1cc8      	adds	r0, r1, #3
 800c68a:	db02      	blt.n	800c692 <_printf_float+0x13a>
 800c68c:	6863      	ldr	r3, [r4, #4]
 800c68e:	4299      	cmp	r1, r3
 800c690:	dd41      	ble.n	800c716 <_printf_float+0x1be>
 800c692:	f1ab 0b02 	sub.w	fp, fp, #2
 800c696:	fa5f fb8b 	uxtb.w	fp, fp
 800c69a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c69e:	d820      	bhi.n	800c6e2 <_printf_float+0x18a>
 800c6a0:	3901      	subs	r1, #1
 800c6a2:	465a      	mov	r2, fp
 800c6a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c6a8:	9109      	str	r1, [sp, #36]	; 0x24
 800c6aa:	f7ff ff17 	bl	800c4dc <__exponent>
 800c6ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c6b0:	1813      	adds	r3, r2, r0
 800c6b2:	2a01      	cmp	r2, #1
 800c6b4:	4681      	mov	r9, r0
 800c6b6:	6123      	str	r3, [r4, #16]
 800c6b8:	dc02      	bgt.n	800c6c0 <_printf_float+0x168>
 800c6ba:	6822      	ldr	r2, [r4, #0]
 800c6bc:	07d2      	lsls	r2, r2, #31
 800c6be:	d501      	bpl.n	800c6c4 <_printf_float+0x16c>
 800c6c0:	3301      	adds	r3, #1
 800c6c2:	6123      	str	r3, [r4, #16]
 800c6c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d09c      	beq.n	800c606 <_printf_float+0xae>
 800c6cc:	232d      	movs	r3, #45	; 0x2d
 800c6ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c6d2:	e798      	b.n	800c606 <_printf_float+0xae>
 800c6d4:	9a06      	ldr	r2, [sp, #24]
 800c6d6:	2a47      	cmp	r2, #71	; 0x47
 800c6d8:	d1be      	bne.n	800c658 <_printf_float+0x100>
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d1bc      	bne.n	800c658 <_printf_float+0x100>
 800c6de:	2301      	movs	r3, #1
 800c6e0:	e7b9      	b.n	800c656 <_printf_float+0xfe>
 800c6e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c6e6:	d118      	bne.n	800c71a <_printf_float+0x1c2>
 800c6e8:	2900      	cmp	r1, #0
 800c6ea:	6863      	ldr	r3, [r4, #4]
 800c6ec:	dd0b      	ble.n	800c706 <_printf_float+0x1ae>
 800c6ee:	6121      	str	r1, [r4, #16]
 800c6f0:	b913      	cbnz	r3, 800c6f8 <_printf_float+0x1a0>
 800c6f2:	6822      	ldr	r2, [r4, #0]
 800c6f4:	07d0      	lsls	r0, r2, #31
 800c6f6:	d502      	bpl.n	800c6fe <_printf_float+0x1a6>
 800c6f8:	3301      	adds	r3, #1
 800c6fa:	440b      	add	r3, r1
 800c6fc:	6123      	str	r3, [r4, #16]
 800c6fe:	65a1      	str	r1, [r4, #88]	; 0x58
 800c700:	f04f 0900 	mov.w	r9, #0
 800c704:	e7de      	b.n	800c6c4 <_printf_float+0x16c>
 800c706:	b913      	cbnz	r3, 800c70e <_printf_float+0x1b6>
 800c708:	6822      	ldr	r2, [r4, #0]
 800c70a:	07d2      	lsls	r2, r2, #31
 800c70c:	d501      	bpl.n	800c712 <_printf_float+0x1ba>
 800c70e:	3302      	adds	r3, #2
 800c710:	e7f4      	b.n	800c6fc <_printf_float+0x1a4>
 800c712:	2301      	movs	r3, #1
 800c714:	e7f2      	b.n	800c6fc <_printf_float+0x1a4>
 800c716:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c71a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c71c:	4299      	cmp	r1, r3
 800c71e:	db05      	blt.n	800c72c <_printf_float+0x1d4>
 800c720:	6823      	ldr	r3, [r4, #0]
 800c722:	6121      	str	r1, [r4, #16]
 800c724:	07d8      	lsls	r0, r3, #31
 800c726:	d5ea      	bpl.n	800c6fe <_printf_float+0x1a6>
 800c728:	1c4b      	adds	r3, r1, #1
 800c72a:	e7e7      	b.n	800c6fc <_printf_float+0x1a4>
 800c72c:	2900      	cmp	r1, #0
 800c72e:	bfd4      	ite	le
 800c730:	f1c1 0202 	rsble	r2, r1, #2
 800c734:	2201      	movgt	r2, #1
 800c736:	4413      	add	r3, r2
 800c738:	e7e0      	b.n	800c6fc <_printf_float+0x1a4>
 800c73a:	6823      	ldr	r3, [r4, #0]
 800c73c:	055a      	lsls	r2, r3, #21
 800c73e:	d407      	bmi.n	800c750 <_printf_float+0x1f8>
 800c740:	6923      	ldr	r3, [r4, #16]
 800c742:	4642      	mov	r2, r8
 800c744:	4631      	mov	r1, r6
 800c746:	4628      	mov	r0, r5
 800c748:	47b8      	blx	r7
 800c74a:	3001      	adds	r0, #1
 800c74c:	d12c      	bne.n	800c7a8 <_printf_float+0x250>
 800c74e:	e764      	b.n	800c61a <_printf_float+0xc2>
 800c750:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c754:	f240 80e0 	bls.w	800c918 <_printf_float+0x3c0>
 800c758:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c75c:	2200      	movs	r2, #0
 800c75e:	2300      	movs	r3, #0
 800c760:	f7f4 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c764:	2800      	cmp	r0, #0
 800c766:	d034      	beq.n	800c7d2 <_printf_float+0x27a>
 800c768:	4a37      	ldr	r2, [pc, #220]	; (800c848 <_printf_float+0x2f0>)
 800c76a:	2301      	movs	r3, #1
 800c76c:	4631      	mov	r1, r6
 800c76e:	4628      	mov	r0, r5
 800c770:	47b8      	blx	r7
 800c772:	3001      	adds	r0, #1
 800c774:	f43f af51 	beq.w	800c61a <_printf_float+0xc2>
 800c778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c77c:	429a      	cmp	r2, r3
 800c77e:	db02      	blt.n	800c786 <_printf_float+0x22e>
 800c780:	6823      	ldr	r3, [r4, #0]
 800c782:	07d8      	lsls	r0, r3, #31
 800c784:	d510      	bpl.n	800c7a8 <_printf_float+0x250>
 800c786:	ee18 3a10 	vmov	r3, s16
 800c78a:	4652      	mov	r2, sl
 800c78c:	4631      	mov	r1, r6
 800c78e:	4628      	mov	r0, r5
 800c790:	47b8      	blx	r7
 800c792:	3001      	adds	r0, #1
 800c794:	f43f af41 	beq.w	800c61a <_printf_float+0xc2>
 800c798:	f04f 0800 	mov.w	r8, #0
 800c79c:	f104 091a 	add.w	r9, r4, #26
 800c7a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7a2:	3b01      	subs	r3, #1
 800c7a4:	4543      	cmp	r3, r8
 800c7a6:	dc09      	bgt.n	800c7bc <_printf_float+0x264>
 800c7a8:	6823      	ldr	r3, [r4, #0]
 800c7aa:	079b      	lsls	r3, r3, #30
 800c7ac:	f100 8105 	bmi.w	800c9ba <_printf_float+0x462>
 800c7b0:	68e0      	ldr	r0, [r4, #12]
 800c7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7b4:	4298      	cmp	r0, r3
 800c7b6:	bfb8      	it	lt
 800c7b8:	4618      	movlt	r0, r3
 800c7ba:	e730      	b.n	800c61e <_printf_float+0xc6>
 800c7bc:	2301      	movs	r3, #1
 800c7be:	464a      	mov	r2, r9
 800c7c0:	4631      	mov	r1, r6
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	47b8      	blx	r7
 800c7c6:	3001      	adds	r0, #1
 800c7c8:	f43f af27 	beq.w	800c61a <_printf_float+0xc2>
 800c7cc:	f108 0801 	add.w	r8, r8, #1
 800c7d0:	e7e6      	b.n	800c7a0 <_printf_float+0x248>
 800c7d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	dc39      	bgt.n	800c84c <_printf_float+0x2f4>
 800c7d8:	4a1b      	ldr	r2, [pc, #108]	; (800c848 <_printf_float+0x2f0>)
 800c7da:	2301      	movs	r3, #1
 800c7dc:	4631      	mov	r1, r6
 800c7de:	4628      	mov	r0, r5
 800c7e0:	47b8      	blx	r7
 800c7e2:	3001      	adds	r0, #1
 800c7e4:	f43f af19 	beq.w	800c61a <_printf_float+0xc2>
 800c7e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	d102      	bne.n	800c7f6 <_printf_float+0x29e>
 800c7f0:	6823      	ldr	r3, [r4, #0]
 800c7f2:	07d9      	lsls	r1, r3, #31
 800c7f4:	d5d8      	bpl.n	800c7a8 <_printf_float+0x250>
 800c7f6:	ee18 3a10 	vmov	r3, s16
 800c7fa:	4652      	mov	r2, sl
 800c7fc:	4631      	mov	r1, r6
 800c7fe:	4628      	mov	r0, r5
 800c800:	47b8      	blx	r7
 800c802:	3001      	adds	r0, #1
 800c804:	f43f af09 	beq.w	800c61a <_printf_float+0xc2>
 800c808:	f04f 0900 	mov.w	r9, #0
 800c80c:	f104 0a1a 	add.w	sl, r4, #26
 800c810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c812:	425b      	negs	r3, r3
 800c814:	454b      	cmp	r3, r9
 800c816:	dc01      	bgt.n	800c81c <_printf_float+0x2c4>
 800c818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c81a:	e792      	b.n	800c742 <_printf_float+0x1ea>
 800c81c:	2301      	movs	r3, #1
 800c81e:	4652      	mov	r2, sl
 800c820:	4631      	mov	r1, r6
 800c822:	4628      	mov	r0, r5
 800c824:	47b8      	blx	r7
 800c826:	3001      	adds	r0, #1
 800c828:	f43f aef7 	beq.w	800c61a <_printf_float+0xc2>
 800c82c:	f109 0901 	add.w	r9, r9, #1
 800c830:	e7ee      	b.n	800c810 <_printf_float+0x2b8>
 800c832:	bf00      	nop
 800c834:	7fefffff 	.word	0x7fefffff
 800c838:	0800fb84 	.word	0x0800fb84
 800c83c:	0800fb88 	.word	0x0800fb88
 800c840:	0800fb90 	.word	0x0800fb90
 800c844:	0800fb8c 	.word	0x0800fb8c
 800c848:	0800fb94 	.word	0x0800fb94
 800c84c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c84e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c850:	429a      	cmp	r2, r3
 800c852:	bfa8      	it	ge
 800c854:	461a      	movge	r2, r3
 800c856:	2a00      	cmp	r2, #0
 800c858:	4691      	mov	r9, r2
 800c85a:	dc37      	bgt.n	800c8cc <_printf_float+0x374>
 800c85c:	f04f 0b00 	mov.w	fp, #0
 800c860:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c864:	f104 021a 	add.w	r2, r4, #26
 800c868:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c86a:	9305      	str	r3, [sp, #20]
 800c86c:	eba3 0309 	sub.w	r3, r3, r9
 800c870:	455b      	cmp	r3, fp
 800c872:	dc33      	bgt.n	800c8dc <_printf_float+0x384>
 800c874:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c878:	429a      	cmp	r2, r3
 800c87a:	db3b      	blt.n	800c8f4 <_printf_float+0x39c>
 800c87c:	6823      	ldr	r3, [r4, #0]
 800c87e:	07da      	lsls	r2, r3, #31
 800c880:	d438      	bmi.n	800c8f4 <_printf_float+0x39c>
 800c882:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c884:	9b05      	ldr	r3, [sp, #20]
 800c886:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c888:	1ad3      	subs	r3, r2, r3
 800c88a:	eba2 0901 	sub.w	r9, r2, r1
 800c88e:	4599      	cmp	r9, r3
 800c890:	bfa8      	it	ge
 800c892:	4699      	movge	r9, r3
 800c894:	f1b9 0f00 	cmp.w	r9, #0
 800c898:	dc35      	bgt.n	800c906 <_printf_float+0x3ae>
 800c89a:	f04f 0800 	mov.w	r8, #0
 800c89e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c8a2:	f104 0a1a 	add.w	sl, r4, #26
 800c8a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c8aa:	1a9b      	subs	r3, r3, r2
 800c8ac:	eba3 0309 	sub.w	r3, r3, r9
 800c8b0:	4543      	cmp	r3, r8
 800c8b2:	f77f af79 	ble.w	800c7a8 <_printf_float+0x250>
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	4652      	mov	r2, sl
 800c8ba:	4631      	mov	r1, r6
 800c8bc:	4628      	mov	r0, r5
 800c8be:	47b8      	blx	r7
 800c8c0:	3001      	adds	r0, #1
 800c8c2:	f43f aeaa 	beq.w	800c61a <_printf_float+0xc2>
 800c8c6:	f108 0801 	add.w	r8, r8, #1
 800c8ca:	e7ec      	b.n	800c8a6 <_printf_float+0x34e>
 800c8cc:	4613      	mov	r3, r2
 800c8ce:	4631      	mov	r1, r6
 800c8d0:	4642      	mov	r2, r8
 800c8d2:	4628      	mov	r0, r5
 800c8d4:	47b8      	blx	r7
 800c8d6:	3001      	adds	r0, #1
 800c8d8:	d1c0      	bne.n	800c85c <_printf_float+0x304>
 800c8da:	e69e      	b.n	800c61a <_printf_float+0xc2>
 800c8dc:	2301      	movs	r3, #1
 800c8de:	4631      	mov	r1, r6
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	9205      	str	r2, [sp, #20]
 800c8e4:	47b8      	blx	r7
 800c8e6:	3001      	adds	r0, #1
 800c8e8:	f43f ae97 	beq.w	800c61a <_printf_float+0xc2>
 800c8ec:	9a05      	ldr	r2, [sp, #20]
 800c8ee:	f10b 0b01 	add.w	fp, fp, #1
 800c8f2:	e7b9      	b.n	800c868 <_printf_float+0x310>
 800c8f4:	ee18 3a10 	vmov	r3, s16
 800c8f8:	4652      	mov	r2, sl
 800c8fa:	4631      	mov	r1, r6
 800c8fc:	4628      	mov	r0, r5
 800c8fe:	47b8      	blx	r7
 800c900:	3001      	adds	r0, #1
 800c902:	d1be      	bne.n	800c882 <_printf_float+0x32a>
 800c904:	e689      	b.n	800c61a <_printf_float+0xc2>
 800c906:	9a05      	ldr	r2, [sp, #20]
 800c908:	464b      	mov	r3, r9
 800c90a:	4442      	add	r2, r8
 800c90c:	4631      	mov	r1, r6
 800c90e:	4628      	mov	r0, r5
 800c910:	47b8      	blx	r7
 800c912:	3001      	adds	r0, #1
 800c914:	d1c1      	bne.n	800c89a <_printf_float+0x342>
 800c916:	e680      	b.n	800c61a <_printf_float+0xc2>
 800c918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c91a:	2a01      	cmp	r2, #1
 800c91c:	dc01      	bgt.n	800c922 <_printf_float+0x3ca>
 800c91e:	07db      	lsls	r3, r3, #31
 800c920:	d538      	bpl.n	800c994 <_printf_float+0x43c>
 800c922:	2301      	movs	r3, #1
 800c924:	4642      	mov	r2, r8
 800c926:	4631      	mov	r1, r6
 800c928:	4628      	mov	r0, r5
 800c92a:	47b8      	blx	r7
 800c92c:	3001      	adds	r0, #1
 800c92e:	f43f ae74 	beq.w	800c61a <_printf_float+0xc2>
 800c932:	ee18 3a10 	vmov	r3, s16
 800c936:	4652      	mov	r2, sl
 800c938:	4631      	mov	r1, r6
 800c93a:	4628      	mov	r0, r5
 800c93c:	47b8      	blx	r7
 800c93e:	3001      	adds	r0, #1
 800c940:	f43f ae6b 	beq.w	800c61a <_printf_float+0xc2>
 800c944:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c948:	2200      	movs	r2, #0
 800c94a:	2300      	movs	r3, #0
 800c94c:	f7f4 f8bc 	bl	8000ac8 <__aeabi_dcmpeq>
 800c950:	b9d8      	cbnz	r0, 800c98a <_printf_float+0x432>
 800c952:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c954:	f108 0201 	add.w	r2, r8, #1
 800c958:	3b01      	subs	r3, #1
 800c95a:	4631      	mov	r1, r6
 800c95c:	4628      	mov	r0, r5
 800c95e:	47b8      	blx	r7
 800c960:	3001      	adds	r0, #1
 800c962:	d10e      	bne.n	800c982 <_printf_float+0x42a>
 800c964:	e659      	b.n	800c61a <_printf_float+0xc2>
 800c966:	2301      	movs	r3, #1
 800c968:	4652      	mov	r2, sl
 800c96a:	4631      	mov	r1, r6
 800c96c:	4628      	mov	r0, r5
 800c96e:	47b8      	blx	r7
 800c970:	3001      	adds	r0, #1
 800c972:	f43f ae52 	beq.w	800c61a <_printf_float+0xc2>
 800c976:	f108 0801 	add.w	r8, r8, #1
 800c97a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c97c:	3b01      	subs	r3, #1
 800c97e:	4543      	cmp	r3, r8
 800c980:	dcf1      	bgt.n	800c966 <_printf_float+0x40e>
 800c982:	464b      	mov	r3, r9
 800c984:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c988:	e6dc      	b.n	800c744 <_printf_float+0x1ec>
 800c98a:	f04f 0800 	mov.w	r8, #0
 800c98e:	f104 0a1a 	add.w	sl, r4, #26
 800c992:	e7f2      	b.n	800c97a <_printf_float+0x422>
 800c994:	2301      	movs	r3, #1
 800c996:	4642      	mov	r2, r8
 800c998:	e7df      	b.n	800c95a <_printf_float+0x402>
 800c99a:	2301      	movs	r3, #1
 800c99c:	464a      	mov	r2, r9
 800c99e:	4631      	mov	r1, r6
 800c9a0:	4628      	mov	r0, r5
 800c9a2:	47b8      	blx	r7
 800c9a4:	3001      	adds	r0, #1
 800c9a6:	f43f ae38 	beq.w	800c61a <_printf_float+0xc2>
 800c9aa:	f108 0801 	add.w	r8, r8, #1
 800c9ae:	68e3      	ldr	r3, [r4, #12]
 800c9b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c9b2:	1a5b      	subs	r3, r3, r1
 800c9b4:	4543      	cmp	r3, r8
 800c9b6:	dcf0      	bgt.n	800c99a <_printf_float+0x442>
 800c9b8:	e6fa      	b.n	800c7b0 <_printf_float+0x258>
 800c9ba:	f04f 0800 	mov.w	r8, #0
 800c9be:	f104 0919 	add.w	r9, r4, #25
 800c9c2:	e7f4      	b.n	800c9ae <_printf_float+0x456>

0800c9c4 <_printf_common>:
 800c9c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c8:	4616      	mov	r6, r2
 800c9ca:	4699      	mov	r9, r3
 800c9cc:	688a      	ldr	r2, [r1, #8]
 800c9ce:	690b      	ldr	r3, [r1, #16]
 800c9d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c9d4:	4293      	cmp	r3, r2
 800c9d6:	bfb8      	it	lt
 800c9d8:	4613      	movlt	r3, r2
 800c9da:	6033      	str	r3, [r6, #0]
 800c9dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c9e0:	4607      	mov	r7, r0
 800c9e2:	460c      	mov	r4, r1
 800c9e4:	b10a      	cbz	r2, 800c9ea <_printf_common+0x26>
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	6033      	str	r3, [r6, #0]
 800c9ea:	6823      	ldr	r3, [r4, #0]
 800c9ec:	0699      	lsls	r1, r3, #26
 800c9ee:	bf42      	ittt	mi
 800c9f0:	6833      	ldrmi	r3, [r6, #0]
 800c9f2:	3302      	addmi	r3, #2
 800c9f4:	6033      	strmi	r3, [r6, #0]
 800c9f6:	6825      	ldr	r5, [r4, #0]
 800c9f8:	f015 0506 	ands.w	r5, r5, #6
 800c9fc:	d106      	bne.n	800ca0c <_printf_common+0x48>
 800c9fe:	f104 0a19 	add.w	sl, r4, #25
 800ca02:	68e3      	ldr	r3, [r4, #12]
 800ca04:	6832      	ldr	r2, [r6, #0]
 800ca06:	1a9b      	subs	r3, r3, r2
 800ca08:	42ab      	cmp	r3, r5
 800ca0a:	dc26      	bgt.n	800ca5a <_printf_common+0x96>
 800ca0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ca10:	1e13      	subs	r3, r2, #0
 800ca12:	6822      	ldr	r2, [r4, #0]
 800ca14:	bf18      	it	ne
 800ca16:	2301      	movne	r3, #1
 800ca18:	0692      	lsls	r2, r2, #26
 800ca1a:	d42b      	bmi.n	800ca74 <_printf_common+0xb0>
 800ca1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ca20:	4649      	mov	r1, r9
 800ca22:	4638      	mov	r0, r7
 800ca24:	47c0      	blx	r8
 800ca26:	3001      	adds	r0, #1
 800ca28:	d01e      	beq.n	800ca68 <_printf_common+0xa4>
 800ca2a:	6823      	ldr	r3, [r4, #0]
 800ca2c:	68e5      	ldr	r5, [r4, #12]
 800ca2e:	6832      	ldr	r2, [r6, #0]
 800ca30:	f003 0306 	and.w	r3, r3, #6
 800ca34:	2b04      	cmp	r3, #4
 800ca36:	bf08      	it	eq
 800ca38:	1aad      	subeq	r5, r5, r2
 800ca3a:	68a3      	ldr	r3, [r4, #8]
 800ca3c:	6922      	ldr	r2, [r4, #16]
 800ca3e:	bf0c      	ite	eq
 800ca40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca44:	2500      	movne	r5, #0
 800ca46:	4293      	cmp	r3, r2
 800ca48:	bfc4      	itt	gt
 800ca4a:	1a9b      	subgt	r3, r3, r2
 800ca4c:	18ed      	addgt	r5, r5, r3
 800ca4e:	2600      	movs	r6, #0
 800ca50:	341a      	adds	r4, #26
 800ca52:	42b5      	cmp	r5, r6
 800ca54:	d11a      	bne.n	800ca8c <_printf_common+0xc8>
 800ca56:	2000      	movs	r0, #0
 800ca58:	e008      	b.n	800ca6c <_printf_common+0xa8>
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	4652      	mov	r2, sl
 800ca5e:	4649      	mov	r1, r9
 800ca60:	4638      	mov	r0, r7
 800ca62:	47c0      	blx	r8
 800ca64:	3001      	adds	r0, #1
 800ca66:	d103      	bne.n	800ca70 <_printf_common+0xac>
 800ca68:	f04f 30ff 	mov.w	r0, #4294967295
 800ca6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca70:	3501      	adds	r5, #1
 800ca72:	e7c6      	b.n	800ca02 <_printf_common+0x3e>
 800ca74:	18e1      	adds	r1, r4, r3
 800ca76:	1c5a      	adds	r2, r3, #1
 800ca78:	2030      	movs	r0, #48	; 0x30
 800ca7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ca7e:	4422      	add	r2, r4
 800ca80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ca84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ca88:	3302      	adds	r3, #2
 800ca8a:	e7c7      	b.n	800ca1c <_printf_common+0x58>
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	4622      	mov	r2, r4
 800ca90:	4649      	mov	r1, r9
 800ca92:	4638      	mov	r0, r7
 800ca94:	47c0      	blx	r8
 800ca96:	3001      	adds	r0, #1
 800ca98:	d0e6      	beq.n	800ca68 <_printf_common+0xa4>
 800ca9a:	3601      	adds	r6, #1
 800ca9c:	e7d9      	b.n	800ca52 <_printf_common+0x8e>
	...

0800caa0 <_printf_i>:
 800caa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800caa4:	460c      	mov	r4, r1
 800caa6:	4691      	mov	r9, r2
 800caa8:	7e27      	ldrb	r7, [r4, #24]
 800caaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800caac:	2f78      	cmp	r7, #120	; 0x78
 800caae:	4680      	mov	r8, r0
 800cab0:	469a      	mov	sl, r3
 800cab2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cab6:	d807      	bhi.n	800cac8 <_printf_i+0x28>
 800cab8:	2f62      	cmp	r7, #98	; 0x62
 800caba:	d80a      	bhi.n	800cad2 <_printf_i+0x32>
 800cabc:	2f00      	cmp	r7, #0
 800cabe:	f000 80d8 	beq.w	800cc72 <_printf_i+0x1d2>
 800cac2:	2f58      	cmp	r7, #88	; 0x58
 800cac4:	f000 80a3 	beq.w	800cc0e <_printf_i+0x16e>
 800cac8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cacc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cad0:	e03a      	b.n	800cb48 <_printf_i+0xa8>
 800cad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cad6:	2b15      	cmp	r3, #21
 800cad8:	d8f6      	bhi.n	800cac8 <_printf_i+0x28>
 800cada:	a001      	add	r0, pc, #4	; (adr r0, 800cae0 <_printf_i+0x40>)
 800cadc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800cae0:	0800cb39 	.word	0x0800cb39
 800cae4:	0800cb4d 	.word	0x0800cb4d
 800cae8:	0800cac9 	.word	0x0800cac9
 800caec:	0800cac9 	.word	0x0800cac9
 800caf0:	0800cac9 	.word	0x0800cac9
 800caf4:	0800cac9 	.word	0x0800cac9
 800caf8:	0800cb4d 	.word	0x0800cb4d
 800cafc:	0800cac9 	.word	0x0800cac9
 800cb00:	0800cac9 	.word	0x0800cac9
 800cb04:	0800cac9 	.word	0x0800cac9
 800cb08:	0800cac9 	.word	0x0800cac9
 800cb0c:	0800cc59 	.word	0x0800cc59
 800cb10:	0800cb7d 	.word	0x0800cb7d
 800cb14:	0800cc3b 	.word	0x0800cc3b
 800cb18:	0800cac9 	.word	0x0800cac9
 800cb1c:	0800cac9 	.word	0x0800cac9
 800cb20:	0800cc7b 	.word	0x0800cc7b
 800cb24:	0800cac9 	.word	0x0800cac9
 800cb28:	0800cb7d 	.word	0x0800cb7d
 800cb2c:	0800cac9 	.word	0x0800cac9
 800cb30:	0800cac9 	.word	0x0800cac9
 800cb34:	0800cc43 	.word	0x0800cc43
 800cb38:	680b      	ldr	r3, [r1, #0]
 800cb3a:	1d1a      	adds	r2, r3, #4
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	600a      	str	r2, [r1, #0]
 800cb40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cb44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cb48:	2301      	movs	r3, #1
 800cb4a:	e0a3      	b.n	800cc94 <_printf_i+0x1f4>
 800cb4c:	6825      	ldr	r5, [r4, #0]
 800cb4e:	6808      	ldr	r0, [r1, #0]
 800cb50:	062e      	lsls	r6, r5, #24
 800cb52:	f100 0304 	add.w	r3, r0, #4
 800cb56:	d50a      	bpl.n	800cb6e <_printf_i+0xce>
 800cb58:	6805      	ldr	r5, [r0, #0]
 800cb5a:	600b      	str	r3, [r1, #0]
 800cb5c:	2d00      	cmp	r5, #0
 800cb5e:	da03      	bge.n	800cb68 <_printf_i+0xc8>
 800cb60:	232d      	movs	r3, #45	; 0x2d
 800cb62:	426d      	negs	r5, r5
 800cb64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb68:	485e      	ldr	r0, [pc, #376]	; (800cce4 <_printf_i+0x244>)
 800cb6a:	230a      	movs	r3, #10
 800cb6c:	e019      	b.n	800cba2 <_printf_i+0x102>
 800cb6e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800cb72:	6805      	ldr	r5, [r0, #0]
 800cb74:	600b      	str	r3, [r1, #0]
 800cb76:	bf18      	it	ne
 800cb78:	b22d      	sxthne	r5, r5
 800cb7a:	e7ef      	b.n	800cb5c <_printf_i+0xbc>
 800cb7c:	680b      	ldr	r3, [r1, #0]
 800cb7e:	6825      	ldr	r5, [r4, #0]
 800cb80:	1d18      	adds	r0, r3, #4
 800cb82:	6008      	str	r0, [r1, #0]
 800cb84:	0628      	lsls	r0, r5, #24
 800cb86:	d501      	bpl.n	800cb8c <_printf_i+0xec>
 800cb88:	681d      	ldr	r5, [r3, #0]
 800cb8a:	e002      	b.n	800cb92 <_printf_i+0xf2>
 800cb8c:	0669      	lsls	r1, r5, #25
 800cb8e:	d5fb      	bpl.n	800cb88 <_printf_i+0xe8>
 800cb90:	881d      	ldrh	r5, [r3, #0]
 800cb92:	4854      	ldr	r0, [pc, #336]	; (800cce4 <_printf_i+0x244>)
 800cb94:	2f6f      	cmp	r7, #111	; 0x6f
 800cb96:	bf0c      	ite	eq
 800cb98:	2308      	moveq	r3, #8
 800cb9a:	230a      	movne	r3, #10
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cba2:	6866      	ldr	r6, [r4, #4]
 800cba4:	60a6      	str	r6, [r4, #8]
 800cba6:	2e00      	cmp	r6, #0
 800cba8:	bfa2      	ittt	ge
 800cbaa:	6821      	ldrge	r1, [r4, #0]
 800cbac:	f021 0104 	bicge.w	r1, r1, #4
 800cbb0:	6021      	strge	r1, [r4, #0]
 800cbb2:	b90d      	cbnz	r5, 800cbb8 <_printf_i+0x118>
 800cbb4:	2e00      	cmp	r6, #0
 800cbb6:	d04d      	beq.n	800cc54 <_printf_i+0x1b4>
 800cbb8:	4616      	mov	r6, r2
 800cbba:	fbb5 f1f3 	udiv	r1, r5, r3
 800cbbe:	fb03 5711 	mls	r7, r3, r1, r5
 800cbc2:	5dc7      	ldrb	r7, [r0, r7]
 800cbc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cbc8:	462f      	mov	r7, r5
 800cbca:	42bb      	cmp	r3, r7
 800cbcc:	460d      	mov	r5, r1
 800cbce:	d9f4      	bls.n	800cbba <_printf_i+0x11a>
 800cbd0:	2b08      	cmp	r3, #8
 800cbd2:	d10b      	bne.n	800cbec <_printf_i+0x14c>
 800cbd4:	6823      	ldr	r3, [r4, #0]
 800cbd6:	07df      	lsls	r7, r3, #31
 800cbd8:	d508      	bpl.n	800cbec <_printf_i+0x14c>
 800cbda:	6923      	ldr	r3, [r4, #16]
 800cbdc:	6861      	ldr	r1, [r4, #4]
 800cbde:	4299      	cmp	r1, r3
 800cbe0:	bfde      	ittt	le
 800cbe2:	2330      	movle	r3, #48	; 0x30
 800cbe4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cbe8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cbec:	1b92      	subs	r2, r2, r6
 800cbee:	6122      	str	r2, [r4, #16]
 800cbf0:	f8cd a000 	str.w	sl, [sp]
 800cbf4:	464b      	mov	r3, r9
 800cbf6:	aa03      	add	r2, sp, #12
 800cbf8:	4621      	mov	r1, r4
 800cbfa:	4640      	mov	r0, r8
 800cbfc:	f7ff fee2 	bl	800c9c4 <_printf_common>
 800cc00:	3001      	adds	r0, #1
 800cc02:	d14c      	bne.n	800cc9e <_printf_i+0x1fe>
 800cc04:	f04f 30ff 	mov.w	r0, #4294967295
 800cc08:	b004      	add	sp, #16
 800cc0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc0e:	4835      	ldr	r0, [pc, #212]	; (800cce4 <_printf_i+0x244>)
 800cc10:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cc14:	6823      	ldr	r3, [r4, #0]
 800cc16:	680e      	ldr	r6, [r1, #0]
 800cc18:	061f      	lsls	r7, r3, #24
 800cc1a:	f856 5b04 	ldr.w	r5, [r6], #4
 800cc1e:	600e      	str	r6, [r1, #0]
 800cc20:	d514      	bpl.n	800cc4c <_printf_i+0x1ac>
 800cc22:	07d9      	lsls	r1, r3, #31
 800cc24:	bf44      	itt	mi
 800cc26:	f043 0320 	orrmi.w	r3, r3, #32
 800cc2a:	6023      	strmi	r3, [r4, #0]
 800cc2c:	b91d      	cbnz	r5, 800cc36 <_printf_i+0x196>
 800cc2e:	6823      	ldr	r3, [r4, #0]
 800cc30:	f023 0320 	bic.w	r3, r3, #32
 800cc34:	6023      	str	r3, [r4, #0]
 800cc36:	2310      	movs	r3, #16
 800cc38:	e7b0      	b.n	800cb9c <_printf_i+0xfc>
 800cc3a:	6823      	ldr	r3, [r4, #0]
 800cc3c:	f043 0320 	orr.w	r3, r3, #32
 800cc40:	6023      	str	r3, [r4, #0]
 800cc42:	2378      	movs	r3, #120	; 0x78
 800cc44:	4828      	ldr	r0, [pc, #160]	; (800cce8 <_printf_i+0x248>)
 800cc46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc4a:	e7e3      	b.n	800cc14 <_printf_i+0x174>
 800cc4c:	065e      	lsls	r6, r3, #25
 800cc4e:	bf48      	it	mi
 800cc50:	b2ad      	uxthmi	r5, r5
 800cc52:	e7e6      	b.n	800cc22 <_printf_i+0x182>
 800cc54:	4616      	mov	r6, r2
 800cc56:	e7bb      	b.n	800cbd0 <_printf_i+0x130>
 800cc58:	680b      	ldr	r3, [r1, #0]
 800cc5a:	6826      	ldr	r6, [r4, #0]
 800cc5c:	6960      	ldr	r0, [r4, #20]
 800cc5e:	1d1d      	adds	r5, r3, #4
 800cc60:	600d      	str	r5, [r1, #0]
 800cc62:	0635      	lsls	r5, r6, #24
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	d501      	bpl.n	800cc6c <_printf_i+0x1cc>
 800cc68:	6018      	str	r0, [r3, #0]
 800cc6a:	e002      	b.n	800cc72 <_printf_i+0x1d2>
 800cc6c:	0671      	lsls	r1, r6, #25
 800cc6e:	d5fb      	bpl.n	800cc68 <_printf_i+0x1c8>
 800cc70:	8018      	strh	r0, [r3, #0]
 800cc72:	2300      	movs	r3, #0
 800cc74:	6123      	str	r3, [r4, #16]
 800cc76:	4616      	mov	r6, r2
 800cc78:	e7ba      	b.n	800cbf0 <_printf_i+0x150>
 800cc7a:	680b      	ldr	r3, [r1, #0]
 800cc7c:	1d1a      	adds	r2, r3, #4
 800cc7e:	600a      	str	r2, [r1, #0]
 800cc80:	681e      	ldr	r6, [r3, #0]
 800cc82:	6862      	ldr	r2, [r4, #4]
 800cc84:	2100      	movs	r1, #0
 800cc86:	4630      	mov	r0, r6
 800cc88:	f7f3 faaa 	bl	80001e0 <memchr>
 800cc8c:	b108      	cbz	r0, 800cc92 <_printf_i+0x1f2>
 800cc8e:	1b80      	subs	r0, r0, r6
 800cc90:	6060      	str	r0, [r4, #4]
 800cc92:	6863      	ldr	r3, [r4, #4]
 800cc94:	6123      	str	r3, [r4, #16]
 800cc96:	2300      	movs	r3, #0
 800cc98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc9c:	e7a8      	b.n	800cbf0 <_printf_i+0x150>
 800cc9e:	6923      	ldr	r3, [r4, #16]
 800cca0:	4632      	mov	r2, r6
 800cca2:	4649      	mov	r1, r9
 800cca4:	4640      	mov	r0, r8
 800cca6:	47d0      	blx	sl
 800cca8:	3001      	adds	r0, #1
 800ccaa:	d0ab      	beq.n	800cc04 <_printf_i+0x164>
 800ccac:	6823      	ldr	r3, [r4, #0]
 800ccae:	079b      	lsls	r3, r3, #30
 800ccb0:	d413      	bmi.n	800ccda <_printf_i+0x23a>
 800ccb2:	68e0      	ldr	r0, [r4, #12]
 800ccb4:	9b03      	ldr	r3, [sp, #12]
 800ccb6:	4298      	cmp	r0, r3
 800ccb8:	bfb8      	it	lt
 800ccba:	4618      	movlt	r0, r3
 800ccbc:	e7a4      	b.n	800cc08 <_printf_i+0x168>
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	4632      	mov	r2, r6
 800ccc2:	4649      	mov	r1, r9
 800ccc4:	4640      	mov	r0, r8
 800ccc6:	47d0      	blx	sl
 800ccc8:	3001      	adds	r0, #1
 800ccca:	d09b      	beq.n	800cc04 <_printf_i+0x164>
 800cccc:	3501      	adds	r5, #1
 800ccce:	68e3      	ldr	r3, [r4, #12]
 800ccd0:	9903      	ldr	r1, [sp, #12]
 800ccd2:	1a5b      	subs	r3, r3, r1
 800ccd4:	42ab      	cmp	r3, r5
 800ccd6:	dcf2      	bgt.n	800ccbe <_printf_i+0x21e>
 800ccd8:	e7eb      	b.n	800ccb2 <_printf_i+0x212>
 800ccda:	2500      	movs	r5, #0
 800ccdc:	f104 0619 	add.w	r6, r4, #25
 800cce0:	e7f5      	b.n	800ccce <_printf_i+0x22e>
 800cce2:	bf00      	nop
 800cce4:	0800fb96 	.word	0x0800fb96
 800cce8:	0800fba7 	.word	0x0800fba7

0800ccec <sniprintf>:
 800ccec:	b40c      	push	{r2, r3}
 800ccee:	b530      	push	{r4, r5, lr}
 800ccf0:	4b17      	ldr	r3, [pc, #92]	; (800cd50 <sniprintf+0x64>)
 800ccf2:	1e0c      	subs	r4, r1, #0
 800ccf4:	681d      	ldr	r5, [r3, #0]
 800ccf6:	b09d      	sub	sp, #116	; 0x74
 800ccf8:	da08      	bge.n	800cd0c <sniprintf+0x20>
 800ccfa:	238b      	movs	r3, #139	; 0x8b
 800ccfc:	602b      	str	r3, [r5, #0]
 800ccfe:	f04f 30ff 	mov.w	r0, #4294967295
 800cd02:	b01d      	add	sp, #116	; 0x74
 800cd04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd08:	b002      	add	sp, #8
 800cd0a:	4770      	bx	lr
 800cd0c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800cd10:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cd14:	bf14      	ite	ne
 800cd16:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cd1a:	4623      	moveq	r3, r4
 800cd1c:	9304      	str	r3, [sp, #16]
 800cd1e:	9307      	str	r3, [sp, #28]
 800cd20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cd24:	9002      	str	r0, [sp, #8]
 800cd26:	9006      	str	r0, [sp, #24]
 800cd28:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cd2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cd2e:	ab21      	add	r3, sp, #132	; 0x84
 800cd30:	a902      	add	r1, sp, #8
 800cd32:	4628      	mov	r0, r5
 800cd34:	9301      	str	r3, [sp, #4]
 800cd36:	f001 fb27 	bl	800e388 <_svfiprintf_r>
 800cd3a:	1c43      	adds	r3, r0, #1
 800cd3c:	bfbc      	itt	lt
 800cd3e:	238b      	movlt	r3, #139	; 0x8b
 800cd40:	602b      	strlt	r3, [r5, #0]
 800cd42:	2c00      	cmp	r4, #0
 800cd44:	d0dd      	beq.n	800cd02 <sniprintf+0x16>
 800cd46:	9b02      	ldr	r3, [sp, #8]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	701a      	strb	r2, [r3, #0]
 800cd4c:	e7d9      	b.n	800cd02 <sniprintf+0x16>
 800cd4e:	bf00      	nop
 800cd50:	2000000c 	.word	0x2000000c

0800cd54 <quorem>:
 800cd54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd58:	6903      	ldr	r3, [r0, #16]
 800cd5a:	690c      	ldr	r4, [r1, #16]
 800cd5c:	42a3      	cmp	r3, r4
 800cd5e:	4607      	mov	r7, r0
 800cd60:	f2c0 8081 	blt.w	800ce66 <quorem+0x112>
 800cd64:	3c01      	subs	r4, #1
 800cd66:	f101 0814 	add.w	r8, r1, #20
 800cd6a:	f100 0514 	add.w	r5, r0, #20
 800cd6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd72:	9301      	str	r3, [sp, #4]
 800cd74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cd78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd7c:	3301      	adds	r3, #1
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cd84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cd88:	fbb2 f6f3 	udiv	r6, r2, r3
 800cd8c:	d331      	bcc.n	800cdf2 <quorem+0x9e>
 800cd8e:	f04f 0e00 	mov.w	lr, #0
 800cd92:	4640      	mov	r0, r8
 800cd94:	46ac      	mov	ip, r5
 800cd96:	46f2      	mov	sl, lr
 800cd98:	f850 2b04 	ldr.w	r2, [r0], #4
 800cd9c:	b293      	uxth	r3, r2
 800cd9e:	fb06 e303 	mla	r3, r6, r3, lr
 800cda2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	ebaa 0303 	sub.w	r3, sl, r3
 800cdac:	0c12      	lsrs	r2, r2, #16
 800cdae:	f8dc a000 	ldr.w	sl, [ip]
 800cdb2:	fb06 e202 	mla	r2, r6, r2, lr
 800cdb6:	fa13 f38a 	uxtah	r3, r3, sl
 800cdba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cdbe:	fa1f fa82 	uxth.w	sl, r2
 800cdc2:	f8dc 2000 	ldr.w	r2, [ip]
 800cdc6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800cdca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cdce:	b29b      	uxth	r3, r3
 800cdd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdd4:	4581      	cmp	r9, r0
 800cdd6:	f84c 3b04 	str.w	r3, [ip], #4
 800cdda:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cdde:	d2db      	bcs.n	800cd98 <quorem+0x44>
 800cde0:	f855 300b 	ldr.w	r3, [r5, fp]
 800cde4:	b92b      	cbnz	r3, 800cdf2 <quorem+0x9e>
 800cde6:	9b01      	ldr	r3, [sp, #4]
 800cde8:	3b04      	subs	r3, #4
 800cdea:	429d      	cmp	r5, r3
 800cdec:	461a      	mov	r2, r3
 800cdee:	d32e      	bcc.n	800ce4e <quorem+0xfa>
 800cdf0:	613c      	str	r4, [r7, #16]
 800cdf2:	4638      	mov	r0, r7
 800cdf4:	f001 f8b2 	bl	800df5c <__mcmp>
 800cdf8:	2800      	cmp	r0, #0
 800cdfa:	db24      	blt.n	800ce46 <quorem+0xf2>
 800cdfc:	3601      	adds	r6, #1
 800cdfe:	4628      	mov	r0, r5
 800ce00:	f04f 0c00 	mov.w	ip, #0
 800ce04:	f858 2b04 	ldr.w	r2, [r8], #4
 800ce08:	f8d0 e000 	ldr.w	lr, [r0]
 800ce0c:	b293      	uxth	r3, r2
 800ce0e:	ebac 0303 	sub.w	r3, ip, r3
 800ce12:	0c12      	lsrs	r2, r2, #16
 800ce14:	fa13 f38e 	uxtah	r3, r3, lr
 800ce18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ce1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce26:	45c1      	cmp	r9, r8
 800ce28:	f840 3b04 	str.w	r3, [r0], #4
 800ce2c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ce30:	d2e8      	bcs.n	800ce04 <quorem+0xb0>
 800ce32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce3a:	b922      	cbnz	r2, 800ce46 <quorem+0xf2>
 800ce3c:	3b04      	subs	r3, #4
 800ce3e:	429d      	cmp	r5, r3
 800ce40:	461a      	mov	r2, r3
 800ce42:	d30a      	bcc.n	800ce5a <quorem+0x106>
 800ce44:	613c      	str	r4, [r7, #16]
 800ce46:	4630      	mov	r0, r6
 800ce48:	b003      	add	sp, #12
 800ce4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce4e:	6812      	ldr	r2, [r2, #0]
 800ce50:	3b04      	subs	r3, #4
 800ce52:	2a00      	cmp	r2, #0
 800ce54:	d1cc      	bne.n	800cdf0 <quorem+0x9c>
 800ce56:	3c01      	subs	r4, #1
 800ce58:	e7c7      	b.n	800cdea <quorem+0x96>
 800ce5a:	6812      	ldr	r2, [r2, #0]
 800ce5c:	3b04      	subs	r3, #4
 800ce5e:	2a00      	cmp	r2, #0
 800ce60:	d1f0      	bne.n	800ce44 <quorem+0xf0>
 800ce62:	3c01      	subs	r4, #1
 800ce64:	e7eb      	b.n	800ce3e <quorem+0xea>
 800ce66:	2000      	movs	r0, #0
 800ce68:	e7ee      	b.n	800ce48 <quorem+0xf4>
 800ce6a:	0000      	movs	r0, r0
 800ce6c:	0000      	movs	r0, r0
	...

0800ce70 <_dtoa_r>:
 800ce70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce74:	ed2d 8b02 	vpush	{d8}
 800ce78:	ec57 6b10 	vmov	r6, r7, d0
 800ce7c:	b095      	sub	sp, #84	; 0x54
 800ce7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ce80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ce84:	9105      	str	r1, [sp, #20]
 800ce86:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ce8a:	4604      	mov	r4, r0
 800ce8c:	9209      	str	r2, [sp, #36]	; 0x24
 800ce8e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ce90:	b975      	cbnz	r5, 800ceb0 <_dtoa_r+0x40>
 800ce92:	2010      	movs	r0, #16
 800ce94:	f000 fddc 	bl	800da50 <malloc>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	6260      	str	r0, [r4, #36]	; 0x24
 800ce9c:	b920      	cbnz	r0, 800cea8 <_dtoa_r+0x38>
 800ce9e:	4bb2      	ldr	r3, [pc, #712]	; (800d168 <_dtoa_r+0x2f8>)
 800cea0:	21ea      	movs	r1, #234	; 0xea
 800cea2:	48b2      	ldr	r0, [pc, #712]	; (800d16c <_dtoa_r+0x2fc>)
 800cea4:	f001 fb80 	bl	800e5a8 <__assert_func>
 800cea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ceac:	6005      	str	r5, [r0, #0]
 800ceae:	60c5      	str	r5, [r0, #12]
 800ceb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ceb2:	6819      	ldr	r1, [r3, #0]
 800ceb4:	b151      	cbz	r1, 800cecc <_dtoa_r+0x5c>
 800ceb6:	685a      	ldr	r2, [r3, #4]
 800ceb8:	604a      	str	r2, [r1, #4]
 800ceba:	2301      	movs	r3, #1
 800cebc:	4093      	lsls	r3, r2
 800cebe:	608b      	str	r3, [r1, #8]
 800cec0:	4620      	mov	r0, r4
 800cec2:	f000 fe0d 	bl	800dae0 <_Bfree>
 800cec6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cec8:	2200      	movs	r2, #0
 800ceca:	601a      	str	r2, [r3, #0]
 800cecc:	1e3b      	subs	r3, r7, #0
 800cece:	bfb9      	ittee	lt
 800ced0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ced4:	9303      	strlt	r3, [sp, #12]
 800ced6:	2300      	movge	r3, #0
 800ced8:	f8c8 3000 	strge.w	r3, [r8]
 800cedc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800cee0:	4ba3      	ldr	r3, [pc, #652]	; (800d170 <_dtoa_r+0x300>)
 800cee2:	bfbc      	itt	lt
 800cee4:	2201      	movlt	r2, #1
 800cee6:	f8c8 2000 	strlt.w	r2, [r8]
 800ceea:	ea33 0309 	bics.w	r3, r3, r9
 800ceee:	d11b      	bne.n	800cf28 <_dtoa_r+0xb8>
 800cef0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cef2:	f242 730f 	movw	r3, #9999	; 0x270f
 800cef6:	6013      	str	r3, [r2, #0]
 800cef8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cefc:	4333      	orrs	r3, r6
 800cefe:	f000 857a 	beq.w	800d9f6 <_dtoa_r+0xb86>
 800cf02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf04:	b963      	cbnz	r3, 800cf20 <_dtoa_r+0xb0>
 800cf06:	4b9b      	ldr	r3, [pc, #620]	; (800d174 <_dtoa_r+0x304>)
 800cf08:	e024      	b.n	800cf54 <_dtoa_r+0xe4>
 800cf0a:	4b9b      	ldr	r3, [pc, #620]	; (800d178 <_dtoa_r+0x308>)
 800cf0c:	9300      	str	r3, [sp, #0]
 800cf0e:	3308      	adds	r3, #8
 800cf10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cf12:	6013      	str	r3, [r2, #0]
 800cf14:	9800      	ldr	r0, [sp, #0]
 800cf16:	b015      	add	sp, #84	; 0x54
 800cf18:	ecbd 8b02 	vpop	{d8}
 800cf1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf20:	4b94      	ldr	r3, [pc, #592]	; (800d174 <_dtoa_r+0x304>)
 800cf22:	9300      	str	r3, [sp, #0]
 800cf24:	3303      	adds	r3, #3
 800cf26:	e7f3      	b.n	800cf10 <_dtoa_r+0xa0>
 800cf28:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	ec51 0b17 	vmov	r0, r1, d7
 800cf32:	2300      	movs	r3, #0
 800cf34:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800cf38:	f7f3 fdc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf3c:	4680      	mov	r8, r0
 800cf3e:	b158      	cbz	r0, 800cf58 <_dtoa_r+0xe8>
 800cf40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cf42:	2301      	movs	r3, #1
 800cf44:	6013      	str	r3, [r2, #0]
 800cf46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	f000 8551 	beq.w	800d9f0 <_dtoa_r+0xb80>
 800cf4e:	488b      	ldr	r0, [pc, #556]	; (800d17c <_dtoa_r+0x30c>)
 800cf50:	6018      	str	r0, [r3, #0]
 800cf52:	1e43      	subs	r3, r0, #1
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	e7dd      	b.n	800cf14 <_dtoa_r+0xa4>
 800cf58:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800cf5c:	aa12      	add	r2, sp, #72	; 0x48
 800cf5e:	a913      	add	r1, sp, #76	; 0x4c
 800cf60:	4620      	mov	r0, r4
 800cf62:	f001 f89f 	bl	800e0a4 <__d2b>
 800cf66:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf6a:	4683      	mov	fp, r0
 800cf6c:	2d00      	cmp	r5, #0
 800cf6e:	d07c      	beq.n	800d06a <_dtoa_r+0x1fa>
 800cf70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf72:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800cf76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf7a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800cf7e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cf82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cf86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cf8a:	4b7d      	ldr	r3, [pc, #500]	; (800d180 <_dtoa_r+0x310>)
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	4630      	mov	r0, r6
 800cf90:	4639      	mov	r1, r7
 800cf92:	f7f3 f979 	bl	8000288 <__aeabi_dsub>
 800cf96:	a36e      	add	r3, pc, #440	; (adr r3, 800d150 <_dtoa_r+0x2e0>)
 800cf98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9c:	f7f3 fb2c 	bl	80005f8 <__aeabi_dmul>
 800cfa0:	a36d      	add	r3, pc, #436	; (adr r3, 800d158 <_dtoa_r+0x2e8>)
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	f7f3 f971 	bl	800028c <__adddf3>
 800cfaa:	4606      	mov	r6, r0
 800cfac:	4628      	mov	r0, r5
 800cfae:	460f      	mov	r7, r1
 800cfb0:	f7f3 fab8 	bl	8000524 <__aeabi_i2d>
 800cfb4:	a36a      	add	r3, pc, #424	; (adr r3, 800d160 <_dtoa_r+0x2f0>)
 800cfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfba:	f7f3 fb1d 	bl	80005f8 <__aeabi_dmul>
 800cfbe:	4602      	mov	r2, r0
 800cfc0:	460b      	mov	r3, r1
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	4639      	mov	r1, r7
 800cfc6:	f7f3 f961 	bl	800028c <__adddf3>
 800cfca:	4606      	mov	r6, r0
 800cfcc:	460f      	mov	r7, r1
 800cfce:	f7f3 fdc3 	bl	8000b58 <__aeabi_d2iz>
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	4682      	mov	sl, r0
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	4630      	mov	r0, r6
 800cfda:	4639      	mov	r1, r7
 800cfdc:	f7f3 fd7e 	bl	8000adc <__aeabi_dcmplt>
 800cfe0:	b148      	cbz	r0, 800cff6 <_dtoa_r+0x186>
 800cfe2:	4650      	mov	r0, sl
 800cfe4:	f7f3 fa9e 	bl	8000524 <__aeabi_i2d>
 800cfe8:	4632      	mov	r2, r6
 800cfea:	463b      	mov	r3, r7
 800cfec:	f7f3 fd6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800cff0:	b908      	cbnz	r0, 800cff6 <_dtoa_r+0x186>
 800cff2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cff6:	f1ba 0f16 	cmp.w	sl, #22
 800cffa:	d854      	bhi.n	800d0a6 <_dtoa_r+0x236>
 800cffc:	4b61      	ldr	r3, [pc, #388]	; (800d184 <_dtoa_r+0x314>)
 800cffe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d006:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d00a:	f7f3 fd67 	bl	8000adc <__aeabi_dcmplt>
 800d00e:	2800      	cmp	r0, #0
 800d010:	d04b      	beq.n	800d0aa <_dtoa_r+0x23a>
 800d012:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d016:	2300      	movs	r3, #0
 800d018:	930e      	str	r3, [sp, #56]	; 0x38
 800d01a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d01c:	1b5d      	subs	r5, r3, r5
 800d01e:	1e6b      	subs	r3, r5, #1
 800d020:	9304      	str	r3, [sp, #16]
 800d022:	bf43      	ittte	mi
 800d024:	2300      	movmi	r3, #0
 800d026:	f1c5 0801 	rsbmi	r8, r5, #1
 800d02a:	9304      	strmi	r3, [sp, #16]
 800d02c:	f04f 0800 	movpl.w	r8, #0
 800d030:	f1ba 0f00 	cmp.w	sl, #0
 800d034:	db3b      	blt.n	800d0ae <_dtoa_r+0x23e>
 800d036:	9b04      	ldr	r3, [sp, #16]
 800d038:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800d03c:	4453      	add	r3, sl
 800d03e:	9304      	str	r3, [sp, #16]
 800d040:	2300      	movs	r3, #0
 800d042:	9306      	str	r3, [sp, #24]
 800d044:	9b05      	ldr	r3, [sp, #20]
 800d046:	2b09      	cmp	r3, #9
 800d048:	d869      	bhi.n	800d11e <_dtoa_r+0x2ae>
 800d04a:	2b05      	cmp	r3, #5
 800d04c:	bfc4      	itt	gt
 800d04e:	3b04      	subgt	r3, #4
 800d050:	9305      	strgt	r3, [sp, #20]
 800d052:	9b05      	ldr	r3, [sp, #20]
 800d054:	f1a3 0302 	sub.w	r3, r3, #2
 800d058:	bfcc      	ite	gt
 800d05a:	2500      	movgt	r5, #0
 800d05c:	2501      	movle	r5, #1
 800d05e:	2b03      	cmp	r3, #3
 800d060:	d869      	bhi.n	800d136 <_dtoa_r+0x2c6>
 800d062:	e8df f003 	tbb	[pc, r3]
 800d066:	4e2c      	.short	0x4e2c
 800d068:	5a4c      	.short	0x5a4c
 800d06a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d06e:	441d      	add	r5, r3
 800d070:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d074:	2b20      	cmp	r3, #32
 800d076:	bfc1      	itttt	gt
 800d078:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d07c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d080:	fa09 f303 	lslgt.w	r3, r9, r3
 800d084:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d088:	bfda      	itte	le
 800d08a:	f1c3 0320 	rsble	r3, r3, #32
 800d08e:	fa06 f003 	lslle.w	r0, r6, r3
 800d092:	4318      	orrgt	r0, r3
 800d094:	f7f3 fa36 	bl	8000504 <__aeabi_ui2d>
 800d098:	2301      	movs	r3, #1
 800d09a:	4606      	mov	r6, r0
 800d09c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d0a0:	3d01      	subs	r5, #1
 800d0a2:	9310      	str	r3, [sp, #64]	; 0x40
 800d0a4:	e771      	b.n	800cf8a <_dtoa_r+0x11a>
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	e7b6      	b.n	800d018 <_dtoa_r+0x1a8>
 800d0aa:	900e      	str	r0, [sp, #56]	; 0x38
 800d0ac:	e7b5      	b.n	800d01a <_dtoa_r+0x1aa>
 800d0ae:	f1ca 0300 	rsb	r3, sl, #0
 800d0b2:	9306      	str	r3, [sp, #24]
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	eba8 080a 	sub.w	r8, r8, sl
 800d0ba:	930d      	str	r3, [sp, #52]	; 0x34
 800d0bc:	e7c2      	b.n	800d044 <_dtoa_r+0x1d4>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	9308      	str	r3, [sp, #32]
 800d0c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	dc39      	bgt.n	800d13c <_dtoa_r+0x2cc>
 800d0c8:	f04f 0901 	mov.w	r9, #1
 800d0cc:	f8cd 9004 	str.w	r9, [sp, #4]
 800d0d0:	464b      	mov	r3, r9
 800d0d2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d0d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d0d8:	2200      	movs	r2, #0
 800d0da:	6042      	str	r2, [r0, #4]
 800d0dc:	2204      	movs	r2, #4
 800d0de:	f102 0614 	add.w	r6, r2, #20
 800d0e2:	429e      	cmp	r6, r3
 800d0e4:	6841      	ldr	r1, [r0, #4]
 800d0e6:	d92f      	bls.n	800d148 <_dtoa_r+0x2d8>
 800d0e8:	4620      	mov	r0, r4
 800d0ea:	f000 fcb9 	bl	800da60 <_Balloc>
 800d0ee:	9000      	str	r0, [sp, #0]
 800d0f0:	2800      	cmp	r0, #0
 800d0f2:	d14b      	bne.n	800d18c <_dtoa_r+0x31c>
 800d0f4:	4b24      	ldr	r3, [pc, #144]	; (800d188 <_dtoa_r+0x318>)
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d0fc:	e6d1      	b.n	800cea2 <_dtoa_r+0x32>
 800d0fe:	2301      	movs	r3, #1
 800d100:	e7de      	b.n	800d0c0 <_dtoa_r+0x250>
 800d102:	2300      	movs	r3, #0
 800d104:	9308      	str	r3, [sp, #32]
 800d106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d108:	eb0a 0903 	add.w	r9, sl, r3
 800d10c:	f109 0301 	add.w	r3, r9, #1
 800d110:	2b01      	cmp	r3, #1
 800d112:	9301      	str	r3, [sp, #4]
 800d114:	bfb8      	it	lt
 800d116:	2301      	movlt	r3, #1
 800d118:	e7dd      	b.n	800d0d6 <_dtoa_r+0x266>
 800d11a:	2301      	movs	r3, #1
 800d11c:	e7f2      	b.n	800d104 <_dtoa_r+0x294>
 800d11e:	2501      	movs	r5, #1
 800d120:	2300      	movs	r3, #0
 800d122:	9305      	str	r3, [sp, #20]
 800d124:	9508      	str	r5, [sp, #32]
 800d126:	f04f 39ff 	mov.w	r9, #4294967295
 800d12a:	2200      	movs	r2, #0
 800d12c:	f8cd 9004 	str.w	r9, [sp, #4]
 800d130:	2312      	movs	r3, #18
 800d132:	9209      	str	r2, [sp, #36]	; 0x24
 800d134:	e7cf      	b.n	800d0d6 <_dtoa_r+0x266>
 800d136:	2301      	movs	r3, #1
 800d138:	9308      	str	r3, [sp, #32]
 800d13a:	e7f4      	b.n	800d126 <_dtoa_r+0x2b6>
 800d13c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d140:	f8cd 9004 	str.w	r9, [sp, #4]
 800d144:	464b      	mov	r3, r9
 800d146:	e7c6      	b.n	800d0d6 <_dtoa_r+0x266>
 800d148:	3101      	adds	r1, #1
 800d14a:	6041      	str	r1, [r0, #4]
 800d14c:	0052      	lsls	r2, r2, #1
 800d14e:	e7c6      	b.n	800d0de <_dtoa_r+0x26e>
 800d150:	636f4361 	.word	0x636f4361
 800d154:	3fd287a7 	.word	0x3fd287a7
 800d158:	8b60c8b3 	.word	0x8b60c8b3
 800d15c:	3fc68a28 	.word	0x3fc68a28
 800d160:	509f79fb 	.word	0x509f79fb
 800d164:	3fd34413 	.word	0x3fd34413
 800d168:	0800fbc5 	.word	0x0800fbc5
 800d16c:	0800fbdc 	.word	0x0800fbdc
 800d170:	7ff00000 	.word	0x7ff00000
 800d174:	0800fbc1 	.word	0x0800fbc1
 800d178:	0800fbb8 	.word	0x0800fbb8
 800d17c:	0800fb95 	.word	0x0800fb95
 800d180:	3ff80000 	.word	0x3ff80000
 800d184:	0800fcd8 	.word	0x0800fcd8
 800d188:	0800fc3b 	.word	0x0800fc3b
 800d18c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d18e:	9a00      	ldr	r2, [sp, #0]
 800d190:	601a      	str	r2, [r3, #0]
 800d192:	9b01      	ldr	r3, [sp, #4]
 800d194:	2b0e      	cmp	r3, #14
 800d196:	f200 80ad 	bhi.w	800d2f4 <_dtoa_r+0x484>
 800d19a:	2d00      	cmp	r5, #0
 800d19c:	f000 80aa 	beq.w	800d2f4 <_dtoa_r+0x484>
 800d1a0:	f1ba 0f00 	cmp.w	sl, #0
 800d1a4:	dd36      	ble.n	800d214 <_dtoa_r+0x3a4>
 800d1a6:	4ac3      	ldr	r2, [pc, #780]	; (800d4b4 <_dtoa_r+0x644>)
 800d1a8:	f00a 030f 	and.w	r3, sl, #15
 800d1ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d1b0:	ed93 7b00 	vldr	d7, [r3]
 800d1b4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d1b8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800d1bc:	eeb0 8a47 	vmov.f32	s16, s14
 800d1c0:	eef0 8a67 	vmov.f32	s17, s15
 800d1c4:	d016      	beq.n	800d1f4 <_dtoa_r+0x384>
 800d1c6:	4bbc      	ldr	r3, [pc, #752]	; (800d4b8 <_dtoa_r+0x648>)
 800d1c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d1cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d1d0:	f7f3 fb3c 	bl	800084c <__aeabi_ddiv>
 800d1d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1d8:	f007 070f 	and.w	r7, r7, #15
 800d1dc:	2503      	movs	r5, #3
 800d1de:	4eb6      	ldr	r6, [pc, #728]	; (800d4b8 <_dtoa_r+0x648>)
 800d1e0:	b957      	cbnz	r7, 800d1f8 <_dtoa_r+0x388>
 800d1e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1e6:	ec53 2b18 	vmov	r2, r3, d8
 800d1ea:	f7f3 fb2f 	bl	800084c <__aeabi_ddiv>
 800d1ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1f2:	e029      	b.n	800d248 <_dtoa_r+0x3d8>
 800d1f4:	2502      	movs	r5, #2
 800d1f6:	e7f2      	b.n	800d1de <_dtoa_r+0x36e>
 800d1f8:	07f9      	lsls	r1, r7, #31
 800d1fa:	d508      	bpl.n	800d20e <_dtoa_r+0x39e>
 800d1fc:	ec51 0b18 	vmov	r0, r1, d8
 800d200:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d204:	f7f3 f9f8 	bl	80005f8 <__aeabi_dmul>
 800d208:	ec41 0b18 	vmov	d8, r0, r1
 800d20c:	3501      	adds	r5, #1
 800d20e:	107f      	asrs	r7, r7, #1
 800d210:	3608      	adds	r6, #8
 800d212:	e7e5      	b.n	800d1e0 <_dtoa_r+0x370>
 800d214:	f000 80a6 	beq.w	800d364 <_dtoa_r+0x4f4>
 800d218:	f1ca 0600 	rsb	r6, sl, #0
 800d21c:	4ba5      	ldr	r3, [pc, #660]	; (800d4b4 <_dtoa_r+0x644>)
 800d21e:	4fa6      	ldr	r7, [pc, #664]	; (800d4b8 <_dtoa_r+0x648>)
 800d220:	f006 020f 	and.w	r2, r6, #15
 800d224:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d230:	f7f3 f9e2 	bl	80005f8 <__aeabi_dmul>
 800d234:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d238:	1136      	asrs	r6, r6, #4
 800d23a:	2300      	movs	r3, #0
 800d23c:	2502      	movs	r5, #2
 800d23e:	2e00      	cmp	r6, #0
 800d240:	f040 8085 	bne.w	800d34e <_dtoa_r+0x4de>
 800d244:	2b00      	cmp	r3, #0
 800d246:	d1d2      	bne.n	800d1ee <_dtoa_r+0x37e>
 800d248:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	f000 808c 	beq.w	800d368 <_dtoa_r+0x4f8>
 800d250:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d254:	4b99      	ldr	r3, [pc, #612]	; (800d4bc <_dtoa_r+0x64c>)
 800d256:	2200      	movs	r2, #0
 800d258:	4630      	mov	r0, r6
 800d25a:	4639      	mov	r1, r7
 800d25c:	f7f3 fc3e 	bl	8000adc <__aeabi_dcmplt>
 800d260:	2800      	cmp	r0, #0
 800d262:	f000 8081 	beq.w	800d368 <_dtoa_r+0x4f8>
 800d266:	9b01      	ldr	r3, [sp, #4]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d07d      	beq.n	800d368 <_dtoa_r+0x4f8>
 800d26c:	f1b9 0f00 	cmp.w	r9, #0
 800d270:	dd3c      	ble.n	800d2ec <_dtoa_r+0x47c>
 800d272:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d276:	9307      	str	r3, [sp, #28]
 800d278:	2200      	movs	r2, #0
 800d27a:	4b91      	ldr	r3, [pc, #580]	; (800d4c0 <_dtoa_r+0x650>)
 800d27c:	4630      	mov	r0, r6
 800d27e:	4639      	mov	r1, r7
 800d280:	f7f3 f9ba 	bl	80005f8 <__aeabi_dmul>
 800d284:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d288:	3501      	adds	r5, #1
 800d28a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d28e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d292:	4628      	mov	r0, r5
 800d294:	f7f3 f946 	bl	8000524 <__aeabi_i2d>
 800d298:	4632      	mov	r2, r6
 800d29a:	463b      	mov	r3, r7
 800d29c:	f7f3 f9ac 	bl	80005f8 <__aeabi_dmul>
 800d2a0:	4b88      	ldr	r3, [pc, #544]	; (800d4c4 <_dtoa_r+0x654>)
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	f7f2 fff2 	bl	800028c <__adddf3>
 800d2a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d2ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d2b0:	9303      	str	r3, [sp, #12]
 800d2b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d15c      	bne.n	800d372 <_dtoa_r+0x502>
 800d2b8:	4b83      	ldr	r3, [pc, #524]	; (800d4c8 <_dtoa_r+0x658>)
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	4630      	mov	r0, r6
 800d2be:	4639      	mov	r1, r7
 800d2c0:	f7f2 ffe2 	bl	8000288 <__aeabi_dsub>
 800d2c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2c8:	4606      	mov	r6, r0
 800d2ca:	460f      	mov	r7, r1
 800d2cc:	f7f3 fc24 	bl	8000b18 <__aeabi_dcmpgt>
 800d2d0:	2800      	cmp	r0, #0
 800d2d2:	f040 8296 	bne.w	800d802 <_dtoa_r+0x992>
 800d2d6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d2da:	4630      	mov	r0, r6
 800d2dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d2e0:	4639      	mov	r1, r7
 800d2e2:	f7f3 fbfb 	bl	8000adc <__aeabi_dcmplt>
 800d2e6:	2800      	cmp	r0, #0
 800d2e8:	f040 8288 	bne.w	800d7fc <_dtoa_r+0x98c>
 800d2ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d2f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d2f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	f2c0 8158 	blt.w	800d5ac <_dtoa_r+0x73c>
 800d2fc:	f1ba 0f0e 	cmp.w	sl, #14
 800d300:	f300 8154 	bgt.w	800d5ac <_dtoa_r+0x73c>
 800d304:	4b6b      	ldr	r3, [pc, #428]	; (800d4b4 <_dtoa_r+0x644>)
 800d306:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d30a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d310:	2b00      	cmp	r3, #0
 800d312:	f280 80e3 	bge.w	800d4dc <_dtoa_r+0x66c>
 800d316:	9b01      	ldr	r3, [sp, #4]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	f300 80df 	bgt.w	800d4dc <_dtoa_r+0x66c>
 800d31e:	f040 826d 	bne.w	800d7fc <_dtoa_r+0x98c>
 800d322:	4b69      	ldr	r3, [pc, #420]	; (800d4c8 <_dtoa_r+0x658>)
 800d324:	2200      	movs	r2, #0
 800d326:	4640      	mov	r0, r8
 800d328:	4649      	mov	r1, r9
 800d32a:	f7f3 f965 	bl	80005f8 <__aeabi_dmul>
 800d32e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d332:	f7f3 fbe7 	bl	8000b04 <__aeabi_dcmpge>
 800d336:	9e01      	ldr	r6, [sp, #4]
 800d338:	4637      	mov	r7, r6
 800d33a:	2800      	cmp	r0, #0
 800d33c:	f040 8243 	bne.w	800d7c6 <_dtoa_r+0x956>
 800d340:	9d00      	ldr	r5, [sp, #0]
 800d342:	2331      	movs	r3, #49	; 0x31
 800d344:	f805 3b01 	strb.w	r3, [r5], #1
 800d348:	f10a 0a01 	add.w	sl, sl, #1
 800d34c:	e23f      	b.n	800d7ce <_dtoa_r+0x95e>
 800d34e:	07f2      	lsls	r2, r6, #31
 800d350:	d505      	bpl.n	800d35e <_dtoa_r+0x4ee>
 800d352:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d356:	f7f3 f94f 	bl	80005f8 <__aeabi_dmul>
 800d35a:	3501      	adds	r5, #1
 800d35c:	2301      	movs	r3, #1
 800d35e:	1076      	asrs	r6, r6, #1
 800d360:	3708      	adds	r7, #8
 800d362:	e76c      	b.n	800d23e <_dtoa_r+0x3ce>
 800d364:	2502      	movs	r5, #2
 800d366:	e76f      	b.n	800d248 <_dtoa_r+0x3d8>
 800d368:	9b01      	ldr	r3, [sp, #4]
 800d36a:	f8cd a01c 	str.w	sl, [sp, #28]
 800d36e:	930c      	str	r3, [sp, #48]	; 0x30
 800d370:	e78d      	b.n	800d28e <_dtoa_r+0x41e>
 800d372:	9900      	ldr	r1, [sp, #0]
 800d374:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d378:	4b4e      	ldr	r3, [pc, #312]	; (800d4b4 <_dtoa_r+0x644>)
 800d37a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d37e:	4401      	add	r1, r0
 800d380:	9102      	str	r1, [sp, #8]
 800d382:	9908      	ldr	r1, [sp, #32]
 800d384:	eeb0 8a47 	vmov.f32	s16, s14
 800d388:	eef0 8a67 	vmov.f32	s17, s15
 800d38c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d390:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d394:	2900      	cmp	r1, #0
 800d396:	d045      	beq.n	800d424 <_dtoa_r+0x5b4>
 800d398:	494c      	ldr	r1, [pc, #304]	; (800d4cc <_dtoa_r+0x65c>)
 800d39a:	2000      	movs	r0, #0
 800d39c:	f7f3 fa56 	bl	800084c <__aeabi_ddiv>
 800d3a0:	ec53 2b18 	vmov	r2, r3, d8
 800d3a4:	f7f2 ff70 	bl	8000288 <__aeabi_dsub>
 800d3a8:	9d00      	ldr	r5, [sp, #0]
 800d3aa:	ec41 0b18 	vmov	d8, r0, r1
 800d3ae:	4639      	mov	r1, r7
 800d3b0:	4630      	mov	r0, r6
 800d3b2:	f7f3 fbd1 	bl	8000b58 <__aeabi_d2iz>
 800d3b6:	900c      	str	r0, [sp, #48]	; 0x30
 800d3b8:	f7f3 f8b4 	bl	8000524 <__aeabi_i2d>
 800d3bc:	4602      	mov	r2, r0
 800d3be:	460b      	mov	r3, r1
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	4639      	mov	r1, r7
 800d3c4:	f7f2 ff60 	bl	8000288 <__aeabi_dsub>
 800d3c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3ca:	3330      	adds	r3, #48	; 0x30
 800d3cc:	f805 3b01 	strb.w	r3, [r5], #1
 800d3d0:	ec53 2b18 	vmov	r2, r3, d8
 800d3d4:	4606      	mov	r6, r0
 800d3d6:	460f      	mov	r7, r1
 800d3d8:	f7f3 fb80 	bl	8000adc <__aeabi_dcmplt>
 800d3dc:	2800      	cmp	r0, #0
 800d3de:	d165      	bne.n	800d4ac <_dtoa_r+0x63c>
 800d3e0:	4632      	mov	r2, r6
 800d3e2:	463b      	mov	r3, r7
 800d3e4:	4935      	ldr	r1, [pc, #212]	; (800d4bc <_dtoa_r+0x64c>)
 800d3e6:	2000      	movs	r0, #0
 800d3e8:	f7f2 ff4e 	bl	8000288 <__aeabi_dsub>
 800d3ec:	ec53 2b18 	vmov	r2, r3, d8
 800d3f0:	f7f3 fb74 	bl	8000adc <__aeabi_dcmplt>
 800d3f4:	2800      	cmp	r0, #0
 800d3f6:	f040 80b9 	bne.w	800d56c <_dtoa_r+0x6fc>
 800d3fa:	9b02      	ldr	r3, [sp, #8]
 800d3fc:	429d      	cmp	r5, r3
 800d3fe:	f43f af75 	beq.w	800d2ec <_dtoa_r+0x47c>
 800d402:	4b2f      	ldr	r3, [pc, #188]	; (800d4c0 <_dtoa_r+0x650>)
 800d404:	ec51 0b18 	vmov	r0, r1, d8
 800d408:	2200      	movs	r2, #0
 800d40a:	f7f3 f8f5 	bl	80005f8 <__aeabi_dmul>
 800d40e:	4b2c      	ldr	r3, [pc, #176]	; (800d4c0 <_dtoa_r+0x650>)
 800d410:	ec41 0b18 	vmov	d8, r0, r1
 800d414:	2200      	movs	r2, #0
 800d416:	4630      	mov	r0, r6
 800d418:	4639      	mov	r1, r7
 800d41a:	f7f3 f8ed 	bl	80005f8 <__aeabi_dmul>
 800d41e:	4606      	mov	r6, r0
 800d420:	460f      	mov	r7, r1
 800d422:	e7c4      	b.n	800d3ae <_dtoa_r+0x53e>
 800d424:	ec51 0b17 	vmov	r0, r1, d7
 800d428:	f7f3 f8e6 	bl	80005f8 <__aeabi_dmul>
 800d42c:	9b02      	ldr	r3, [sp, #8]
 800d42e:	9d00      	ldr	r5, [sp, #0]
 800d430:	930c      	str	r3, [sp, #48]	; 0x30
 800d432:	ec41 0b18 	vmov	d8, r0, r1
 800d436:	4639      	mov	r1, r7
 800d438:	4630      	mov	r0, r6
 800d43a:	f7f3 fb8d 	bl	8000b58 <__aeabi_d2iz>
 800d43e:	9011      	str	r0, [sp, #68]	; 0x44
 800d440:	f7f3 f870 	bl	8000524 <__aeabi_i2d>
 800d444:	4602      	mov	r2, r0
 800d446:	460b      	mov	r3, r1
 800d448:	4630      	mov	r0, r6
 800d44a:	4639      	mov	r1, r7
 800d44c:	f7f2 ff1c 	bl	8000288 <__aeabi_dsub>
 800d450:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d452:	3330      	adds	r3, #48	; 0x30
 800d454:	f805 3b01 	strb.w	r3, [r5], #1
 800d458:	9b02      	ldr	r3, [sp, #8]
 800d45a:	429d      	cmp	r5, r3
 800d45c:	4606      	mov	r6, r0
 800d45e:	460f      	mov	r7, r1
 800d460:	f04f 0200 	mov.w	r2, #0
 800d464:	d134      	bne.n	800d4d0 <_dtoa_r+0x660>
 800d466:	4b19      	ldr	r3, [pc, #100]	; (800d4cc <_dtoa_r+0x65c>)
 800d468:	ec51 0b18 	vmov	r0, r1, d8
 800d46c:	f7f2 ff0e 	bl	800028c <__adddf3>
 800d470:	4602      	mov	r2, r0
 800d472:	460b      	mov	r3, r1
 800d474:	4630      	mov	r0, r6
 800d476:	4639      	mov	r1, r7
 800d478:	f7f3 fb4e 	bl	8000b18 <__aeabi_dcmpgt>
 800d47c:	2800      	cmp	r0, #0
 800d47e:	d175      	bne.n	800d56c <_dtoa_r+0x6fc>
 800d480:	ec53 2b18 	vmov	r2, r3, d8
 800d484:	4911      	ldr	r1, [pc, #68]	; (800d4cc <_dtoa_r+0x65c>)
 800d486:	2000      	movs	r0, #0
 800d488:	f7f2 fefe 	bl	8000288 <__aeabi_dsub>
 800d48c:	4602      	mov	r2, r0
 800d48e:	460b      	mov	r3, r1
 800d490:	4630      	mov	r0, r6
 800d492:	4639      	mov	r1, r7
 800d494:	f7f3 fb22 	bl	8000adc <__aeabi_dcmplt>
 800d498:	2800      	cmp	r0, #0
 800d49a:	f43f af27 	beq.w	800d2ec <_dtoa_r+0x47c>
 800d49e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d4a0:	1e6b      	subs	r3, r5, #1
 800d4a2:	930c      	str	r3, [sp, #48]	; 0x30
 800d4a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d4a8:	2b30      	cmp	r3, #48	; 0x30
 800d4aa:	d0f8      	beq.n	800d49e <_dtoa_r+0x62e>
 800d4ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d4b0:	e04a      	b.n	800d548 <_dtoa_r+0x6d8>
 800d4b2:	bf00      	nop
 800d4b4:	0800fcd8 	.word	0x0800fcd8
 800d4b8:	0800fcb0 	.word	0x0800fcb0
 800d4bc:	3ff00000 	.word	0x3ff00000
 800d4c0:	40240000 	.word	0x40240000
 800d4c4:	401c0000 	.word	0x401c0000
 800d4c8:	40140000 	.word	0x40140000
 800d4cc:	3fe00000 	.word	0x3fe00000
 800d4d0:	4baf      	ldr	r3, [pc, #700]	; (800d790 <_dtoa_r+0x920>)
 800d4d2:	f7f3 f891 	bl	80005f8 <__aeabi_dmul>
 800d4d6:	4606      	mov	r6, r0
 800d4d8:	460f      	mov	r7, r1
 800d4da:	e7ac      	b.n	800d436 <_dtoa_r+0x5c6>
 800d4dc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d4e0:	9d00      	ldr	r5, [sp, #0]
 800d4e2:	4642      	mov	r2, r8
 800d4e4:	464b      	mov	r3, r9
 800d4e6:	4630      	mov	r0, r6
 800d4e8:	4639      	mov	r1, r7
 800d4ea:	f7f3 f9af 	bl	800084c <__aeabi_ddiv>
 800d4ee:	f7f3 fb33 	bl	8000b58 <__aeabi_d2iz>
 800d4f2:	9002      	str	r0, [sp, #8]
 800d4f4:	f7f3 f816 	bl	8000524 <__aeabi_i2d>
 800d4f8:	4642      	mov	r2, r8
 800d4fa:	464b      	mov	r3, r9
 800d4fc:	f7f3 f87c 	bl	80005f8 <__aeabi_dmul>
 800d500:	4602      	mov	r2, r0
 800d502:	460b      	mov	r3, r1
 800d504:	4630      	mov	r0, r6
 800d506:	4639      	mov	r1, r7
 800d508:	f7f2 febe 	bl	8000288 <__aeabi_dsub>
 800d50c:	9e02      	ldr	r6, [sp, #8]
 800d50e:	9f01      	ldr	r7, [sp, #4]
 800d510:	3630      	adds	r6, #48	; 0x30
 800d512:	f805 6b01 	strb.w	r6, [r5], #1
 800d516:	9e00      	ldr	r6, [sp, #0]
 800d518:	1bae      	subs	r6, r5, r6
 800d51a:	42b7      	cmp	r7, r6
 800d51c:	4602      	mov	r2, r0
 800d51e:	460b      	mov	r3, r1
 800d520:	d137      	bne.n	800d592 <_dtoa_r+0x722>
 800d522:	f7f2 feb3 	bl	800028c <__adddf3>
 800d526:	4642      	mov	r2, r8
 800d528:	464b      	mov	r3, r9
 800d52a:	4606      	mov	r6, r0
 800d52c:	460f      	mov	r7, r1
 800d52e:	f7f3 faf3 	bl	8000b18 <__aeabi_dcmpgt>
 800d532:	b9c8      	cbnz	r0, 800d568 <_dtoa_r+0x6f8>
 800d534:	4642      	mov	r2, r8
 800d536:	464b      	mov	r3, r9
 800d538:	4630      	mov	r0, r6
 800d53a:	4639      	mov	r1, r7
 800d53c:	f7f3 fac4 	bl	8000ac8 <__aeabi_dcmpeq>
 800d540:	b110      	cbz	r0, 800d548 <_dtoa_r+0x6d8>
 800d542:	9b02      	ldr	r3, [sp, #8]
 800d544:	07d9      	lsls	r1, r3, #31
 800d546:	d40f      	bmi.n	800d568 <_dtoa_r+0x6f8>
 800d548:	4620      	mov	r0, r4
 800d54a:	4659      	mov	r1, fp
 800d54c:	f000 fac8 	bl	800dae0 <_Bfree>
 800d550:	2300      	movs	r3, #0
 800d552:	702b      	strb	r3, [r5, #0]
 800d554:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d556:	f10a 0001 	add.w	r0, sl, #1
 800d55a:	6018      	str	r0, [r3, #0]
 800d55c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d55e:	2b00      	cmp	r3, #0
 800d560:	f43f acd8 	beq.w	800cf14 <_dtoa_r+0xa4>
 800d564:	601d      	str	r5, [r3, #0]
 800d566:	e4d5      	b.n	800cf14 <_dtoa_r+0xa4>
 800d568:	f8cd a01c 	str.w	sl, [sp, #28]
 800d56c:	462b      	mov	r3, r5
 800d56e:	461d      	mov	r5, r3
 800d570:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d574:	2a39      	cmp	r2, #57	; 0x39
 800d576:	d108      	bne.n	800d58a <_dtoa_r+0x71a>
 800d578:	9a00      	ldr	r2, [sp, #0]
 800d57a:	429a      	cmp	r2, r3
 800d57c:	d1f7      	bne.n	800d56e <_dtoa_r+0x6fe>
 800d57e:	9a07      	ldr	r2, [sp, #28]
 800d580:	9900      	ldr	r1, [sp, #0]
 800d582:	3201      	adds	r2, #1
 800d584:	9207      	str	r2, [sp, #28]
 800d586:	2230      	movs	r2, #48	; 0x30
 800d588:	700a      	strb	r2, [r1, #0]
 800d58a:	781a      	ldrb	r2, [r3, #0]
 800d58c:	3201      	adds	r2, #1
 800d58e:	701a      	strb	r2, [r3, #0]
 800d590:	e78c      	b.n	800d4ac <_dtoa_r+0x63c>
 800d592:	4b7f      	ldr	r3, [pc, #508]	; (800d790 <_dtoa_r+0x920>)
 800d594:	2200      	movs	r2, #0
 800d596:	f7f3 f82f 	bl	80005f8 <__aeabi_dmul>
 800d59a:	2200      	movs	r2, #0
 800d59c:	2300      	movs	r3, #0
 800d59e:	4606      	mov	r6, r0
 800d5a0:	460f      	mov	r7, r1
 800d5a2:	f7f3 fa91 	bl	8000ac8 <__aeabi_dcmpeq>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	d09b      	beq.n	800d4e2 <_dtoa_r+0x672>
 800d5aa:	e7cd      	b.n	800d548 <_dtoa_r+0x6d8>
 800d5ac:	9a08      	ldr	r2, [sp, #32]
 800d5ae:	2a00      	cmp	r2, #0
 800d5b0:	f000 80c4 	beq.w	800d73c <_dtoa_r+0x8cc>
 800d5b4:	9a05      	ldr	r2, [sp, #20]
 800d5b6:	2a01      	cmp	r2, #1
 800d5b8:	f300 80a8 	bgt.w	800d70c <_dtoa_r+0x89c>
 800d5bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d5be:	2a00      	cmp	r2, #0
 800d5c0:	f000 80a0 	beq.w	800d704 <_dtoa_r+0x894>
 800d5c4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d5c8:	9e06      	ldr	r6, [sp, #24]
 800d5ca:	4645      	mov	r5, r8
 800d5cc:	9a04      	ldr	r2, [sp, #16]
 800d5ce:	2101      	movs	r1, #1
 800d5d0:	441a      	add	r2, r3
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	4498      	add	r8, r3
 800d5d6:	9204      	str	r2, [sp, #16]
 800d5d8:	f000 fb3e 	bl	800dc58 <__i2b>
 800d5dc:	4607      	mov	r7, r0
 800d5de:	2d00      	cmp	r5, #0
 800d5e0:	dd0b      	ble.n	800d5fa <_dtoa_r+0x78a>
 800d5e2:	9b04      	ldr	r3, [sp, #16]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	dd08      	ble.n	800d5fa <_dtoa_r+0x78a>
 800d5e8:	42ab      	cmp	r3, r5
 800d5ea:	9a04      	ldr	r2, [sp, #16]
 800d5ec:	bfa8      	it	ge
 800d5ee:	462b      	movge	r3, r5
 800d5f0:	eba8 0803 	sub.w	r8, r8, r3
 800d5f4:	1aed      	subs	r5, r5, r3
 800d5f6:	1ad3      	subs	r3, r2, r3
 800d5f8:	9304      	str	r3, [sp, #16]
 800d5fa:	9b06      	ldr	r3, [sp, #24]
 800d5fc:	b1fb      	cbz	r3, 800d63e <_dtoa_r+0x7ce>
 800d5fe:	9b08      	ldr	r3, [sp, #32]
 800d600:	2b00      	cmp	r3, #0
 800d602:	f000 809f 	beq.w	800d744 <_dtoa_r+0x8d4>
 800d606:	2e00      	cmp	r6, #0
 800d608:	dd11      	ble.n	800d62e <_dtoa_r+0x7be>
 800d60a:	4639      	mov	r1, r7
 800d60c:	4632      	mov	r2, r6
 800d60e:	4620      	mov	r0, r4
 800d610:	f000 fbde 	bl	800ddd0 <__pow5mult>
 800d614:	465a      	mov	r2, fp
 800d616:	4601      	mov	r1, r0
 800d618:	4607      	mov	r7, r0
 800d61a:	4620      	mov	r0, r4
 800d61c:	f000 fb32 	bl	800dc84 <__multiply>
 800d620:	4659      	mov	r1, fp
 800d622:	9007      	str	r0, [sp, #28]
 800d624:	4620      	mov	r0, r4
 800d626:	f000 fa5b 	bl	800dae0 <_Bfree>
 800d62a:	9b07      	ldr	r3, [sp, #28]
 800d62c:	469b      	mov	fp, r3
 800d62e:	9b06      	ldr	r3, [sp, #24]
 800d630:	1b9a      	subs	r2, r3, r6
 800d632:	d004      	beq.n	800d63e <_dtoa_r+0x7ce>
 800d634:	4659      	mov	r1, fp
 800d636:	4620      	mov	r0, r4
 800d638:	f000 fbca 	bl	800ddd0 <__pow5mult>
 800d63c:	4683      	mov	fp, r0
 800d63e:	2101      	movs	r1, #1
 800d640:	4620      	mov	r0, r4
 800d642:	f000 fb09 	bl	800dc58 <__i2b>
 800d646:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d648:	2b00      	cmp	r3, #0
 800d64a:	4606      	mov	r6, r0
 800d64c:	dd7c      	ble.n	800d748 <_dtoa_r+0x8d8>
 800d64e:	461a      	mov	r2, r3
 800d650:	4601      	mov	r1, r0
 800d652:	4620      	mov	r0, r4
 800d654:	f000 fbbc 	bl	800ddd0 <__pow5mult>
 800d658:	9b05      	ldr	r3, [sp, #20]
 800d65a:	2b01      	cmp	r3, #1
 800d65c:	4606      	mov	r6, r0
 800d65e:	dd76      	ble.n	800d74e <_dtoa_r+0x8de>
 800d660:	2300      	movs	r3, #0
 800d662:	9306      	str	r3, [sp, #24]
 800d664:	6933      	ldr	r3, [r6, #16]
 800d666:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d66a:	6918      	ldr	r0, [r3, #16]
 800d66c:	f000 faa4 	bl	800dbb8 <__hi0bits>
 800d670:	f1c0 0020 	rsb	r0, r0, #32
 800d674:	9b04      	ldr	r3, [sp, #16]
 800d676:	4418      	add	r0, r3
 800d678:	f010 001f 	ands.w	r0, r0, #31
 800d67c:	f000 8086 	beq.w	800d78c <_dtoa_r+0x91c>
 800d680:	f1c0 0320 	rsb	r3, r0, #32
 800d684:	2b04      	cmp	r3, #4
 800d686:	dd7f      	ble.n	800d788 <_dtoa_r+0x918>
 800d688:	f1c0 001c 	rsb	r0, r0, #28
 800d68c:	9b04      	ldr	r3, [sp, #16]
 800d68e:	4403      	add	r3, r0
 800d690:	4480      	add	r8, r0
 800d692:	4405      	add	r5, r0
 800d694:	9304      	str	r3, [sp, #16]
 800d696:	f1b8 0f00 	cmp.w	r8, #0
 800d69a:	dd05      	ble.n	800d6a8 <_dtoa_r+0x838>
 800d69c:	4659      	mov	r1, fp
 800d69e:	4642      	mov	r2, r8
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f000 fbef 	bl	800de84 <__lshift>
 800d6a6:	4683      	mov	fp, r0
 800d6a8:	9b04      	ldr	r3, [sp, #16]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	dd05      	ble.n	800d6ba <_dtoa_r+0x84a>
 800d6ae:	4631      	mov	r1, r6
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	f000 fbe6 	bl	800de84 <__lshift>
 800d6b8:	4606      	mov	r6, r0
 800d6ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d069      	beq.n	800d794 <_dtoa_r+0x924>
 800d6c0:	4631      	mov	r1, r6
 800d6c2:	4658      	mov	r0, fp
 800d6c4:	f000 fc4a 	bl	800df5c <__mcmp>
 800d6c8:	2800      	cmp	r0, #0
 800d6ca:	da63      	bge.n	800d794 <_dtoa_r+0x924>
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	4659      	mov	r1, fp
 800d6d0:	220a      	movs	r2, #10
 800d6d2:	4620      	mov	r0, r4
 800d6d4:	f000 fa26 	bl	800db24 <__multadd>
 800d6d8:	9b08      	ldr	r3, [sp, #32]
 800d6da:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d6de:	4683      	mov	fp, r0
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	f000 818f 	beq.w	800da04 <_dtoa_r+0xb94>
 800d6e6:	4639      	mov	r1, r7
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	220a      	movs	r2, #10
 800d6ec:	4620      	mov	r0, r4
 800d6ee:	f000 fa19 	bl	800db24 <__multadd>
 800d6f2:	f1b9 0f00 	cmp.w	r9, #0
 800d6f6:	4607      	mov	r7, r0
 800d6f8:	f300 808e 	bgt.w	800d818 <_dtoa_r+0x9a8>
 800d6fc:	9b05      	ldr	r3, [sp, #20]
 800d6fe:	2b02      	cmp	r3, #2
 800d700:	dc50      	bgt.n	800d7a4 <_dtoa_r+0x934>
 800d702:	e089      	b.n	800d818 <_dtoa_r+0x9a8>
 800d704:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d706:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d70a:	e75d      	b.n	800d5c8 <_dtoa_r+0x758>
 800d70c:	9b01      	ldr	r3, [sp, #4]
 800d70e:	1e5e      	subs	r6, r3, #1
 800d710:	9b06      	ldr	r3, [sp, #24]
 800d712:	42b3      	cmp	r3, r6
 800d714:	bfbf      	itttt	lt
 800d716:	9b06      	ldrlt	r3, [sp, #24]
 800d718:	9606      	strlt	r6, [sp, #24]
 800d71a:	1af2      	sublt	r2, r6, r3
 800d71c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800d71e:	bfb6      	itet	lt
 800d720:	189b      	addlt	r3, r3, r2
 800d722:	1b9e      	subge	r6, r3, r6
 800d724:	930d      	strlt	r3, [sp, #52]	; 0x34
 800d726:	9b01      	ldr	r3, [sp, #4]
 800d728:	bfb8      	it	lt
 800d72a:	2600      	movlt	r6, #0
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	bfb5      	itete	lt
 800d730:	eba8 0503 	sublt.w	r5, r8, r3
 800d734:	9b01      	ldrge	r3, [sp, #4]
 800d736:	2300      	movlt	r3, #0
 800d738:	4645      	movge	r5, r8
 800d73a:	e747      	b.n	800d5cc <_dtoa_r+0x75c>
 800d73c:	9e06      	ldr	r6, [sp, #24]
 800d73e:	9f08      	ldr	r7, [sp, #32]
 800d740:	4645      	mov	r5, r8
 800d742:	e74c      	b.n	800d5de <_dtoa_r+0x76e>
 800d744:	9a06      	ldr	r2, [sp, #24]
 800d746:	e775      	b.n	800d634 <_dtoa_r+0x7c4>
 800d748:	9b05      	ldr	r3, [sp, #20]
 800d74a:	2b01      	cmp	r3, #1
 800d74c:	dc18      	bgt.n	800d780 <_dtoa_r+0x910>
 800d74e:	9b02      	ldr	r3, [sp, #8]
 800d750:	b9b3      	cbnz	r3, 800d780 <_dtoa_r+0x910>
 800d752:	9b03      	ldr	r3, [sp, #12]
 800d754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d758:	b9a3      	cbnz	r3, 800d784 <_dtoa_r+0x914>
 800d75a:	9b03      	ldr	r3, [sp, #12]
 800d75c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d760:	0d1b      	lsrs	r3, r3, #20
 800d762:	051b      	lsls	r3, r3, #20
 800d764:	b12b      	cbz	r3, 800d772 <_dtoa_r+0x902>
 800d766:	9b04      	ldr	r3, [sp, #16]
 800d768:	3301      	adds	r3, #1
 800d76a:	9304      	str	r3, [sp, #16]
 800d76c:	f108 0801 	add.w	r8, r8, #1
 800d770:	2301      	movs	r3, #1
 800d772:	9306      	str	r3, [sp, #24]
 800d774:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d776:	2b00      	cmp	r3, #0
 800d778:	f47f af74 	bne.w	800d664 <_dtoa_r+0x7f4>
 800d77c:	2001      	movs	r0, #1
 800d77e:	e779      	b.n	800d674 <_dtoa_r+0x804>
 800d780:	2300      	movs	r3, #0
 800d782:	e7f6      	b.n	800d772 <_dtoa_r+0x902>
 800d784:	9b02      	ldr	r3, [sp, #8]
 800d786:	e7f4      	b.n	800d772 <_dtoa_r+0x902>
 800d788:	d085      	beq.n	800d696 <_dtoa_r+0x826>
 800d78a:	4618      	mov	r0, r3
 800d78c:	301c      	adds	r0, #28
 800d78e:	e77d      	b.n	800d68c <_dtoa_r+0x81c>
 800d790:	40240000 	.word	0x40240000
 800d794:	9b01      	ldr	r3, [sp, #4]
 800d796:	2b00      	cmp	r3, #0
 800d798:	dc38      	bgt.n	800d80c <_dtoa_r+0x99c>
 800d79a:	9b05      	ldr	r3, [sp, #20]
 800d79c:	2b02      	cmp	r3, #2
 800d79e:	dd35      	ble.n	800d80c <_dtoa_r+0x99c>
 800d7a0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d7a4:	f1b9 0f00 	cmp.w	r9, #0
 800d7a8:	d10d      	bne.n	800d7c6 <_dtoa_r+0x956>
 800d7aa:	4631      	mov	r1, r6
 800d7ac:	464b      	mov	r3, r9
 800d7ae:	2205      	movs	r2, #5
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	f000 f9b7 	bl	800db24 <__multadd>
 800d7b6:	4601      	mov	r1, r0
 800d7b8:	4606      	mov	r6, r0
 800d7ba:	4658      	mov	r0, fp
 800d7bc:	f000 fbce 	bl	800df5c <__mcmp>
 800d7c0:	2800      	cmp	r0, #0
 800d7c2:	f73f adbd 	bgt.w	800d340 <_dtoa_r+0x4d0>
 800d7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7c8:	9d00      	ldr	r5, [sp, #0]
 800d7ca:	ea6f 0a03 	mvn.w	sl, r3
 800d7ce:	f04f 0800 	mov.w	r8, #0
 800d7d2:	4631      	mov	r1, r6
 800d7d4:	4620      	mov	r0, r4
 800d7d6:	f000 f983 	bl	800dae0 <_Bfree>
 800d7da:	2f00      	cmp	r7, #0
 800d7dc:	f43f aeb4 	beq.w	800d548 <_dtoa_r+0x6d8>
 800d7e0:	f1b8 0f00 	cmp.w	r8, #0
 800d7e4:	d005      	beq.n	800d7f2 <_dtoa_r+0x982>
 800d7e6:	45b8      	cmp	r8, r7
 800d7e8:	d003      	beq.n	800d7f2 <_dtoa_r+0x982>
 800d7ea:	4641      	mov	r1, r8
 800d7ec:	4620      	mov	r0, r4
 800d7ee:	f000 f977 	bl	800dae0 <_Bfree>
 800d7f2:	4639      	mov	r1, r7
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	f000 f973 	bl	800dae0 <_Bfree>
 800d7fa:	e6a5      	b.n	800d548 <_dtoa_r+0x6d8>
 800d7fc:	2600      	movs	r6, #0
 800d7fe:	4637      	mov	r7, r6
 800d800:	e7e1      	b.n	800d7c6 <_dtoa_r+0x956>
 800d802:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d804:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d808:	4637      	mov	r7, r6
 800d80a:	e599      	b.n	800d340 <_dtoa_r+0x4d0>
 800d80c:	9b08      	ldr	r3, [sp, #32]
 800d80e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d812:	2b00      	cmp	r3, #0
 800d814:	f000 80fd 	beq.w	800da12 <_dtoa_r+0xba2>
 800d818:	2d00      	cmp	r5, #0
 800d81a:	dd05      	ble.n	800d828 <_dtoa_r+0x9b8>
 800d81c:	4639      	mov	r1, r7
 800d81e:	462a      	mov	r2, r5
 800d820:	4620      	mov	r0, r4
 800d822:	f000 fb2f 	bl	800de84 <__lshift>
 800d826:	4607      	mov	r7, r0
 800d828:	9b06      	ldr	r3, [sp, #24]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d05c      	beq.n	800d8e8 <_dtoa_r+0xa78>
 800d82e:	6879      	ldr	r1, [r7, #4]
 800d830:	4620      	mov	r0, r4
 800d832:	f000 f915 	bl	800da60 <_Balloc>
 800d836:	4605      	mov	r5, r0
 800d838:	b928      	cbnz	r0, 800d846 <_dtoa_r+0x9d6>
 800d83a:	4b80      	ldr	r3, [pc, #512]	; (800da3c <_dtoa_r+0xbcc>)
 800d83c:	4602      	mov	r2, r0
 800d83e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d842:	f7ff bb2e 	b.w	800cea2 <_dtoa_r+0x32>
 800d846:	693a      	ldr	r2, [r7, #16]
 800d848:	3202      	adds	r2, #2
 800d84a:	0092      	lsls	r2, r2, #2
 800d84c:	f107 010c 	add.w	r1, r7, #12
 800d850:	300c      	adds	r0, #12
 800d852:	f7fe fdcb 	bl	800c3ec <memcpy>
 800d856:	2201      	movs	r2, #1
 800d858:	4629      	mov	r1, r5
 800d85a:	4620      	mov	r0, r4
 800d85c:	f000 fb12 	bl	800de84 <__lshift>
 800d860:	9b00      	ldr	r3, [sp, #0]
 800d862:	3301      	adds	r3, #1
 800d864:	9301      	str	r3, [sp, #4]
 800d866:	9b00      	ldr	r3, [sp, #0]
 800d868:	444b      	add	r3, r9
 800d86a:	9307      	str	r3, [sp, #28]
 800d86c:	9b02      	ldr	r3, [sp, #8]
 800d86e:	f003 0301 	and.w	r3, r3, #1
 800d872:	46b8      	mov	r8, r7
 800d874:	9306      	str	r3, [sp, #24]
 800d876:	4607      	mov	r7, r0
 800d878:	9b01      	ldr	r3, [sp, #4]
 800d87a:	4631      	mov	r1, r6
 800d87c:	3b01      	subs	r3, #1
 800d87e:	4658      	mov	r0, fp
 800d880:	9302      	str	r3, [sp, #8]
 800d882:	f7ff fa67 	bl	800cd54 <quorem>
 800d886:	4603      	mov	r3, r0
 800d888:	3330      	adds	r3, #48	; 0x30
 800d88a:	9004      	str	r0, [sp, #16]
 800d88c:	4641      	mov	r1, r8
 800d88e:	4658      	mov	r0, fp
 800d890:	9308      	str	r3, [sp, #32]
 800d892:	f000 fb63 	bl	800df5c <__mcmp>
 800d896:	463a      	mov	r2, r7
 800d898:	4681      	mov	r9, r0
 800d89a:	4631      	mov	r1, r6
 800d89c:	4620      	mov	r0, r4
 800d89e:	f000 fb79 	bl	800df94 <__mdiff>
 800d8a2:	68c2      	ldr	r2, [r0, #12]
 800d8a4:	9b08      	ldr	r3, [sp, #32]
 800d8a6:	4605      	mov	r5, r0
 800d8a8:	bb02      	cbnz	r2, 800d8ec <_dtoa_r+0xa7c>
 800d8aa:	4601      	mov	r1, r0
 800d8ac:	4658      	mov	r0, fp
 800d8ae:	f000 fb55 	bl	800df5c <__mcmp>
 800d8b2:	9b08      	ldr	r3, [sp, #32]
 800d8b4:	4602      	mov	r2, r0
 800d8b6:	4629      	mov	r1, r5
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800d8be:	f000 f90f 	bl	800dae0 <_Bfree>
 800d8c2:	9b05      	ldr	r3, [sp, #20]
 800d8c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8c6:	9d01      	ldr	r5, [sp, #4]
 800d8c8:	ea43 0102 	orr.w	r1, r3, r2
 800d8cc:	9b06      	ldr	r3, [sp, #24]
 800d8ce:	430b      	orrs	r3, r1
 800d8d0:	9b08      	ldr	r3, [sp, #32]
 800d8d2:	d10d      	bne.n	800d8f0 <_dtoa_r+0xa80>
 800d8d4:	2b39      	cmp	r3, #57	; 0x39
 800d8d6:	d029      	beq.n	800d92c <_dtoa_r+0xabc>
 800d8d8:	f1b9 0f00 	cmp.w	r9, #0
 800d8dc:	dd01      	ble.n	800d8e2 <_dtoa_r+0xa72>
 800d8de:	9b04      	ldr	r3, [sp, #16]
 800d8e0:	3331      	adds	r3, #49	; 0x31
 800d8e2:	9a02      	ldr	r2, [sp, #8]
 800d8e4:	7013      	strb	r3, [r2, #0]
 800d8e6:	e774      	b.n	800d7d2 <_dtoa_r+0x962>
 800d8e8:	4638      	mov	r0, r7
 800d8ea:	e7b9      	b.n	800d860 <_dtoa_r+0x9f0>
 800d8ec:	2201      	movs	r2, #1
 800d8ee:	e7e2      	b.n	800d8b6 <_dtoa_r+0xa46>
 800d8f0:	f1b9 0f00 	cmp.w	r9, #0
 800d8f4:	db06      	blt.n	800d904 <_dtoa_r+0xa94>
 800d8f6:	9905      	ldr	r1, [sp, #20]
 800d8f8:	ea41 0909 	orr.w	r9, r1, r9
 800d8fc:	9906      	ldr	r1, [sp, #24]
 800d8fe:	ea59 0101 	orrs.w	r1, r9, r1
 800d902:	d120      	bne.n	800d946 <_dtoa_r+0xad6>
 800d904:	2a00      	cmp	r2, #0
 800d906:	ddec      	ble.n	800d8e2 <_dtoa_r+0xa72>
 800d908:	4659      	mov	r1, fp
 800d90a:	2201      	movs	r2, #1
 800d90c:	4620      	mov	r0, r4
 800d90e:	9301      	str	r3, [sp, #4]
 800d910:	f000 fab8 	bl	800de84 <__lshift>
 800d914:	4631      	mov	r1, r6
 800d916:	4683      	mov	fp, r0
 800d918:	f000 fb20 	bl	800df5c <__mcmp>
 800d91c:	2800      	cmp	r0, #0
 800d91e:	9b01      	ldr	r3, [sp, #4]
 800d920:	dc02      	bgt.n	800d928 <_dtoa_r+0xab8>
 800d922:	d1de      	bne.n	800d8e2 <_dtoa_r+0xa72>
 800d924:	07da      	lsls	r2, r3, #31
 800d926:	d5dc      	bpl.n	800d8e2 <_dtoa_r+0xa72>
 800d928:	2b39      	cmp	r3, #57	; 0x39
 800d92a:	d1d8      	bne.n	800d8de <_dtoa_r+0xa6e>
 800d92c:	9a02      	ldr	r2, [sp, #8]
 800d92e:	2339      	movs	r3, #57	; 0x39
 800d930:	7013      	strb	r3, [r2, #0]
 800d932:	462b      	mov	r3, r5
 800d934:	461d      	mov	r5, r3
 800d936:	3b01      	subs	r3, #1
 800d938:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d93c:	2a39      	cmp	r2, #57	; 0x39
 800d93e:	d050      	beq.n	800d9e2 <_dtoa_r+0xb72>
 800d940:	3201      	adds	r2, #1
 800d942:	701a      	strb	r2, [r3, #0]
 800d944:	e745      	b.n	800d7d2 <_dtoa_r+0x962>
 800d946:	2a00      	cmp	r2, #0
 800d948:	dd03      	ble.n	800d952 <_dtoa_r+0xae2>
 800d94a:	2b39      	cmp	r3, #57	; 0x39
 800d94c:	d0ee      	beq.n	800d92c <_dtoa_r+0xabc>
 800d94e:	3301      	adds	r3, #1
 800d950:	e7c7      	b.n	800d8e2 <_dtoa_r+0xa72>
 800d952:	9a01      	ldr	r2, [sp, #4]
 800d954:	9907      	ldr	r1, [sp, #28]
 800d956:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d95a:	428a      	cmp	r2, r1
 800d95c:	d02a      	beq.n	800d9b4 <_dtoa_r+0xb44>
 800d95e:	4659      	mov	r1, fp
 800d960:	2300      	movs	r3, #0
 800d962:	220a      	movs	r2, #10
 800d964:	4620      	mov	r0, r4
 800d966:	f000 f8dd 	bl	800db24 <__multadd>
 800d96a:	45b8      	cmp	r8, r7
 800d96c:	4683      	mov	fp, r0
 800d96e:	f04f 0300 	mov.w	r3, #0
 800d972:	f04f 020a 	mov.w	r2, #10
 800d976:	4641      	mov	r1, r8
 800d978:	4620      	mov	r0, r4
 800d97a:	d107      	bne.n	800d98c <_dtoa_r+0xb1c>
 800d97c:	f000 f8d2 	bl	800db24 <__multadd>
 800d980:	4680      	mov	r8, r0
 800d982:	4607      	mov	r7, r0
 800d984:	9b01      	ldr	r3, [sp, #4]
 800d986:	3301      	adds	r3, #1
 800d988:	9301      	str	r3, [sp, #4]
 800d98a:	e775      	b.n	800d878 <_dtoa_r+0xa08>
 800d98c:	f000 f8ca 	bl	800db24 <__multadd>
 800d990:	4639      	mov	r1, r7
 800d992:	4680      	mov	r8, r0
 800d994:	2300      	movs	r3, #0
 800d996:	220a      	movs	r2, #10
 800d998:	4620      	mov	r0, r4
 800d99a:	f000 f8c3 	bl	800db24 <__multadd>
 800d99e:	4607      	mov	r7, r0
 800d9a0:	e7f0      	b.n	800d984 <_dtoa_r+0xb14>
 800d9a2:	f1b9 0f00 	cmp.w	r9, #0
 800d9a6:	9a00      	ldr	r2, [sp, #0]
 800d9a8:	bfcc      	ite	gt
 800d9aa:	464d      	movgt	r5, r9
 800d9ac:	2501      	movle	r5, #1
 800d9ae:	4415      	add	r5, r2
 800d9b0:	f04f 0800 	mov.w	r8, #0
 800d9b4:	4659      	mov	r1, fp
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	4620      	mov	r0, r4
 800d9ba:	9301      	str	r3, [sp, #4]
 800d9bc:	f000 fa62 	bl	800de84 <__lshift>
 800d9c0:	4631      	mov	r1, r6
 800d9c2:	4683      	mov	fp, r0
 800d9c4:	f000 faca 	bl	800df5c <__mcmp>
 800d9c8:	2800      	cmp	r0, #0
 800d9ca:	dcb2      	bgt.n	800d932 <_dtoa_r+0xac2>
 800d9cc:	d102      	bne.n	800d9d4 <_dtoa_r+0xb64>
 800d9ce:	9b01      	ldr	r3, [sp, #4]
 800d9d0:	07db      	lsls	r3, r3, #31
 800d9d2:	d4ae      	bmi.n	800d932 <_dtoa_r+0xac2>
 800d9d4:	462b      	mov	r3, r5
 800d9d6:	461d      	mov	r5, r3
 800d9d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9dc:	2a30      	cmp	r2, #48	; 0x30
 800d9de:	d0fa      	beq.n	800d9d6 <_dtoa_r+0xb66>
 800d9e0:	e6f7      	b.n	800d7d2 <_dtoa_r+0x962>
 800d9e2:	9a00      	ldr	r2, [sp, #0]
 800d9e4:	429a      	cmp	r2, r3
 800d9e6:	d1a5      	bne.n	800d934 <_dtoa_r+0xac4>
 800d9e8:	f10a 0a01 	add.w	sl, sl, #1
 800d9ec:	2331      	movs	r3, #49	; 0x31
 800d9ee:	e779      	b.n	800d8e4 <_dtoa_r+0xa74>
 800d9f0:	4b13      	ldr	r3, [pc, #76]	; (800da40 <_dtoa_r+0xbd0>)
 800d9f2:	f7ff baaf 	b.w	800cf54 <_dtoa_r+0xe4>
 800d9f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	f47f aa86 	bne.w	800cf0a <_dtoa_r+0x9a>
 800d9fe:	4b11      	ldr	r3, [pc, #68]	; (800da44 <_dtoa_r+0xbd4>)
 800da00:	f7ff baa8 	b.w	800cf54 <_dtoa_r+0xe4>
 800da04:	f1b9 0f00 	cmp.w	r9, #0
 800da08:	dc03      	bgt.n	800da12 <_dtoa_r+0xba2>
 800da0a:	9b05      	ldr	r3, [sp, #20]
 800da0c:	2b02      	cmp	r3, #2
 800da0e:	f73f aec9 	bgt.w	800d7a4 <_dtoa_r+0x934>
 800da12:	9d00      	ldr	r5, [sp, #0]
 800da14:	4631      	mov	r1, r6
 800da16:	4658      	mov	r0, fp
 800da18:	f7ff f99c 	bl	800cd54 <quorem>
 800da1c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800da20:	f805 3b01 	strb.w	r3, [r5], #1
 800da24:	9a00      	ldr	r2, [sp, #0]
 800da26:	1aaa      	subs	r2, r5, r2
 800da28:	4591      	cmp	r9, r2
 800da2a:	ddba      	ble.n	800d9a2 <_dtoa_r+0xb32>
 800da2c:	4659      	mov	r1, fp
 800da2e:	2300      	movs	r3, #0
 800da30:	220a      	movs	r2, #10
 800da32:	4620      	mov	r0, r4
 800da34:	f000 f876 	bl	800db24 <__multadd>
 800da38:	4683      	mov	fp, r0
 800da3a:	e7eb      	b.n	800da14 <_dtoa_r+0xba4>
 800da3c:	0800fc3b 	.word	0x0800fc3b
 800da40:	0800fb94 	.word	0x0800fb94
 800da44:	0800fbb8 	.word	0x0800fbb8

0800da48 <_localeconv_r>:
 800da48:	4800      	ldr	r0, [pc, #0]	; (800da4c <_localeconv_r+0x4>)
 800da4a:	4770      	bx	lr
 800da4c:	20000160 	.word	0x20000160

0800da50 <malloc>:
 800da50:	4b02      	ldr	r3, [pc, #8]	; (800da5c <malloc+0xc>)
 800da52:	4601      	mov	r1, r0
 800da54:	6818      	ldr	r0, [r3, #0]
 800da56:	f000 bbe1 	b.w	800e21c <_malloc_r>
 800da5a:	bf00      	nop
 800da5c:	2000000c 	.word	0x2000000c

0800da60 <_Balloc>:
 800da60:	b570      	push	{r4, r5, r6, lr}
 800da62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800da64:	4604      	mov	r4, r0
 800da66:	460d      	mov	r5, r1
 800da68:	b976      	cbnz	r6, 800da88 <_Balloc+0x28>
 800da6a:	2010      	movs	r0, #16
 800da6c:	f7ff fff0 	bl	800da50 <malloc>
 800da70:	4602      	mov	r2, r0
 800da72:	6260      	str	r0, [r4, #36]	; 0x24
 800da74:	b920      	cbnz	r0, 800da80 <_Balloc+0x20>
 800da76:	4b18      	ldr	r3, [pc, #96]	; (800dad8 <_Balloc+0x78>)
 800da78:	4818      	ldr	r0, [pc, #96]	; (800dadc <_Balloc+0x7c>)
 800da7a:	2166      	movs	r1, #102	; 0x66
 800da7c:	f000 fd94 	bl	800e5a8 <__assert_func>
 800da80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da84:	6006      	str	r6, [r0, #0]
 800da86:	60c6      	str	r6, [r0, #12]
 800da88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800da8a:	68f3      	ldr	r3, [r6, #12]
 800da8c:	b183      	cbz	r3, 800dab0 <_Balloc+0x50>
 800da8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da90:	68db      	ldr	r3, [r3, #12]
 800da92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da96:	b9b8      	cbnz	r0, 800dac8 <_Balloc+0x68>
 800da98:	2101      	movs	r1, #1
 800da9a:	fa01 f605 	lsl.w	r6, r1, r5
 800da9e:	1d72      	adds	r2, r6, #5
 800daa0:	0092      	lsls	r2, r2, #2
 800daa2:	4620      	mov	r0, r4
 800daa4:	f000 fb5a 	bl	800e15c <_calloc_r>
 800daa8:	b160      	cbz	r0, 800dac4 <_Balloc+0x64>
 800daaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800daae:	e00e      	b.n	800dace <_Balloc+0x6e>
 800dab0:	2221      	movs	r2, #33	; 0x21
 800dab2:	2104      	movs	r1, #4
 800dab4:	4620      	mov	r0, r4
 800dab6:	f000 fb51 	bl	800e15c <_calloc_r>
 800daba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dabc:	60f0      	str	r0, [r6, #12]
 800dabe:	68db      	ldr	r3, [r3, #12]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d1e4      	bne.n	800da8e <_Balloc+0x2e>
 800dac4:	2000      	movs	r0, #0
 800dac6:	bd70      	pop	{r4, r5, r6, pc}
 800dac8:	6802      	ldr	r2, [r0, #0]
 800daca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dace:	2300      	movs	r3, #0
 800dad0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dad4:	e7f7      	b.n	800dac6 <_Balloc+0x66>
 800dad6:	bf00      	nop
 800dad8:	0800fbc5 	.word	0x0800fbc5
 800dadc:	0800fc4c 	.word	0x0800fc4c

0800dae0 <_Bfree>:
 800dae0:	b570      	push	{r4, r5, r6, lr}
 800dae2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dae4:	4605      	mov	r5, r0
 800dae6:	460c      	mov	r4, r1
 800dae8:	b976      	cbnz	r6, 800db08 <_Bfree+0x28>
 800daea:	2010      	movs	r0, #16
 800daec:	f7ff ffb0 	bl	800da50 <malloc>
 800daf0:	4602      	mov	r2, r0
 800daf2:	6268      	str	r0, [r5, #36]	; 0x24
 800daf4:	b920      	cbnz	r0, 800db00 <_Bfree+0x20>
 800daf6:	4b09      	ldr	r3, [pc, #36]	; (800db1c <_Bfree+0x3c>)
 800daf8:	4809      	ldr	r0, [pc, #36]	; (800db20 <_Bfree+0x40>)
 800dafa:	218a      	movs	r1, #138	; 0x8a
 800dafc:	f000 fd54 	bl	800e5a8 <__assert_func>
 800db00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db04:	6006      	str	r6, [r0, #0]
 800db06:	60c6      	str	r6, [r0, #12]
 800db08:	b13c      	cbz	r4, 800db1a <_Bfree+0x3a>
 800db0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800db0c:	6862      	ldr	r2, [r4, #4]
 800db0e:	68db      	ldr	r3, [r3, #12]
 800db10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800db14:	6021      	str	r1, [r4, #0]
 800db16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800db1a:	bd70      	pop	{r4, r5, r6, pc}
 800db1c:	0800fbc5 	.word	0x0800fbc5
 800db20:	0800fc4c 	.word	0x0800fc4c

0800db24 <__multadd>:
 800db24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db28:	690e      	ldr	r6, [r1, #16]
 800db2a:	4607      	mov	r7, r0
 800db2c:	4698      	mov	r8, r3
 800db2e:	460c      	mov	r4, r1
 800db30:	f101 0014 	add.w	r0, r1, #20
 800db34:	2300      	movs	r3, #0
 800db36:	6805      	ldr	r5, [r0, #0]
 800db38:	b2a9      	uxth	r1, r5
 800db3a:	fb02 8101 	mla	r1, r2, r1, r8
 800db3e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800db42:	0c2d      	lsrs	r5, r5, #16
 800db44:	fb02 c505 	mla	r5, r2, r5, ip
 800db48:	b289      	uxth	r1, r1
 800db4a:	3301      	adds	r3, #1
 800db4c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800db50:	429e      	cmp	r6, r3
 800db52:	f840 1b04 	str.w	r1, [r0], #4
 800db56:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800db5a:	dcec      	bgt.n	800db36 <__multadd+0x12>
 800db5c:	f1b8 0f00 	cmp.w	r8, #0
 800db60:	d022      	beq.n	800dba8 <__multadd+0x84>
 800db62:	68a3      	ldr	r3, [r4, #8]
 800db64:	42b3      	cmp	r3, r6
 800db66:	dc19      	bgt.n	800db9c <__multadd+0x78>
 800db68:	6861      	ldr	r1, [r4, #4]
 800db6a:	4638      	mov	r0, r7
 800db6c:	3101      	adds	r1, #1
 800db6e:	f7ff ff77 	bl	800da60 <_Balloc>
 800db72:	4605      	mov	r5, r0
 800db74:	b928      	cbnz	r0, 800db82 <__multadd+0x5e>
 800db76:	4602      	mov	r2, r0
 800db78:	4b0d      	ldr	r3, [pc, #52]	; (800dbb0 <__multadd+0x8c>)
 800db7a:	480e      	ldr	r0, [pc, #56]	; (800dbb4 <__multadd+0x90>)
 800db7c:	21b5      	movs	r1, #181	; 0xb5
 800db7e:	f000 fd13 	bl	800e5a8 <__assert_func>
 800db82:	6922      	ldr	r2, [r4, #16]
 800db84:	3202      	adds	r2, #2
 800db86:	f104 010c 	add.w	r1, r4, #12
 800db8a:	0092      	lsls	r2, r2, #2
 800db8c:	300c      	adds	r0, #12
 800db8e:	f7fe fc2d 	bl	800c3ec <memcpy>
 800db92:	4621      	mov	r1, r4
 800db94:	4638      	mov	r0, r7
 800db96:	f7ff ffa3 	bl	800dae0 <_Bfree>
 800db9a:	462c      	mov	r4, r5
 800db9c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800dba0:	3601      	adds	r6, #1
 800dba2:	f8c3 8014 	str.w	r8, [r3, #20]
 800dba6:	6126      	str	r6, [r4, #16]
 800dba8:	4620      	mov	r0, r4
 800dbaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbae:	bf00      	nop
 800dbb0:	0800fc3b 	.word	0x0800fc3b
 800dbb4:	0800fc4c 	.word	0x0800fc4c

0800dbb8 <__hi0bits>:
 800dbb8:	0c03      	lsrs	r3, r0, #16
 800dbba:	041b      	lsls	r3, r3, #16
 800dbbc:	b9d3      	cbnz	r3, 800dbf4 <__hi0bits+0x3c>
 800dbbe:	0400      	lsls	r0, r0, #16
 800dbc0:	2310      	movs	r3, #16
 800dbc2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dbc6:	bf04      	itt	eq
 800dbc8:	0200      	lsleq	r0, r0, #8
 800dbca:	3308      	addeq	r3, #8
 800dbcc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dbd0:	bf04      	itt	eq
 800dbd2:	0100      	lsleq	r0, r0, #4
 800dbd4:	3304      	addeq	r3, #4
 800dbd6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dbda:	bf04      	itt	eq
 800dbdc:	0080      	lsleq	r0, r0, #2
 800dbde:	3302      	addeq	r3, #2
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	db05      	blt.n	800dbf0 <__hi0bits+0x38>
 800dbe4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dbe8:	f103 0301 	add.w	r3, r3, #1
 800dbec:	bf08      	it	eq
 800dbee:	2320      	moveq	r3, #32
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	4770      	bx	lr
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	e7e4      	b.n	800dbc2 <__hi0bits+0xa>

0800dbf8 <__lo0bits>:
 800dbf8:	6803      	ldr	r3, [r0, #0]
 800dbfa:	f013 0207 	ands.w	r2, r3, #7
 800dbfe:	4601      	mov	r1, r0
 800dc00:	d00b      	beq.n	800dc1a <__lo0bits+0x22>
 800dc02:	07da      	lsls	r2, r3, #31
 800dc04:	d424      	bmi.n	800dc50 <__lo0bits+0x58>
 800dc06:	0798      	lsls	r0, r3, #30
 800dc08:	bf49      	itett	mi
 800dc0a:	085b      	lsrmi	r3, r3, #1
 800dc0c:	089b      	lsrpl	r3, r3, #2
 800dc0e:	2001      	movmi	r0, #1
 800dc10:	600b      	strmi	r3, [r1, #0]
 800dc12:	bf5c      	itt	pl
 800dc14:	600b      	strpl	r3, [r1, #0]
 800dc16:	2002      	movpl	r0, #2
 800dc18:	4770      	bx	lr
 800dc1a:	b298      	uxth	r0, r3
 800dc1c:	b9b0      	cbnz	r0, 800dc4c <__lo0bits+0x54>
 800dc1e:	0c1b      	lsrs	r3, r3, #16
 800dc20:	2010      	movs	r0, #16
 800dc22:	f013 0fff 	tst.w	r3, #255	; 0xff
 800dc26:	bf04      	itt	eq
 800dc28:	0a1b      	lsreq	r3, r3, #8
 800dc2a:	3008      	addeq	r0, #8
 800dc2c:	071a      	lsls	r2, r3, #28
 800dc2e:	bf04      	itt	eq
 800dc30:	091b      	lsreq	r3, r3, #4
 800dc32:	3004      	addeq	r0, #4
 800dc34:	079a      	lsls	r2, r3, #30
 800dc36:	bf04      	itt	eq
 800dc38:	089b      	lsreq	r3, r3, #2
 800dc3a:	3002      	addeq	r0, #2
 800dc3c:	07da      	lsls	r2, r3, #31
 800dc3e:	d403      	bmi.n	800dc48 <__lo0bits+0x50>
 800dc40:	085b      	lsrs	r3, r3, #1
 800dc42:	f100 0001 	add.w	r0, r0, #1
 800dc46:	d005      	beq.n	800dc54 <__lo0bits+0x5c>
 800dc48:	600b      	str	r3, [r1, #0]
 800dc4a:	4770      	bx	lr
 800dc4c:	4610      	mov	r0, r2
 800dc4e:	e7e8      	b.n	800dc22 <__lo0bits+0x2a>
 800dc50:	2000      	movs	r0, #0
 800dc52:	4770      	bx	lr
 800dc54:	2020      	movs	r0, #32
 800dc56:	4770      	bx	lr

0800dc58 <__i2b>:
 800dc58:	b510      	push	{r4, lr}
 800dc5a:	460c      	mov	r4, r1
 800dc5c:	2101      	movs	r1, #1
 800dc5e:	f7ff feff 	bl	800da60 <_Balloc>
 800dc62:	4602      	mov	r2, r0
 800dc64:	b928      	cbnz	r0, 800dc72 <__i2b+0x1a>
 800dc66:	4b05      	ldr	r3, [pc, #20]	; (800dc7c <__i2b+0x24>)
 800dc68:	4805      	ldr	r0, [pc, #20]	; (800dc80 <__i2b+0x28>)
 800dc6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800dc6e:	f000 fc9b 	bl	800e5a8 <__assert_func>
 800dc72:	2301      	movs	r3, #1
 800dc74:	6144      	str	r4, [r0, #20]
 800dc76:	6103      	str	r3, [r0, #16]
 800dc78:	bd10      	pop	{r4, pc}
 800dc7a:	bf00      	nop
 800dc7c:	0800fc3b 	.word	0x0800fc3b
 800dc80:	0800fc4c 	.word	0x0800fc4c

0800dc84 <__multiply>:
 800dc84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc88:	4614      	mov	r4, r2
 800dc8a:	690a      	ldr	r2, [r1, #16]
 800dc8c:	6923      	ldr	r3, [r4, #16]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	bfb8      	it	lt
 800dc92:	460b      	movlt	r3, r1
 800dc94:	460d      	mov	r5, r1
 800dc96:	bfbc      	itt	lt
 800dc98:	4625      	movlt	r5, r4
 800dc9a:	461c      	movlt	r4, r3
 800dc9c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800dca0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800dca4:	68ab      	ldr	r3, [r5, #8]
 800dca6:	6869      	ldr	r1, [r5, #4]
 800dca8:	eb0a 0709 	add.w	r7, sl, r9
 800dcac:	42bb      	cmp	r3, r7
 800dcae:	b085      	sub	sp, #20
 800dcb0:	bfb8      	it	lt
 800dcb2:	3101      	addlt	r1, #1
 800dcb4:	f7ff fed4 	bl	800da60 <_Balloc>
 800dcb8:	b930      	cbnz	r0, 800dcc8 <__multiply+0x44>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	4b42      	ldr	r3, [pc, #264]	; (800ddc8 <__multiply+0x144>)
 800dcbe:	4843      	ldr	r0, [pc, #268]	; (800ddcc <__multiply+0x148>)
 800dcc0:	f240 115d 	movw	r1, #349	; 0x15d
 800dcc4:	f000 fc70 	bl	800e5a8 <__assert_func>
 800dcc8:	f100 0614 	add.w	r6, r0, #20
 800dccc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800dcd0:	4633      	mov	r3, r6
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	4543      	cmp	r3, r8
 800dcd6:	d31e      	bcc.n	800dd16 <__multiply+0x92>
 800dcd8:	f105 0c14 	add.w	ip, r5, #20
 800dcdc:	f104 0314 	add.w	r3, r4, #20
 800dce0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800dce4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800dce8:	9202      	str	r2, [sp, #8]
 800dcea:	ebac 0205 	sub.w	r2, ip, r5
 800dcee:	3a15      	subs	r2, #21
 800dcf0:	f022 0203 	bic.w	r2, r2, #3
 800dcf4:	3204      	adds	r2, #4
 800dcf6:	f105 0115 	add.w	r1, r5, #21
 800dcfa:	458c      	cmp	ip, r1
 800dcfc:	bf38      	it	cc
 800dcfe:	2204      	movcc	r2, #4
 800dd00:	9201      	str	r2, [sp, #4]
 800dd02:	9a02      	ldr	r2, [sp, #8]
 800dd04:	9303      	str	r3, [sp, #12]
 800dd06:	429a      	cmp	r2, r3
 800dd08:	d808      	bhi.n	800dd1c <__multiply+0x98>
 800dd0a:	2f00      	cmp	r7, #0
 800dd0c:	dc55      	bgt.n	800ddba <__multiply+0x136>
 800dd0e:	6107      	str	r7, [r0, #16]
 800dd10:	b005      	add	sp, #20
 800dd12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd16:	f843 2b04 	str.w	r2, [r3], #4
 800dd1a:	e7db      	b.n	800dcd4 <__multiply+0x50>
 800dd1c:	f8b3 a000 	ldrh.w	sl, [r3]
 800dd20:	f1ba 0f00 	cmp.w	sl, #0
 800dd24:	d020      	beq.n	800dd68 <__multiply+0xe4>
 800dd26:	f105 0e14 	add.w	lr, r5, #20
 800dd2a:	46b1      	mov	r9, r6
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800dd32:	f8d9 b000 	ldr.w	fp, [r9]
 800dd36:	b2a1      	uxth	r1, r4
 800dd38:	fa1f fb8b 	uxth.w	fp, fp
 800dd3c:	fb0a b101 	mla	r1, sl, r1, fp
 800dd40:	4411      	add	r1, r2
 800dd42:	f8d9 2000 	ldr.w	r2, [r9]
 800dd46:	0c24      	lsrs	r4, r4, #16
 800dd48:	0c12      	lsrs	r2, r2, #16
 800dd4a:	fb0a 2404 	mla	r4, sl, r4, r2
 800dd4e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800dd52:	b289      	uxth	r1, r1
 800dd54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800dd58:	45f4      	cmp	ip, lr
 800dd5a:	f849 1b04 	str.w	r1, [r9], #4
 800dd5e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800dd62:	d8e4      	bhi.n	800dd2e <__multiply+0xaa>
 800dd64:	9901      	ldr	r1, [sp, #4]
 800dd66:	5072      	str	r2, [r6, r1]
 800dd68:	9a03      	ldr	r2, [sp, #12]
 800dd6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800dd6e:	3304      	adds	r3, #4
 800dd70:	f1b9 0f00 	cmp.w	r9, #0
 800dd74:	d01f      	beq.n	800ddb6 <__multiply+0x132>
 800dd76:	6834      	ldr	r4, [r6, #0]
 800dd78:	f105 0114 	add.w	r1, r5, #20
 800dd7c:	46b6      	mov	lr, r6
 800dd7e:	f04f 0a00 	mov.w	sl, #0
 800dd82:	880a      	ldrh	r2, [r1, #0]
 800dd84:	f8be b002 	ldrh.w	fp, [lr, #2]
 800dd88:	fb09 b202 	mla	r2, r9, r2, fp
 800dd8c:	4492      	add	sl, r2
 800dd8e:	b2a4      	uxth	r4, r4
 800dd90:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800dd94:	f84e 4b04 	str.w	r4, [lr], #4
 800dd98:	f851 4b04 	ldr.w	r4, [r1], #4
 800dd9c:	f8be 2000 	ldrh.w	r2, [lr]
 800dda0:	0c24      	lsrs	r4, r4, #16
 800dda2:	fb09 2404 	mla	r4, r9, r4, r2
 800dda6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ddaa:	458c      	cmp	ip, r1
 800ddac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ddb0:	d8e7      	bhi.n	800dd82 <__multiply+0xfe>
 800ddb2:	9a01      	ldr	r2, [sp, #4]
 800ddb4:	50b4      	str	r4, [r6, r2]
 800ddb6:	3604      	adds	r6, #4
 800ddb8:	e7a3      	b.n	800dd02 <__multiply+0x7e>
 800ddba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d1a5      	bne.n	800dd0e <__multiply+0x8a>
 800ddc2:	3f01      	subs	r7, #1
 800ddc4:	e7a1      	b.n	800dd0a <__multiply+0x86>
 800ddc6:	bf00      	nop
 800ddc8:	0800fc3b 	.word	0x0800fc3b
 800ddcc:	0800fc4c 	.word	0x0800fc4c

0800ddd0 <__pow5mult>:
 800ddd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd4:	4615      	mov	r5, r2
 800ddd6:	f012 0203 	ands.w	r2, r2, #3
 800ddda:	4606      	mov	r6, r0
 800dddc:	460f      	mov	r7, r1
 800ddde:	d007      	beq.n	800ddf0 <__pow5mult+0x20>
 800dde0:	4c25      	ldr	r4, [pc, #148]	; (800de78 <__pow5mult+0xa8>)
 800dde2:	3a01      	subs	r2, #1
 800dde4:	2300      	movs	r3, #0
 800dde6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ddea:	f7ff fe9b 	bl	800db24 <__multadd>
 800ddee:	4607      	mov	r7, r0
 800ddf0:	10ad      	asrs	r5, r5, #2
 800ddf2:	d03d      	beq.n	800de70 <__pow5mult+0xa0>
 800ddf4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ddf6:	b97c      	cbnz	r4, 800de18 <__pow5mult+0x48>
 800ddf8:	2010      	movs	r0, #16
 800ddfa:	f7ff fe29 	bl	800da50 <malloc>
 800ddfe:	4602      	mov	r2, r0
 800de00:	6270      	str	r0, [r6, #36]	; 0x24
 800de02:	b928      	cbnz	r0, 800de10 <__pow5mult+0x40>
 800de04:	4b1d      	ldr	r3, [pc, #116]	; (800de7c <__pow5mult+0xac>)
 800de06:	481e      	ldr	r0, [pc, #120]	; (800de80 <__pow5mult+0xb0>)
 800de08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800de0c:	f000 fbcc 	bl	800e5a8 <__assert_func>
 800de10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800de14:	6004      	str	r4, [r0, #0]
 800de16:	60c4      	str	r4, [r0, #12]
 800de18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800de1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de20:	b94c      	cbnz	r4, 800de36 <__pow5mult+0x66>
 800de22:	f240 2171 	movw	r1, #625	; 0x271
 800de26:	4630      	mov	r0, r6
 800de28:	f7ff ff16 	bl	800dc58 <__i2b>
 800de2c:	2300      	movs	r3, #0
 800de2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800de32:	4604      	mov	r4, r0
 800de34:	6003      	str	r3, [r0, #0]
 800de36:	f04f 0900 	mov.w	r9, #0
 800de3a:	07eb      	lsls	r3, r5, #31
 800de3c:	d50a      	bpl.n	800de54 <__pow5mult+0x84>
 800de3e:	4639      	mov	r1, r7
 800de40:	4622      	mov	r2, r4
 800de42:	4630      	mov	r0, r6
 800de44:	f7ff ff1e 	bl	800dc84 <__multiply>
 800de48:	4639      	mov	r1, r7
 800de4a:	4680      	mov	r8, r0
 800de4c:	4630      	mov	r0, r6
 800de4e:	f7ff fe47 	bl	800dae0 <_Bfree>
 800de52:	4647      	mov	r7, r8
 800de54:	106d      	asrs	r5, r5, #1
 800de56:	d00b      	beq.n	800de70 <__pow5mult+0xa0>
 800de58:	6820      	ldr	r0, [r4, #0]
 800de5a:	b938      	cbnz	r0, 800de6c <__pow5mult+0x9c>
 800de5c:	4622      	mov	r2, r4
 800de5e:	4621      	mov	r1, r4
 800de60:	4630      	mov	r0, r6
 800de62:	f7ff ff0f 	bl	800dc84 <__multiply>
 800de66:	6020      	str	r0, [r4, #0]
 800de68:	f8c0 9000 	str.w	r9, [r0]
 800de6c:	4604      	mov	r4, r0
 800de6e:	e7e4      	b.n	800de3a <__pow5mult+0x6a>
 800de70:	4638      	mov	r0, r7
 800de72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de76:	bf00      	nop
 800de78:	0800fda0 	.word	0x0800fda0
 800de7c:	0800fbc5 	.word	0x0800fbc5
 800de80:	0800fc4c 	.word	0x0800fc4c

0800de84 <__lshift>:
 800de84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de88:	460c      	mov	r4, r1
 800de8a:	6849      	ldr	r1, [r1, #4]
 800de8c:	6923      	ldr	r3, [r4, #16]
 800de8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800de92:	68a3      	ldr	r3, [r4, #8]
 800de94:	4607      	mov	r7, r0
 800de96:	4691      	mov	r9, r2
 800de98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800de9c:	f108 0601 	add.w	r6, r8, #1
 800dea0:	42b3      	cmp	r3, r6
 800dea2:	db0b      	blt.n	800debc <__lshift+0x38>
 800dea4:	4638      	mov	r0, r7
 800dea6:	f7ff fddb 	bl	800da60 <_Balloc>
 800deaa:	4605      	mov	r5, r0
 800deac:	b948      	cbnz	r0, 800dec2 <__lshift+0x3e>
 800deae:	4602      	mov	r2, r0
 800deb0:	4b28      	ldr	r3, [pc, #160]	; (800df54 <__lshift+0xd0>)
 800deb2:	4829      	ldr	r0, [pc, #164]	; (800df58 <__lshift+0xd4>)
 800deb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800deb8:	f000 fb76 	bl	800e5a8 <__assert_func>
 800debc:	3101      	adds	r1, #1
 800debe:	005b      	lsls	r3, r3, #1
 800dec0:	e7ee      	b.n	800dea0 <__lshift+0x1c>
 800dec2:	2300      	movs	r3, #0
 800dec4:	f100 0114 	add.w	r1, r0, #20
 800dec8:	f100 0210 	add.w	r2, r0, #16
 800decc:	4618      	mov	r0, r3
 800dece:	4553      	cmp	r3, sl
 800ded0:	db33      	blt.n	800df3a <__lshift+0xb6>
 800ded2:	6920      	ldr	r0, [r4, #16]
 800ded4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ded8:	f104 0314 	add.w	r3, r4, #20
 800dedc:	f019 091f 	ands.w	r9, r9, #31
 800dee0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dee4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dee8:	d02b      	beq.n	800df42 <__lshift+0xbe>
 800deea:	f1c9 0e20 	rsb	lr, r9, #32
 800deee:	468a      	mov	sl, r1
 800def0:	2200      	movs	r2, #0
 800def2:	6818      	ldr	r0, [r3, #0]
 800def4:	fa00 f009 	lsl.w	r0, r0, r9
 800def8:	4302      	orrs	r2, r0
 800defa:	f84a 2b04 	str.w	r2, [sl], #4
 800defe:	f853 2b04 	ldr.w	r2, [r3], #4
 800df02:	459c      	cmp	ip, r3
 800df04:	fa22 f20e 	lsr.w	r2, r2, lr
 800df08:	d8f3      	bhi.n	800def2 <__lshift+0x6e>
 800df0a:	ebac 0304 	sub.w	r3, ip, r4
 800df0e:	3b15      	subs	r3, #21
 800df10:	f023 0303 	bic.w	r3, r3, #3
 800df14:	3304      	adds	r3, #4
 800df16:	f104 0015 	add.w	r0, r4, #21
 800df1a:	4584      	cmp	ip, r0
 800df1c:	bf38      	it	cc
 800df1e:	2304      	movcc	r3, #4
 800df20:	50ca      	str	r2, [r1, r3]
 800df22:	b10a      	cbz	r2, 800df28 <__lshift+0xa4>
 800df24:	f108 0602 	add.w	r6, r8, #2
 800df28:	3e01      	subs	r6, #1
 800df2a:	4638      	mov	r0, r7
 800df2c:	612e      	str	r6, [r5, #16]
 800df2e:	4621      	mov	r1, r4
 800df30:	f7ff fdd6 	bl	800dae0 <_Bfree>
 800df34:	4628      	mov	r0, r5
 800df36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800df3e:	3301      	adds	r3, #1
 800df40:	e7c5      	b.n	800dece <__lshift+0x4a>
 800df42:	3904      	subs	r1, #4
 800df44:	f853 2b04 	ldr.w	r2, [r3], #4
 800df48:	f841 2f04 	str.w	r2, [r1, #4]!
 800df4c:	459c      	cmp	ip, r3
 800df4e:	d8f9      	bhi.n	800df44 <__lshift+0xc0>
 800df50:	e7ea      	b.n	800df28 <__lshift+0xa4>
 800df52:	bf00      	nop
 800df54:	0800fc3b 	.word	0x0800fc3b
 800df58:	0800fc4c 	.word	0x0800fc4c

0800df5c <__mcmp>:
 800df5c:	b530      	push	{r4, r5, lr}
 800df5e:	6902      	ldr	r2, [r0, #16]
 800df60:	690c      	ldr	r4, [r1, #16]
 800df62:	1b12      	subs	r2, r2, r4
 800df64:	d10e      	bne.n	800df84 <__mcmp+0x28>
 800df66:	f100 0314 	add.w	r3, r0, #20
 800df6a:	3114      	adds	r1, #20
 800df6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800df70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800df74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800df78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800df7c:	42a5      	cmp	r5, r4
 800df7e:	d003      	beq.n	800df88 <__mcmp+0x2c>
 800df80:	d305      	bcc.n	800df8e <__mcmp+0x32>
 800df82:	2201      	movs	r2, #1
 800df84:	4610      	mov	r0, r2
 800df86:	bd30      	pop	{r4, r5, pc}
 800df88:	4283      	cmp	r3, r0
 800df8a:	d3f3      	bcc.n	800df74 <__mcmp+0x18>
 800df8c:	e7fa      	b.n	800df84 <__mcmp+0x28>
 800df8e:	f04f 32ff 	mov.w	r2, #4294967295
 800df92:	e7f7      	b.n	800df84 <__mcmp+0x28>

0800df94 <__mdiff>:
 800df94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df98:	460c      	mov	r4, r1
 800df9a:	4606      	mov	r6, r0
 800df9c:	4611      	mov	r1, r2
 800df9e:	4620      	mov	r0, r4
 800dfa0:	4617      	mov	r7, r2
 800dfa2:	f7ff ffdb 	bl	800df5c <__mcmp>
 800dfa6:	1e05      	subs	r5, r0, #0
 800dfa8:	d110      	bne.n	800dfcc <__mdiff+0x38>
 800dfaa:	4629      	mov	r1, r5
 800dfac:	4630      	mov	r0, r6
 800dfae:	f7ff fd57 	bl	800da60 <_Balloc>
 800dfb2:	b930      	cbnz	r0, 800dfc2 <__mdiff+0x2e>
 800dfb4:	4b39      	ldr	r3, [pc, #228]	; (800e09c <__mdiff+0x108>)
 800dfb6:	4602      	mov	r2, r0
 800dfb8:	f240 2132 	movw	r1, #562	; 0x232
 800dfbc:	4838      	ldr	r0, [pc, #224]	; (800e0a0 <__mdiff+0x10c>)
 800dfbe:	f000 faf3 	bl	800e5a8 <__assert_func>
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dfc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfcc:	bfa4      	itt	ge
 800dfce:	463b      	movge	r3, r7
 800dfd0:	4627      	movge	r7, r4
 800dfd2:	4630      	mov	r0, r6
 800dfd4:	6879      	ldr	r1, [r7, #4]
 800dfd6:	bfa6      	itte	ge
 800dfd8:	461c      	movge	r4, r3
 800dfda:	2500      	movge	r5, #0
 800dfdc:	2501      	movlt	r5, #1
 800dfde:	f7ff fd3f 	bl	800da60 <_Balloc>
 800dfe2:	b920      	cbnz	r0, 800dfee <__mdiff+0x5a>
 800dfe4:	4b2d      	ldr	r3, [pc, #180]	; (800e09c <__mdiff+0x108>)
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dfec:	e7e6      	b.n	800dfbc <__mdiff+0x28>
 800dfee:	693e      	ldr	r6, [r7, #16]
 800dff0:	60c5      	str	r5, [r0, #12]
 800dff2:	6925      	ldr	r5, [r4, #16]
 800dff4:	f107 0114 	add.w	r1, r7, #20
 800dff8:	f104 0914 	add.w	r9, r4, #20
 800dffc:	f100 0e14 	add.w	lr, r0, #20
 800e000:	f107 0210 	add.w	r2, r7, #16
 800e004:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e008:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e00c:	46f2      	mov	sl, lr
 800e00e:	2700      	movs	r7, #0
 800e010:	f859 3b04 	ldr.w	r3, [r9], #4
 800e014:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e018:	fa1f f883 	uxth.w	r8, r3
 800e01c:	fa17 f78b 	uxtah	r7, r7, fp
 800e020:	0c1b      	lsrs	r3, r3, #16
 800e022:	eba7 0808 	sub.w	r8, r7, r8
 800e026:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e02a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e02e:	fa1f f888 	uxth.w	r8, r8
 800e032:	141f      	asrs	r7, r3, #16
 800e034:	454d      	cmp	r5, r9
 800e036:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e03a:	f84a 3b04 	str.w	r3, [sl], #4
 800e03e:	d8e7      	bhi.n	800e010 <__mdiff+0x7c>
 800e040:	1b2b      	subs	r3, r5, r4
 800e042:	3b15      	subs	r3, #21
 800e044:	f023 0303 	bic.w	r3, r3, #3
 800e048:	3304      	adds	r3, #4
 800e04a:	3415      	adds	r4, #21
 800e04c:	42a5      	cmp	r5, r4
 800e04e:	bf38      	it	cc
 800e050:	2304      	movcc	r3, #4
 800e052:	4419      	add	r1, r3
 800e054:	4473      	add	r3, lr
 800e056:	469e      	mov	lr, r3
 800e058:	460d      	mov	r5, r1
 800e05a:	4565      	cmp	r5, ip
 800e05c:	d30e      	bcc.n	800e07c <__mdiff+0xe8>
 800e05e:	f10c 0203 	add.w	r2, ip, #3
 800e062:	1a52      	subs	r2, r2, r1
 800e064:	f022 0203 	bic.w	r2, r2, #3
 800e068:	3903      	subs	r1, #3
 800e06a:	458c      	cmp	ip, r1
 800e06c:	bf38      	it	cc
 800e06e:	2200      	movcc	r2, #0
 800e070:	441a      	add	r2, r3
 800e072:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e076:	b17b      	cbz	r3, 800e098 <__mdiff+0x104>
 800e078:	6106      	str	r6, [r0, #16]
 800e07a:	e7a5      	b.n	800dfc8 <__mdiff+0x34>
 800e07c:	f855 8b04 	ldr.w	r8, [r5], #4
 800e080:	fa17 f488 	uxtah	r4, r7, r8
 800e084:	1422      	asrs	r2, r4, #16
 800e086:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e08a:	b2a4      	uxth	r4, r4
 800e08c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e090:	f84e 4b04 	str.w	r4, [lr], #4
 800e094:	1417      	asrs	r7, r2, #16
 800e096:	e7e0      	b.n	800e05a <__mdiff+0xc6>
 800e098:	3e01      	subs	r6, #1
 800e09a:	e7ea      	b.n	800e072 <__mdiff+0xde>
 800e09c:	0800fc3b 	.word	0x0800fc3b
 800e0a0:	0800fc4c 	.word	0x0800fc4c

0800e0a4 <__d2b>:
 800e0a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e0a8:	4689      	mov	r9, r1
 800e0aa:	2101      	movs	r1, #1
 800e0ac:	ec57 6b10 	vmov	r6, r7, d0
 800e0b0:	4690      	mov	r8, r2
 800e0b2:	f7ff fcd5 	bl	800da60 <_Balloc>
 800e0b6:	4604      	mov	r4, r0
 800e0b8:	b930      	cbnz	r0, 800e0c8 <__d2b+0x24>
 800e0ba:	4602      	mov	r2, r0
 800e0bc:	4b25      	ldr	r3, [pc, #148]	; (800e154 <__d2b+0xb0>)
 800e0be:	4826      	ldr	r0, [pc, #152]	; (800e158 <__d2b+0xb4>)
 800e0c0:	f240 310a 	movw	r1, #778	; 0x30a
 800e0c4:	f000 fa70 	bl	800e5a8 <__assert_func>
 800e0c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e0cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e0d0:	bb35      	cbnz	r5, 800e120 <__d2b+0x7c>
 800e0d2:	2e00      	cmp	r6, #0
 800e0d4:	9301      	str	r3, [sp, #4]
 800e0d6:	d028      	beq.n	800e12a <__d2b+0x86>
 800e0d8:	4668      	mov	r0, sp
 800e0da:	9600      	str	r6, [sp, #0]
 800e0dc:	f7ff fd8c 	bl	800dbf8 <__lo0bits>
 800e0e0:	9900      	ldr	r1, [sp, #0]
 800e0e2:	b300      	cbz	r0, 800e126 <__d2b+0x82>
 800e0e4:	9a01      	ldr	r2, [sp, #4]
 800e0e6:	f1c0 0320 	rsb	r3, r0, #32
 800e0ea:	fa02 f303 	lsl.w	r3, r2, r3
 800e0ee:	430b      	orrs	r3, r1
 800e0f0:	40c2      	lsrs	r2, r0
 800e0f2:	6163      	str	r3, [r4, #20]
 800e0f4:	9201      	str	r2, [sp, #4]
 800e0f6:	9b01      	ldr	r3, [sp, #4]
 800e0f8:	61a3      	str	r3, [r4, #24]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	bf14      	ite	ne
 800e0fe:	2202      	movne	r2, #2
 800e100:	2201      	moveq	r2, #1
 800e102:	6122      	str	r2, [r4, #16]
 800e104:	b1d5      	cbz	r5, 800e13c <__d2b+0x98>
 800e106:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e10a:	4405      	add	r5, r0
 800e10c:	f8c9 5000 	str.w	r5, [r9]
 800e110:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e114:	f8c8 0000 	str.w	r0, [r8]
 800e118:	4620      	mov	r0, r4
 800e11a:	b003      	add	sp, #12
 800e11c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e120:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e124:	e7d5      	b.n	800e0d2 <__d2b+0x2e>
 800e126:	6161      	str	r1, [r4, #20]
 800e128:	e7e5      	b.n	800e0f6 <__d2b+0x52>
 800e12a:	a801      	add	r0, sp, #4
 800e12c:	f7ff fd64 	bl	800dbf8 <__lo0bits>
 800e130:	9b01      	ldr	r3, [sp, #4]
 800e132:	6163      	str	r3, [r4, #20]
 800e134:	2201      	movs	r2, #1
 800e136:	6122      	str	r2, [r4, #16]
 800e138:	3020      	adds	r0, #32
 800e13a:	e7e3      	b.n	800e104 <__d2b+0x60>
 800e13c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e140:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e144:	f8c9 0000 	str.w	r0, [r9]
 800e148:	6918      	ldr	r0, [r3, #16]
 800e14a:	f7ff fd35 	bl	800dbb8 <__hi0bits>
 800e14e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e152:	e7df      	b.n	800e114 <__d2b+0x70>
 800e154:	0800fc3b 	.word	0x0800fc3b
 800e158:	0800fc4c 	.word	0x0800fc4c

0800e15c <_calloc_r>:
 800e15c:	b513      	push	{r0, r1, r4, lr}
 800e15e:	434a      	muls	r2, r1
 800e160:	4611      	mov	r1, r2
 800e162:	9201      	str	r2, [sp, #4]
 800e164:	f000 f85a 	bl	800e21c <_malloc_r>
 800e168:	4604      	mov	r4, r0
 800e16a:	b118      	cbz	r0, 800e174 <_calloc_r+0x18>
 800e16c:	9a01      	ldr	r2, [sp, #4]
 800e16e:	2100      	movs	r1, #0
 800e170:	f7fe f94a 	bl	800c408 <memset>
 800e174:	4620      	mov	r0, r4
 800e176:	b002      	add	sp, #8
 800e178:	bd10      	pop	{r4, pc}
	...

0800e17c <_free_r>:
 800e17c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e17e:	2900      	cmp	r1, #0
 800e180:	d048      	beq.n	800e214 <_free_r+0x98>
 800e182:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e186:	9001      	str	r0, [sp, #4]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	f1a1 0404 	sub.w	r4, r1, #4
 800e18e:	bfb8      	it	lt
 800e190:	18e4      	addlt	r4, r4, r3
 800e192:	f000 fa65 	bl	800e660 <__malloc_lock>
 800e196:	4a20      	ldr	r2, [pc, #128]	; (800e218 <_free_r+0x9c>)
 800e198:	9801      	ldr	r0, [sp, #4]
 800e19a:	6813      	ldr	r3, [r2, #0]
 800e19c:	4615      	mov	r5, r2
 800e19e:	b933      	cbnz	r3, 800e1ae <_free_r+0x32>
 800e1a0:	6063      	str	r3, [r4, #4]
 800e1a2:	6014      	str	r4, [r2, #0]
 800e1a4:	b003      	add	sp, #12
 800e1a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e1aa:	f000 ba5f 	b.w	800e66c <__malloc_unlock>
 800e1ae:	42a3      	cmp	r3, r4
 800e1b0:	d90b      	bls.n	800e1ca <_free_r+0x4e>
 800e1b2:	6821      	ldr	r1, [r4, #0]
 800e1b4:	1862      	adds	r2, r4, r1
 800e1b6:	4293      	cmp	r3, r2
 800e1b8:	bf04      	itt	eq
 800e1ba:	681a      	ldreq	r2, [r3, #0]
 800e1bc:	685b      	ldreq	r3, [r3, #4]
 800e1be:	6063      	str	r3, [r4, #4]
 800e1c0:	bf04      	itt	eq
 800e1c2:	1852      	addeq	r2, r2, r1
 800e1c4:	6022      	streq	r2, [r4, #0]
 800e1c6:	602c      	str	r4, [r5, #0]
 800e1c8:	e7ec      	b.n	800e1a4 <_free_r+0x28>
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	685b      	ldr	r3, [r3, #4]
 800e1ce:	b10b      	cbz	r3, 800e1d4 <_free_r+0x58>
 800e1d0:	42a3      	cmp	r3, r4
 800e1d2:	d9fa      	bls.n	800e1ca <_free_r+0x4e>
 800e1d4:	6811      	ldr	r1, [r2, #0]
 800e1d6:	1855      	adds	r5, r2, r1
 800e1d8:	42a5      	cmp	r5, r4
 800e1da:	d10b      	bne.n	800e1f4 <_free_r+0x78>
 800e1dc:	6824      	ldr	r4, [r4, #0]
 800e1de:	4421      	add	r1, r4
 800e1e0:	1854      	adds	r4, r2, r1
 800e1e2:	42a3      	cmp	r3, r4
 800e1e4:	6011      	str	r1, [r2, #0]
 800e1e6:	d1dd      	bne.n	800e1a4 <_free_r+0x28>
 800e1e8:	681c      	ldr	r4, [r3, #0]
 800e1ea:	685b      	ldr	r3, [r3, #4]
 800e1ec:	6053      	str	r3, [r2, #4]
 800e1ee:	4421      	add	r1, r4
 800e1f0:	6011      	str	r1, [r2, #0]
 800e1f2:	e7d7      	b.n	800e1a4 <_free_r+0x28>
 800e1f4:	d902      	bls.n	800e1fc <_free_r+0x80>
 800e1f6:	230c      	movs	r3, #12
 800e1f8:	6003      	str	r3, [r0, #0]
 800e1fa:	e7d3      	b.n	800e1a4 <_free_r+0x28>
 800e1fc:	6825      	ldr	r5, [r4, #0]
 800e1fe:	1961      	adds	r1, r4, r5
 800e200:	428b      	cmp	r3, r1
 800e202:	bf04      	itt	eq
 800e204:	6819      	ldreq	r1, [r3, #0]
 800e206:	685b      	ldreq	r3, [r3, #4]
 800e208:	6063      	str	r3, [r4, #4]
 800e20a:	bf04      	itt	eq
 800e20c:	1949      	addeq	r1, r1, r5
 800e20e:	6021      	streq	r1, [r4, #0]
 800e210:	6054      	str	r4, [r2, #4]
 800e212:	e7c7      	b.n	800e1a4 <_free_r+0x28>
 800e214:	b003      	add	sp, #12
 800e216:	bd30      	pop	{r4, r5, pc}
 800e218:	200004c8 	.word	0x200004c8

0800e21c <_malloc_r>:
 800e21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e21e:	1ccd      	adds	r5, r1, #3
 800e220:	f025 0503 	bic.w	r5, r5, #3
 800e224:	3508      	adds	r5, #8
 800e226:	2d0c      	cmp	r5, #12
 800e228:	bf38      	it	cc
 800e22a:	250c      	movcc	r5, #12
 800e22c:	2d00      	cmp	r5, #0
 800e22e:	4606      	mov	r6, r0
 800e230:	db01      	blt.n	800e236 <_malloc_r+0x1a>
 800e232:	42a9      	cmp	r1, r5
 800e234:	d903      	bls.n	800e23e <_malloc_r+0x22>
 800e236:	230c      	movs	r3, #12
 800e238:	6033      	str	r3, [r6, #0]
 800e23a:	2000      	movs	r0, #0
 800e23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e23e:	f000 fa0f 	bl	800e660 <__malloc_lock>
 800e242:	4921      	ldr	r1, [pc, #132]	; (800e2c8 <_malloc_r+0xac>)
 800e244:	680a      	ldr	r2, [r1, #0]
 800e246:	4614      	mov	r4, r2
 800e248:	b99c      	cbnz	r4, 800e272 <_malloc_r+0x56>
 800e24a:	4f20      	ldr	r7, [pc, #128]	; (800e2cc <_malloc_r+0xb0>)
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	b923      	cbnz	r3, 800e25a <_malloc_r+0x3e>
 800e250:	4621      	mov	r1, r4
 800e252:	4630      	mov	r0, r6
 800e254:	f000 f998 	bl	800e588 <_sbrk_r>
 800e258:	6038      	str	r0, [r7, #0]
 800e25a:	4629      	mov	r1, r5
 800e25c:	4630      	mov	r0, r6
 800e25e:	f000 f993 	bl	800e588 <_sbrk_r>
 800e262:	1c43      	adds	r3, r0, #1
 800e264:	d123      	bne.n	800e2ae <_malloc_r+0x92>
 800e266:	230c      	movs	r3, #12
 800e268:	6033      	str	r3, [r6, #0]
 800e26a:	4630      	mov	r0, r6
 800e26c:	f000 f9fe 	bl	800e66c <__malloc_unlock>
 800e270:	e7e3      	b.n	800e23a <_malloc_r+0x1e>
 800e272:	6823      	ldr	r3, [r4, #0]
 800e274:	1b5b      	subs	r3, r3, r5
 800e276:	d417      	bmi.n	800e2a8 <_malloc_r+0x8c>
 800e278:	2b0b      	cmp	r3, #11
 800e27a:	d903      	bls.n	800e284 <_malloc_r+0x68>
 800e27c:	6023      	str	r3, [r4, #0]
 800e27e:	441c      	add	r4, r3
 800e280:	6025      	str	r5, [r4, #0]
 800e282:	e004      	b.n	800e28e <_malloc_r+0x72>
 800e284:	6863      	ldr	r3, [r4, #4]
 800e286:	42a2      	cmp	r2, r4
 800e288:	bf0c      	ite	eq
 800e28a:	600b      	streq	r3, [r1, #0]
 800e28c:	6053      	strne	r3, [r2, #4]
 800e28e:	4630      	mov	r0, r6
 800e290:	f000 f9ec 	bl	800e66c <__malloc_unlock>
 800e294:	f104 000b 	add.w	r0, r4, #11
 800e298:	1d23      	adds	r3, r4, #4
 800e29a:	f020 0007 	bic.w	r0, r0, #7
 800e29e:	1ac2      	subs	r2, r0, r3
 800e2a0:	d0cc      	beq.n	800e23c <_malloc_r+0x20>
 800e2a2:	1a1b      	subs	r3, r3, r0
 800e2a4:	50a3      	str	r3, [r4, r2]
 800e2a6:	e7c9      	b.n	800e23c <_malloc_r+0x20>
 800e2a8:	4622      	mov	r2, r4
 800e2aa:	6864      	ldr	r4, [r4, #4]
 800e2ac:	e7cc      	b.n	800e248 <_malloc_r+0x2c>
 800e2ae:	1cc4      	adds	r4, r0, #3
 800e2b0:	f024 0403 	bic.w	r4, r4, #3
 800e2b4:	42a0      	cmp	r0, r4
 800e2b6:	d0e3      	beq.n	800e280 <_malloc_r+0x64>
 800e2b8:	1a21      	subs	r1, r4, r0
 800e2ba:	4630      	mov	r0, r6
 800e2bc:	f000 f964 	bl	800e588 <_sbrk_r>
 800e2c0:	3001      	adds	r0, #1
 800e2c2:	d1dd      	bne.n	800e280 <_malloc_r+0x64>
 800e2c4:	e7cf      	b.n	800e266 <_malloc_r+0x4a>
 800e2c6:	bf00      	nop
 800e2c8:	200004c8 	.word	0x200004c8
 800e2cc:	200004cc 	.word	0x200004cc

0800e2d0 <__ssputs_r>:
 800e2d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2d4:	688e      	ldr	r6, [r1, #8]
 800e2d6:	429e      	cmp	r6, r3
 800e2d8:	4682      	mov	sl, r0
 800e2da:	460c      	mov	r4, r1
 800e2dc:	4690      	mov	r8, r2
 800e2de:	461f      	mov	r7, r3
 800e2e0:	d838      	bhi.n	800e354 <__ssputs_r+0x84>
 800e2e2:	898a      	ldrh	r2, [r1, #12]
 800e2e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e2e8:	d032      	beq.n	800e350 <__ssputs_r+0x80>
 800e2ea:	6825      	ldr	r5, [r4, #0]
 800e2ec:	6909      	ldr	r1, [r1, #16]
 800e2ee:	eba5 0901 	sub.w	r9, r5, r1
 800e2f2:	6965      	ldr	r5, [r4, #20]
 800e2f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e2f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	444b      	add	r3, r9
 800e300:	106d      	asrs	r5, r5, #1
 800e302:	429d      	cmp	r5, r3
 800e304:	bf38      	it	cc
 800e306:	461d      	movcc	r5, r3
 800e308:	0553      	lsls	r3, r2, #21
 800e30a:	d531      	bpl.n	800e370 <__ssputs_r+0xa0>
 800e30c:	4629      	mov	r1, r5
 800e30e:	f7ff ff85 	bl	800e21c <_malloc_r>
 800e312:	4606      	mov	r6, r0
 800e314:	b950      	cbnz	r0, 800e32c <__ssputs_r+0x5c>
 800e316:	230c      	movs	r3, #12
 800e318:	f8ca 3000 	str.w	r3, [sl]
 800e31c:	89a3      	ldrh	r3, [r4, #12]
 800e31e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e322:	81a3      	strh	r3, [r4, #12]
 800e324:	f04f 30ff 	mov.w	r0, #4294967295
 800e328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e32c:	6921      	ldr	r1, [r4, #16]
 800e32e:	464a      	mov	r2, r9
 800e330:	f7fe f85c 	bl	800c3ec <memcpy>
 800e334:	89a3      	ldrh	r3, [r4, #12]
 800e336:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e33a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e33e:	81a3      	strh	r3, [r4, #12]
 800e340:	6126      	str	r6, [r4, #16]
 800e342:	6165      	str	r5, [r4, #20]
 800e344:	444e      	add	r6, r9
 800e346:	eba5 0509 	sub.w	r5, r5, r9
 800e34a:	6026      	str	r6, [r4, #0]
 800e34c:	60a5      	str	r5, [r4, #8]
 800e34e:	463e      	mov	r6, r7
 800e350:	42be      	cmp	r6, r7
 800e352:	d900      	bls.n	800e356 <__ssputs_r+0x86>
 800e354:	463e      	mov	r6, r7
 800e356:	4632      	mov	r2, r6
 800e358:	6820      	ldr	r0, [r4, #0]
 800e35a:	4641      	mov	r1, r8
 800e35c:	f000 f966 	bl	800e62c <memmove>
 800e360:	68a3      	ldr	r3, [r4, #8]
 800e362:	6822      	ldr	r2, [r4, #0]
 800e364:	1b9b      	subs	r3, r3, r6
 800e366:	4432      	add	r2, r6
 800e368:	60a3      	str	r3, [r4, #8]
 800e36a:	6022      	str	r2, [r4, #0]
 800e36c:	2000      	movs	r0, #0
 800e36e:	e7db      	b.n	800e328 <__ssputs_r+0x58>
 800e370:	462a      	mov	r2, r5
 800e372:	f000 f981 	bl	800e678 <_realloc_r>
 800e376:	4606      	mov	r6, r0
 800e378:	2800      	cmp	r0, #0
 800e37a:	d1e1      	bne.n	800e340 <__ssputs_r+0x70>
 800e37c:	6921      	ldr	r1, [r4, #16]
 800e37e:	4650      	mov	r0, sl
 800e380:	f7ff fefc 	bl	800e17c <_free_r>
 800e384:	e7c7      	b.n	800e316 <__ssputs_r+0x46>
	...

0800e388 <_svfiprintf_r>:
 800e388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e38c:	4698      	mov	r8, r3
 800e38e:	898b      	ldrh	r3, [r1, #12]
 800e390:	061b      	lsls	r3, r3, #24
 800e392:	b09d      	sub	sp, #116	; 0x74
 800e394:	4607      	mov	r7, r0
 800e396:	460d      	mov	r5, r1
 800e398:	4614      	mov	r4, r2
 800e39a:	d50e      	bpl.n	800e3ba <_svfiprintf_r+0x32>
 800e39c:	690b      	ldr	r3, [r1, #16]
 800e39e:	b963      	cbnz	r3, 800e3ba <_svfiprintf_r+0x32>
 800e3a0:	2140      	movs	r1, #64	; 0x40
 800e3a2:	f7ff ff3b 	bl	800e21c <_malloc_r>
 800e3a6:	6028      	str	r0, [r5, #0]
 800e3a8:	6128      	str	r0, [r5, #16]
 800e3aa:	b920      	cbnz	r0, 800e3b6 <_svfiprintf_r+0x2e>
 800e3ac:	230c      	movs	r3, #12
 800e3ae:	603b      	str	r3, [r7, #0]
 800e3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b4:	e0d1      	b.n	800e55a <_svfiprintf_r+0x1d2>
 800e3b6:	2340      	movs	r3, #64	; 0x40
 800e3b8:	616b      	str	r3, [r5, #20]
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	9309      	str	r3, [sp, #36]	; 0x24
 800e3be:	2320      	movs	r3, #32
 800e3c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e3c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e3c8:	2330      	movs	r3, #48	; 0x30
 800e3ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e574 <_svfiprintf_r+0x1ec>
 800e3ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e3d2:	f04f 0901 	mov.w	r9, #1
 800e3d6:	4623      	mov	r3, r4
 800e3d8:	469a      	mov	sl, r3
 800e3da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3de:	b10a      	cbz	r2, 800e3e4 <_svfiprintf_r+0x5c>
 800e3e0:	2a25      	cmp	r2, #37	; 0x25
 800e3e2:	d1f9      	bne.n	800e3d8 <_svfiprintf_r+0x50>
 800e3e4:	ebba 0b04 	subs.w	fp, sl, r4
 800e3e8:	d00b      	beq.n	800e402 <_svfiprintf_r+0x7a>
 800e3ea:	465b      	mov	r3, fp
 800e3ec:	4622      	mov	r2, r4
 800e3ee:	4629      	mov	r1, r5
 800e3f0:	4638      	mov	r0, r7
 800e3f2:	f7ff ff6d 	bl	800e2d0 <__ssputs_r>
 800e3f6:	3001      	adds	r0, #1
 800e3f8:	f000 80aa 	beq.w	800e550 <_svfiprintf_r+0x1c8>
 800e3fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e3fe:	445a      	add	r2, fp
 800e400:	9209      	str	r2, [sp, #36]	; 0x24
 800e402:	f89a 3000 	ldrb.w	r3, [sl]
 800e406:	2b00      	cmp	r3, #0
 800e408:	f000 80a2 	beq.w	800e550 <_svfiprintf_r+0x1c8>
 800e40c:	2300      	movs	r3, #0
 800e40e:	f04f 32ff 	mov.w	r2, #4294967295
 800e412:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e416:	f10a 0a01 	add.w	sl, sl, #1
 800e41a:	9304      	str	r3, [sp, #16]
 800e41c:	9307      	str	r3, [sp, #28]
 800e41e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e422:	931a      	str	r3, [sp, #104]	; 0x68
 800e424:	4654      	mov	r4, sl
 800e426:	2205      	movs	r2, #5
 800e428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e42c:	4851      	ldr	r0, [pc, #324]	; (800e574 <_svfiprintf_r+0x1ec>)
 800e42e:	f7f1 fed7 	bl	80001e0 <memchr>
 800e432:	9a04      	ldr	r2, [sp, #16]
 800e434:	b9d8      	cbnz	r0, 800e46e <_svfiprintf_r+0xe6>
 800e436:	06d0      	lsls	r0, r2, #27
 800e438:	bf44      	itt	mi
 800e43a:	2320      	movmi	r3, #32
 800e43c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e440:	0711      	lsls	r1, r2, #28
 800e442:	bf44      	itt	mi
 800e444:	232b      	movmi	r3, #43	; 0x2b
 800e446:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e44a:	f89a 3000 	ldrb.w	r3, [sl]
 800e44e:	2b2a      	cmp	r3, #42	; 0x2a
 800e450:	d015      	beq.n	800e47e <_svfiprintf_r+0xf6>
 800e452:	9a07      	ldr	r2, [sp, #28]
 800e454:	4654      	mov	r4, sl
 800e456:	2000      	movs	r0, #0
 800e458:	f04f 0c0a 	mov.w	ip, #10
 800e45c:	4621      	mov	r1, r4
 800e45e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e462:	3b30      	subs	r3, #48	; 0x30
 800e464:	2b09      	cmp	r3, #9
 800e466:	d94e      	bls.n	800e506 <_svfiprintf_r+0x17e>
 800e468:	b1b0      	cbz	r0, 800e498 <_svfiprintf_r+0x110>
 800e46a:	9207      	str	r2, [sp, #28]
 800e46c:	e014      	b.n	800e498 <_svfiprintf_r+0x110>
 800e46e:	eba0 0308 	sub.w	r3, r0, r8
 800e472:	fa09 f303 	lsl.w	r3, r9, r3
 800e476:	4313      	orrs	r3, r2
 800e478:	9304      	str	r3, [sp, #16]
 800e47a:	46a2      	mov	sl, r4
 800e47c:	e7d2      	b.n	800e424 <_svfiprintf_r+0x9c>
 800e47e:	9b03      	ldr	r3, [sp, #12]
 800e480:	1d19      	adds	r1, r3, #4
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	9103      	str	r1, [sp, #12]
 800e486:	2b00      	cmp	r3, #0
 800e488:	bfbb      	ittet	lt
 800e48a:	425b      	neglt	r3, r3
 800e48c:	f042 0202 	orrlt.w	r2, r2, #2
 800e490:	9307      	strge	r3, [sp, #28]
 800e492:	9307      	strlt	r3, [sp, #28]
 800e494:	bfb8      	it	lt
 800e496:	9204      	strlt	r2, [sp, #16]
 800e498:	7823      	ldrb	r3, [r4, #0]
 800e49a:	2b2e      	cmp	r3, #46	; 0x2e
 800e49c:	d10c      	bne.n	800e4b8 <_svfiprintf_r+0x130>
 800e49e:	7863      	ldrb	r3, [r4, #1]
 800e4a0:	2b2a      	cmp	r3, #42	; 0x2a
 800e4a2:	d135      	bne.n	800e510 <_svfiprintf_r+0x188>
 800e4a4:	9b03      	ldr	r3, [sp, #12]
 800e4a6:	1d1a      	adds	r2, r3, #4
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	9203      	str	r2, [sp, #12]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	bfb8      	it	lt
 800e4b0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e4b4:	3402      	adds	r4, #2
 800e4b6:	9305      	str	r3, [sp, #20]
 800e4b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e584 <_svfiprintf_r+0x1fc>
 800e4bc:	7821      	ldrb	r1, [r4, #0]
 800e4be:	2203      	movs	r2, #3
 800e4c0:	4650      	mov	r0, sl
 800e4c2:	f7f1 fe8d 	bl	80001e0 <memchr>
 800e4c6:	b140      	cbz	r0, 800e4da <_svfiprintf_r+0x152>
 800e4c8:	2340      	movs	r3, #64	; 0x40
 800e4ca:	eba0 000a 	sub.w	r0, r0, sl
 800e4ce:	fa03 f000 	lsl.w	r0, r3, r0
 800e4d2:	9b04      	ldr	r3, [sp, #16]
 800e4d4:	4303      	orrs	r3, r0
 800e4d6:	3401      	adds	r4, #1
 800e4d8:	9304      	str	r3, [sp, #16]
 800e4da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4de:	4826      	ldr	r0, [pc, #152]	; (800e578 <_svfiprintf_r+0x1f0>)
 800e4e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e4e4:	2206      	movs	r2, #6
 800e4e6:	f7f1 fe7b 	bl	80001e0 <memchr>
 800e4ea:	2800      	cmp	r0, #0
 800e4ec:	d038      	beq.n	800e560 <_svfiprintf_r+0x1d8>
 800e4ee:	4b23      	ldr	r3, [pc, #140]	; (800e57c <_svfiprintf_r+0x1f4>)
 800e4f0:	bb1b      	cbnz	r3, 800e53a <_svfiprintf_r+0x1b2>
 800e4f2:	9b03      	ldr	r3, [sp, #12]
 800e4f4:	3307      	adds	r3, #7
 800e4f6:	f023 0307 	bic.w	r3, r3, #7
 800e4fa:	3308      	adds	r3, #8
 800e4fc:	9303      	str	r3, [sp, #12]
 800e4fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e500:	4433      	add	r3, r6
 800e502:	9309      	str	r3, [sp, #36]	; 0x24
 800e504:	e767      	b.n	800e3d6 <_svfiprintf_r+0x4e>
 800e506:	fb0c 3202 	mla	r2, ip, r2, r3
 800e50a:	460c      	mov	r4, r1
 800e50c:	2001      	movs	r0, #1
 800e50e:	e7a5      	b.n	800e45c <_svfiprintf_r+0xd4>
 800e510:	2300      	movs	r3, #0
 800e512:	3401      	adds	r4, #1
 800e514:	9305      	str	r3, [sp, #20]
 800e516:	4619      	mov	r1, r3
 800e518:	f04f 0c0a 	mov.w	ip, #10
 800e51c:	4620      	mov	r0, r4
 800e51e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e522:	3a30      	subs	r2, #48	; 0x30
 800e524:	2a09      	cmp	r2, #9
 800e526:	d903      	bls.n	800e530 <_svfiprintf_r+0x1a8>
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d0c5      	beq.n	800e4b8 <_svfiprintf_r+0x130>
 800e52c:	9105      	str	r1, [sp, #20]
 800e52e:	e7c3      	b.n	800e4b8 <_svfiprintf_r+0x130>
 800e530:	fb0c 2101 	mla	r1, ip, r1, r2
 800e534:	4604      	mov	r4, r0
 800e536:	2301      	movs	r3, #1
 800e538:	e7f0      	b.n	800e51c <_svfiprintf_r+0x194>
 800e53a:	ab03      	add	r3, sp, #12
 800e53c:	9300      	str	r3, [sp, #0]
 800e53e:	462a      	mov	r2, r5
 800e540:	4b0f      	ldr	r3, [pc, #60]	; (800e580 <_svfiprintf_r+0x1f8>)
 800e542:	a904      	add	r1, sp, #16
 800e544:	4638      	mov	r0, r7
 800e546:	f7fe f807 	bl	800c558 <_printf_float>
 800e54a:	1c42      	adds	r2, r0, #1
 800e54c:	4606      	mov	r6, r0
 800e54e:	d1d6      	bne.n	800e4fe <_svfiprintf_r+0x176>
 800e550:	89ab      	ldrh	r3, [r5, #12]
 800e552:	065b      	lsls	r3, r3, #25
 800e554:	f53f af2c 	bmi.w	800e3b0 <_svfiprintf_r+0x28>
 800e558:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e55a:	b01d      	add	sp, #116	; 0x74
 800e55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e560:	ab03      	add	r3, sp, #12
 800e562:	9300      	str	r3, [sp, #0]
 800e564:	462a      	mov	r2, r5
 800e566:	4b06      	ldr	r3, [pc, #24]	; (800e580 <_svfiprintf_r+0x1f8>)
 800e568:	a904      	add	r1, sp, #16
 800e56a:	4638      	mov	r0, r7
 800e56c:	f7fe fa98 	bl	800caa0 <_printf_i>
 800e570:	e7eb      	b.n	800e54a <_svfiprintf_r+0x1c2>
 800e572:	bf00      	nop
 800e574:	0800fdac 	.word	0x0800fdac
 800e578:	0800fdb6 	.word	0x0800fdb6
 800e57c:	0800c559 	.word	0x0800c559
 800e580:	0800e2d1 	.word	0x0800e2d1
 800e584:	0800fdb2 	.word	0x0800fdb2

0800e588 <_sbrk_r>:
 800e588:	b538      	push	{r3, r4, r5, lr}
 800e58a:	4d06      	ldr	r5, [pc, #24]	; (800e5a4 <_sbrk_r+0x1c>)
 800e58c:	2300      	movs	r3, #0
 800e58e:	4604      	mov	r4, r0
 800e590:	4608      	mov	r0, r1
 800e592:	602b      	str	r3, [r5, #0]
 800e594:	f7f4 fc6a 	bl	8002e6c <_sbrk>
 800e598:	1c43      	adds	r3, r0, #1
 800e59a:	d102      	bne.n	800e5a2 <_sbrk_r+0x1a>
 800e59c:	682b      	ldr	r3, [r5, #0]
 800e59e:	b103      	cbz	r3, 800e5a2 <_sbrk_r+0x1a>
 800e5a0:	6023      	str	r3, [r4, #0]
 800e5a2:	bd38      	pop	{r3, r4, r5, pc}
 800e5a4:	20000880 	.word	0x20000880

0800e5a8 <__assert_func>:
 800e5a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e5aa:	4614      	mov	r4, r2
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	4b09      	ldr	r3, [pc, #36]	; (800e5d4 <__assert_func+0x2c>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	4605      	mov	r5, r0
 800e5b4:	68d8      	ldr	r0, [r3, #12]
 800e5b6:	b14c      	cbz	r4, 800e5cc <__assert_func+0x24>
 800e5b8:	4b07      	ldr	r3, [pc, #28]	; (800e5d8 <__assert_func+0x30>)
 800e5ba:	9100      	str	r1, [sp, #0]
 800e5bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e5c0:	4906      	ldr	r1, [pc, #24]	; (800e5dc <__assert_func+0x34>)
 800e5c2:	462b      	mov	r3, r5
 800e5c4:	f000 f80e 	bl	800e5e4 <fiprintf>
 800e5c8:	f000 faa4 	bl	800eb14 <abort>
 800e5cc:	4b04      	ldr	r3, [pc, #16]	; (800e5e0 <__assert_func+0x38>)
 800e5ce:	461c      	mov	r4, r3
 800e5d0:	e7f3      	b.n	800e5ba <__assert_func+0x12>
 800e5d2:	bf00      	nop
 800e5d4:	2000000c 	.word	0x2000000c
 800e5d8:	0800fdbd 	.word	0x0800fdbd
 800e5dc:	0800fdca 	.word	0x0800fdca
 800e5e0:	0800fdf8 	.word	0x0800fdf8

0800e5e4 <fiprintf>:
 800e5e4:	b40e      	push	{r1, r2, r3}
 800e5e6:	b503      	push	{r0, r1, lr}
 800e5e8:	4601      	mov	r1, r0
 800e5ea:	ab03      	add	r3, sp, #12
 800e5ec:	4805      	ldr	r0, [pc, #20]	; (800e604 <fiprintf+0x20>)
 800e5ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5f2:	6800      	ldr	r0, [r0, #0]
 800e5f4:	9301      	str	r3, [sp, #4]
 800e5f6:	f000 f88f 	bl	800e718 <_vfiprintf_r>
 800e5fa:	b002      	add	sp, #8
 800e5fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e600:	b003      	add	sp, #12
 800e602:	4770      	bx	lr
 800e604:	2000000c 	.word	0x2000000c

0800e608 <__ascii_mbtowc>:
 800e608:	b082      	sub	sp, #8
 800e60a:	b901      	cbnz	r1, 800e60e <__ascii_mbtowc+0x6>
 800e60c:	a901      	add	r1, sp, #4
 800e60e:	b142      	cbz	r2, 800e622 <__ascii_mbtowc+0x1a>
 800e610:	b14b      	cbz	r3, 800e626 <__ascii_mbtowc+0x1e>
 800e612:	7813      	ldrb	r3, [r2, #0]
 800e614:	600b      	str	r3, [r1, #0]
 800e616:	7812      	ldrb	r2, [r2, #0]
 800e618:	1e10      	subs	r0, r2, #0
 800e61a:	bf18      	it	ne
 800e61c:	2001      	movne	r0, #1
 800e61e:	b002      	add	sp, #8
 800e620:	4770      	bx	lr
 800e622:	4610      	mov	r0, r2
 800e624:	e7fb      	b.n	800e61e <__ascii_mbtowc+0x16>
 800e626:	f06f 0001 	mvn.w	r0, #1
 800e62a:	e7f8      	b.n	800e61e <__ascii_mbtowc+0x16>

0800e62c <memmove>:
 800e62c:	4288      	cmp	r0, r1
 800e62e:	b510      	push	{r4, lr}
 800e630:	eb01 0402 	add.w	r4, r1, r2
 800e634:	d902      	bls.n	800e63c <memmove+0x10>
 800e636:	4284      	cmp	r4, r0
 800e638:	4623      	mov	r3, r4
 800e63a:	d807      	bhi.n	800e64c <memmove+0x20>
 800e63c:	1e43      	subs	r3, r0, #1
 800e63e:	42a1      	cmp	r1, r4
 800e640:	d008      	beq.n	800e654 <memmove+0x28>
 800e642:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e646:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e64a:	e7f8      	b.n	800e63e <memmove+0x12>
 800e64c:	4402      	add	r2, r0
 800e64e:	4601      	mov	r1, r0
 800e650:	428a      	cmp	r2, r1
 800e652:	d100      	bne.n	800e656 <memmove+0x2a>
 800e654:	bd10      	pop	{r4, pc}
 800e656:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e65a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e65e:	e7f7      	b.n	800e650 <memmove+0x24>

0800e660 <__malloc_lock>:
 800e660:	4801      	ldr	r0, [pc, #4]	; (800e668 <__malloc_lock+0x8>)
 800e662:	f000 bc17 	b.w	800ee94 <__retarget_lock_acquire_recursive>
 800e666:	bf00      	nop
 800e668:	20000888 	.word	0x20000888

0800e66c <__malloc_unlock>:
 800e66c:	4801      	ldr	r0, [pc, #4]	; (800e674 <__malloc_unlock+0x8>)
 800e66e:	f000 bc12 	b.w	800ee96 <__retarget_lock_release_recursive>
 800e672:	bf00      	nop
 800e674:	20000888 	.word	0x20000888

0800e678 <_realloc_r>:
 800e678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e67a:	4607      	mov	r7, r0
 800e67c:	4614      	mov	r4, r2
 800e67e:	460e      	mov	r6, r1
 800e680:	b921      	cbnz	r1, 800e68c <_realloc_r+0x14>
 800e682:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e686:	4611      	mov	r1, r2
 800e688:	f7ff bdc8 	b.w	800e21c <_malloc_r>
 800e68c:	b922      	cbnz	r2, 800e698 <_realloc_r+0x20>
 800e68e:	f7ff fd75 	bl	800e17c <_free_r>
 800e692:	4625      	mov	r5, r4
 800e694:	4628      	mov	r0, r5
 800e696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e698:	f000 fc62 	bl	800ef60 <_malloc_usable_size_r>
 800e69c:	42a0      	cmp	r0, r4
 800e69e:	d20f      	bcs.n	800e6c0 <_realloc_r+0x48>
 800e6a0:	4621      	mov	r1, r4
 800e6a2:	4638      	mov	r0, r7
 800e6a4:	f7ff fdba 	bl	800e21c <_malloc_r>
 800e6a8:	4605      	mov	r5, r0
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	d0f2      	beq.n	800e694 <_realloc_r+0x1c>
 800e6ae:	4631      	mov	r1, r6
 800e6b0:	4622      	mov	r2, r4
 800e6b2:	f7fd fe9b 	bl	800c3ec <memcpy>
 800e6b6:	4631      	mov	r1, r6
 800e6b8:	4638      	mov	r0, r7
 800e6ba:	f7ff fd5f 	bl	800e17c <_free_r>
 800e6be:	e7e9      	b.n	800e694 <_realloc_r+0x1c>
 800e6c0:	4635      	mov	r5, r6
 800e6c2:	e7e7      	b.n	800e694 <_realloc_r+0x1c>

0800e6c4 <__sfputc_r>:
 800e6c4:	6893      	ldr	r3, [r2, #8]
 800e6c6:	3b01      	subs	r3, #1
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	b410      	push	{r4}
 800e6cc:	6093      	str	r3, [r2, #8]
 800e6ce:	da08      	bge.n	800e6e2 <__sfputc_r+0x1e>
 800e6d0:	6994      	ldr	r4, [r2, #24]
 800e6d2:	42a3      	cmp	r3, r4
 800e6d4:	db01      	blt.n	800e6da <__sfputc_r+0x16>
 800e6d6:	290a      	cmp	r1, #10
 800e6d8:	d103      	bne.n	800e6e2 <__sfputc_r+0x1e>
 800e6da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6de:	f000 b94b 	b.w	800e978 <__swbuf_r>
 800e6e2:	6813      	ldr	r3, [r2, #0]
 800e6e4:	1c58      	adds	r0, r3, #1
 800e6e6:	6010      	str	r0, [r2, #0]
 800e6e8:	7019      	strb	r1, [r3, #0]
 800e6ea:	4608      	mov	r0, r1
 800e6ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6f0:	4770      	bx	lr

0800e6f2 <__sfputs_r>:
 800e6f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6f4:	4606      	mov	r6, r0
 800e6f6:	460f      	mov	r7, r1
 800e6f8:	4614      	mov	r4, r2
 800e6fa:	18d5      	adds	r5, r2, r3
 800e6fc:	42ac      	cmp	r4, r5
 800e6fe:	d101      	bne.n	800e704 <__sfputs_r+0x12>
 800e700:	2000      	movs	r0, #0
 800e702:	e007      	b.n	800e714 <__sfputs_r+0x22>
 800e704:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e708:	463a      	mov	r2, r7
 800e70a:	4630      	mov	r0, r6
 800e70c:	f7ff ffda 	bl	800e6c4 <__sfputc_r>
 800e710:	1c43      	adds	r3, r0, #1
 800e712:	d1f3      	bne.n	800e6fc <__sfputs_r+0xa>
 800e714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e718 <_vfiprintf_r>:
 800e718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e71c:	460d      	mov	r5, r1
 800e71e:	b09d      	sub	sp, #116	; 0x74
 800e720:	4614      	mov	r4, r2
 800e722:	4698      	mov	r8, r3
 800e724:	4606      	mov	r6, r0
 800e726:	b118      	cbz	r0, 800e730 <_vfiprintf_r+0x18>
 800e728:	6983      	ldr	r3, [r0, #24]
 800e72a:	b90b      	cbnz	r3, 800e730 <_vfiprintf_r+0x18>
 800e72c:	f000 fb14 	bl	800ed58 <__sinit>
 800e730:	4b89      	ldr	r3, [pc, #548]	; (800e958 <_vfiprintf_r+0x240>)
 800e732:	429d      	cmp	r5, r3
 800e734:	d11b      	bne.n	800e76e <_vfiprintf_r+0x56>
 800e736:	6875      	ldr	r5, [r6, #4]
 800e738:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e73a:	07d9      	lsls	r1, r3, #31
 800e73c:	d405      	bmi.n	800e74a <_vfiprintf_r+0x32>
 800e73e:	89ab      	ldrh	r3, [r5, #12]
 800e740:	059a      	lsls	r2, r3, #22
 800e742:	d402      	bmi.n	800e74a <_vfiprintf_r+0x32>
 800e744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e746:	f000 fba5 	bl	800ee94 <__retarget_lock_acquire_recursive>
 800e74a:	89ab      	ldrh	r3, [r5, #12]
 800e74c:	071b      	lsls	r3, r3, #28
 800e74e:	d501      	bpl.n	800e754 <_vfiprintf_r+0x3c>
 800e750:	692b      	ldr	r3, [r5, #16]
 800e752:	b9eb      	cbnz	r3, 800e790 <_vfiprintf_r+0x78>
 800e754:	4629      	mov	r1, r5
 800e756:	4630      	mov	r0, r6
 800e758:	f000 f96e 	bl	800ea38 <__swsetup_r>
 800e75c:	b1c0      	cbz	r0, 800e790 <_vfiprintf_r+0x78>
 800e75e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e760:	07dc      	lsls	r4, r3, #31
 800e762:	d50e      	bpl.n	800e782 <_vfiprintf_r+0x6a>
 800e764:	f04f 30ff 	mov.w	r0, #4294967295
 800e768:	b01d      	add	sp, #116	; 0x74
 800e76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e76e:	4b7b      	ldr	r3, [pc, #492]	; (800e95c <_vfiprintf_r+0x244>)
 800e770:	429d      	cmp	r5, r3
 800e772:	d101      	bne.n	800e778 <_vfiprintf_r+0x60>
 800e774:	68b5      	ldr	r5, [r6, #8]
 800e776:	e7df      	b.n	800e738 <_vfiprintf_r+0x20>
 800e778:	4b79      	ldr	r3, [pc, #484]	; (800e960 <_vfiprintf_r+0x248>)
 800e77a:	429d      	cmp	r5, r3
 800e77c:	bf08      	it	eq
 800e77e:	68f5      	ldreq	r5, [r6, #12]
 800e780:	e7da      	b.n	800e738 <_vfiprintf_r+0x20>
 800e782:	89ab      	ldrh	r3, [r5, #12]
 800e784:	0598      	lsls	r0, r3, #22
 800e786:	d4ed      	bmi.n	800e764 <_vfiprintf_r+0x4c>
 800e788:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e78a:	f000 fb84 	bl	800ee96 <__retarget_lock_release_recursive>
 800e78e:	e7e9      	b.n	800e764 <_vfiprintf_r+0x4c>
 800e790:	2300      	movs	r3, #0
 800e792:	9309      	str	r3, [sp, #36]	; 0x24
 800e794:	2320      	movs	r3, #32
 800e796:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e79a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e79e:	2330      	movs	r3, #48	; 0x30
 800e7a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e964 <_vfiprintf_r+0x24c>
 800e7a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e7a8:	f04f 0901 	mov.w	r9, #1
 800e7ac:	4623      	mov	r3, r4
 800e7ae:	469a      	mov	sl, r3
 800e7b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7b4:	b10a      	cbz	r2, 800e7ba <_vfiprintf_r+0xa2>
 800e7b6:	2a25      	cmp	r2, #37	; 0x25
 800e7b8:	d1f9      	bne.n	800e7ae <_vfiprintf_r+0x96>
 800e7ba:	ebba 0b04 	subs.w	fp, sl, r4
 800e7be:	d00b      	beq.n	800e7d8 <_vfiprintf_r+0xc0>
 800e7c0:	465b      	mov	r3, fp
 800e7c2:	4622      	mov	r2, r4
 800e7c4:	4629      	mov	r1, r5
 800e7c6:	4630      	mov	r0, r6
 800e7c8:	f7ff ff93 	bl	800e6f2 <__sfputs_r>
 800e7cc:	3001      	adds	r0, #1
 800e7ce:	f000 80aa 	beq.w	800e926 <_vfiprintf_r+0x20e>
 800e7d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7d4:	445a      	add	r2, fp
 800e7d6:	9209      	str	r2, [sp, #36]	; 0x24
 800e7d8:	f89a 3000 	ldrb.w	r3, [sl]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	f000 80a2 	beq.w	800e926 <_vfiprintf_r+0x20e>
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e7e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7ec:	f10a 0a01 	add.w	sl, sl, #1
 800e7f0:	9304      	str	r3, [sp, #16]
 800e7f2:	9307      	str	r3, [sp, #28]
 800e7f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e7f8:	931a      	str	r3, [sp, #104]	; 0x68
 800e7fa:	4654      	mov	r4, sl
 800e7fc:	2205      	movs	r2, #5
 800e7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e802:	4858      	ldr	r0, [pc, #352]	; (800e964 <_vfiprintf_r+0x24c>)
 800e804:	f7f1 fcec 	bl	80001e0 <memchr>
 800e808:	9a04      	ldr	r2, [sp, #16]
 800e80a:	b9d8      	cbnz	r0, 800e844 <_vfiprintf_r+0x12c>
 800e80c:	06d1      	lsls	r1, r2, #27
 800e80e:	bf44      	itt	mi
 800e810:	2320      	movmi	r3, #32
 800e812:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e816:	0713      	lsls	r3, r2, #28
 800e818:	bf44      	itt	mi
 800e81a:	232b      	movmi	r3, #43	; 0x2b
 800e81c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e820:	f89a 3000 	ldrb.w	r3, [sl]
 800e824:	2b2a      	cmp	r3, #42	; 0x2a
 800e826:	d015      	beq.n	800e854 <_vfiprintf_r+0x13c>
 800e828:	9a07      	ldr	r2, [sp, #28]
 800e82a:	4654      	mov	r4, sl
 800e82c:	2000      	movs	r0, #0
 800e82e:	f04f 0c0a 	mov.w	ip, #10
 800e832:	4621      	mov	r1, r4
 800e834:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e838:	3b30      	subs	r3, #48	; 0x30
 800e83a:	2b09      	cmp	r3, #9
 800e83c:	d94e      	bls.n	800e8dc <_vfiprintf_r+0x1c4>
 800e83e:	b1b0      	cbz	r0, 800e86e <_vfiprintf_r+0x156>
 800e840:	9207      	str	r2, [sp, #28]
 800e842:	e014      	b.n	800e86e <_vfiprintf_r+0x156>
 800e844:	eba0 0308 	sub.w	r3, r0, r8
 800e848:	fa09 f303 	lsl.w	r3, r9, r3
 800e84c:	4313      	orrs	r3, r2
 800e84e:	9304      	str	r3, [sp, #16]
 800e850:	46a2      	mov	sl, r4
 800e852:	e7d2      	b.n	800e7fa <_vfiprintf_r+0xe2>
 800e854:	9b03      	ldr	r3, [sp, #12]
 800e856:	1d19      	adds	r1, r3, #4
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	9103      	str	r1, [sp, #12]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	bfbb      	ittet	lt
 800e860:	425b      	neglt	r3, r3
 800e862:	f042 0202 	orrlt.w	r2, r2, #2
 800e866:	9307      	strge	r3, [sp, #28]
 800e868:	9307      	strlt	r3, [sp, #28]
 800e86a:	bfb8      	it	lt
 800e86c:	9204      	strlt	r2, [sp, #16]
 800e86e:	7823      	ldrb	r3, [r4, #0]
 800e870:	2b2e      	cmp	r3, #46	; 0x2e
 800e872:	d10c      	bne.n	800e88e <_vfiprintf_r+0x176>
 800e874:	7863      	ldrb	r3, [r4, #1]
 800e876:	2b2a      	cmp	r3, #42	; 0x2a
 800e878:	d135      	bne.n	800e8e6 <_vfiprintf_r+0x1ce>
 800e87a:	9b03      	ldr	r3, [sp, #12]
 800e87c:	1d1a      	adds	r2, r3, #4
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	9203      	str	r2, [sp, #12]
 800e882:	2b00      	cmp	r3, #0
 800e884:	bfb8      	it	lt
 800e886:	f04f 33ff 	movlt.w	r3, #4294967295
 800e88a:	3402      	adds	r4, #2
 800e88c:	9305      	str	r3, [sp, #20]
 800e88e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e974 <_vfiprintf_r+0x25c>
 800e892:	7821      	ldrb	r1, [r4, #0]
 800e894:	2203      	movs	r2, #3
 800e896:	4650      	mov	r0, sl
 800e898:	f7f1 fca2 	bl	80001e0 <memchr>
 800e89c:	b140      	cbz	r0, 800e8b0 <_vfiprintf_r+0x198>
 800e89e:	2340      	movs	r3, #64	; 0x40
 800e8a0:	eba0 000a 	sub.w	r0, r0, sl
 800e8a4:	fa03 f000 	lsl.w	r0, r3, r0
 800e8a8:	9b04      	ldr	r3, [sp, #16]
 800e8aa:	4303      	orrs	r3, r0
 800e8ac:	3401      	adds	r4, #1
 800e8ae:	9304      	str	r3, [sp, #16]
 800e8b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8b4:	482c      	ldr	r0, [pc, #176]	; (800e968 <_vfiprintf_r+0x250>)
 800e8b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e8ba:	2206      	movs	r2, #6
 800e8bc:	f7f1 fc90 	bl	80001e0 <memchr>
 800e8c0:	2800      	cmp	r0, #0
 800e8c2:	d03f      	beq.n	800e944 <_vfiprintf_r+0x22c>
 800e8c4:	4b29      	ldr	r3, [pc, #164]	; (800e96c <_vfiprintf_r+0x254>)
 800e8c6:	bb1b      	cbnz	r3, 800e910 <_vfiprintf_r+0x1f8>
 800e8c8:	9b03      	ldr	r3, [sp, #12]
 800e8ca:	3307      	adds	r3, #7
 800e8cc:	f023 0307 	bic.w	r3, r3, #7
 800e8d0:	3308      	adds	r3, #8
 800e8d2:	9303      	str	r3, [sp, #12]
 800e8d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8d6:	443b      	add	r3, r7
 800e8d8:	9309      	str	r3, [sp, #36]	; 0x24
 800e8da:	e767      	b.n	800e7ac <_vfiprintf_r+0x94>
 800e8dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8e0:	460c      	mov	r4, r1
 800e8e2:	2001      	movs	r0, #1
 800e8e4:	e7a5      	b.n	800e832 <_vfiprintf_r+0x11a>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	3401      	adds	r4, #1
 800e8ea:	9305      	str	r3, [sp, #20]
 800e8ec:	4619      	mov	r1, r3
 800e8ee:	f04f 0c0a 	mov.w	ip, #10
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8f8:	3a30      	subs	r2, #48	; 0x30
 800e8fa:	2a09      	cmp	r2, #9
 800e8fc:	d903      	bls.n	800e906 <_vfiprintf_r+0x1ee>
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d0c5      	beq.n	800e88e <_vfiprintf_r+0x176>
 800e902:	9105      	str	r1, [sp, #20]
 800e904:	e7c3      	b.n	800e88e <_vfiprintf_r+0x176>
 800e906:	fb0c 2101 	mla	r1, ip, r1, r2
 800e90a:	4604      	mov	r4, r0
 800e90c:	2301      	movs	r3, #1
 800e90e:	e7f0      	b.n	800e8f2 <_vfiprintf_r+0x1da>
 800e910:	ab03      	add	r3, sp, #12
 800e912:	9300      	str	r3, [sp, #0]
 800e914:	462a      	mov	r2, r5
 800e916:	4b16      	ldr	r3, [pc, #88]	; (800e970 <_vfiprintf_r+0x258>)
 800e918:	a904      	add	r1, sp, #16
 800e91a:	4630      	mov	r0, r6
 800e91c:	f7fd fe1c 	bl	800c558 <_printf_float>
 800e920:	4607      	mov	r7, r0
 800e922:	1c78      	adds	r0, r7, #1
 800e924:	d1d6      	bne.n	800e8d4 <_vfiprintf_r+0x1bc>
 800e926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e928:	07d9      	lsls	r1, r3, #31
 800e92a:	d405      	bmi.n	800e938 <_vfiprintf_r+0x220>
 800e92c:	89ab      	ldrh	r3, [r5, #12]
 800e92e:	059a      	lsls	r2, r3, #22
 800e930:	d402      	bmi.n	800e938 <_vfiprintf_r+0x220>
 800e932:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e934:	f000 faaf 	bl	800ee96 <__retarget_lock_release_recursive>
 800e938:	89ab      	ldrh	r3, [r5, #12]
 800e93a:	065b      	lsls	r3, r3, #25
 800e93c:	f53f af12 	bmi.w	800e764 <_vfiprintf_r+0x4c>
 800e940:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e942:	e711      	b.n	800e768 <_vfiprintf_r+0x50>
 800e944:	ab03      	add	r3, sp, #12
 800e946:	9300      	str	r3, [sp, #0]
 800e948:	462a      	mov	r2, r5
 800e94a:	4b09      	ldr	r3, [pc, #36]	; (800e970 <_vfiprintf_r+0x258>)
 800e94c:	a904      	add	r1, sp, #16
 800e94e:	4630      	mov	r0, r6
 800e950:	f7fe f8a6 	bl	800caa0 <_printf_i>
 800e954:	e7e4      	b.n	800e920 <_vfiprintf_r+0x208>
 800e956:	bf00      	nop
 800e958:	0800ff24 	.word	0x0800ff24
 800e95c:	0800ff44 	.word	0x0800ff44
 800e960:	0800ff04 	.word	0x0800ff04
 800e964:	0800fdac 	.word	0x0800fdac
 800e968:	0800fdb6 	.word	0x0800fdb6
 800e96c:	0800c559 	.word	0x0800c559
 800e970:	0800e6f3 	.word	0x0800e6f3
 800e974:	0800fdb2 	.word	0x0800fdb2

0800e978 <__swbuf_r>:
 800e978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e97a:	460e      	mov	r6, r1
 800e97c:	4614      	mov	r4, r2
 800e97e:	4605      	mov	r5, r0
 800e980:	b118      	cbz	r0, 800e98a <__swbuf_r+0x12>
 800e982:	6983      	ldr	r3, [r0, #24]
 800e984:	b90b      	cbnz	r3, 800e98a <__swbuf_r+0x12>
 800e986:	f000 f9e7 	bl	800ed58 <__sinit>
 800e98a:	4b21      	ldr	r3, [pc, #132]	; (800ea10 <__swbuf_r+0x98>)
 800e98c:	429c      	cmp	r4, r3
 800e98e:	d12b      	bne.n	800e9e8 <__swbuf_r+0x70>
 800e990:	686c      	ldr	r4, [r5, #4]
 800e992:	69a3      	ldr	r3, [r4, #24]
 800e994:	60a3      	str	r3, [r4, #8]
 800e996:	89a3      	ldrh	r3, [r4, #12]
 800e998:	071a      	lsls	r2, r3, #28
 800e99a:	d52f      	bpl.n	800e9fc <__swbuf_r+0x84>
 800e99c:	6923      	ldr	r3, [r4, #16]
 800e99e:	b36b      	cbz	r3, 800e9fc <__swbuf_r+0x84>
 800e9a0:	6923      	ldr	r3, [r4, #16]
 800e9a2:	6820      	ldr	r0, [r4, #0]
 800e9a4:	1ac0      	subs	r0, r0, r3
 800e9a6:	6963      	ldr	r3, [r4, #20]
 800e9a8:	b2f6      	uxtb	r6, r6
 800e9aa:	4283      	cmp	r3, r0
 800e9ac:	4637      	mov	r7, r6
 800e9ae:	dc04      	bgt.n	800e9ba <__swbuf_r+0x42>
 800e9b0:	4621      	mov	r1, r4
 800e9b2:	4628      	mov	r0, r5
 800e9b4:	f000 f93c 	bl	800ec30 <_fflush_r>
 800e9b8:	bb30      	cbnz	r0, 800ea08 <__swbuf_r+0x90>
 800e9ba:	68a3      	ldr	r3, [r4, #8]
 800e9bc:	3b01      	subs	r3, #1
 800e9be:	60a3      	str	r3, [r4, #8]
 800e9c0:	6823      	ldr	r3, [r4, #0]
 800e9c2:	1c5a      	adds	r2, r3, #1
 800e9c4:	6022      	str	r2, [r4, #0]
 800e9c6:	701e      	strb	r6, [r3, #0]
 800e9c8:	6963      	ldr	r3, [r4, #20]
 800e9ca:	3001      	adds	r0, #1
 800e9cc:	4283      	cmp	r3, r0
 800e9ce:	d004      	beq.n	800e9da <__swbuf_r+0x62>
 800e9d0:	89a3      	ldrh	r3, [r4, #12]
 800e9d2:	07db      	lsls	r3, r3, #31
 800e9d4:	d506      	bpl.n	800e9e4 <__swbuf_r+0x6c>
 800e9d6:	2e0a      	cmp	r6, #10
 800e9d8:	d104      	bne.n	800e9e4 <__swbuf_r+0x6c>
 800e9da:	4621      	mov	r1, r4
 800e9dc:	4628      	mov	r0, r5
 800e9de:	f000 f927 	bl	800ec30 <_fflush_r>
 800e9e2:	b988      	cbnz	r0, 800ea08 <__swbuf_r+0x90>
 800e9e4:	4638      	mov	r0, r7
 800e9e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9e8:	4b0a      	ldr	r3, [pc, #40]	; (800ea14 <__swbuf_r+0x9c>)
 800e9ea:	429c      	cmp	r4, r3
 800e9ec:	d101      	bne.n	800e9f2 <__swbuf_r+0x7a>
 800e9ee:	68ac      	ldr	r4, [r5, #8]
 800e9f0:	e7cf      	b.n	800e992 <__swbuf_r+0x1a>
 800e9f2:	4b09      	ldr	r3, [pc, #36]	; (800ea18 <__swbuf_r+0xa0>)
 800e9f4:	429c      	cmp	r4, r3
 800e9f6:	bf08      	it	eq
 800e9f8:	68ec      	ldreq	r4, [r5, #12]
 800e9fa:	e7ca      	b.n	800e992 <__swbuf_r+0x1a>
 800e9fc:	4621      	mov	r1, r4
 800e9fe:	4628      	mov	r0, r5
 800ea00:	f000 f81a 	bl	800ea38 <__swsetup_r>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d0cb      	beq.n	800e9a0 <__swbuf_r+0x28>
 800ea08:	f04f 37ff 	mov.w	r7, #4294967295
 800ea0c:	e7ea      	b.n	800e9e4 <__swbuf_r+0x6c>
 800ea0e:	bf00      	nop
 800ea10:	0800ff24 	.word	0x0800ff24
 800ea14:	0800ff44 	.word	0x0800ff44
 800ea18:	0800ff04 	.word	0x0800ff04

0800ea1c <__ascii_wctomb>:
 800ea1c:	b149      	cbz	r1, 800ea32 <__ascii_wctomb+0x16>
 800ea1e:	2aff      	cmp	r2, #255	; 0xff
 800ea20:	bf85      	ittet	hi
 800ea22:	238a      	movhi	r3, #138	; 0x8a
 800ea24:	6003      	strhi	r3, [r0, #0]
 800ea26:	700a      	strbls	r2, [r1, #0]
 800ea28:	f04f 30ff 	movhi.w	r0, #4294967295
 800ea2c:	bf98      	it	ls
 800ea2e:	2001      	movls	r0, #1
 800ea30:	4770      	bx	lr
 800ea32:	4608      	mov	r0, r1
 800ea34:	4770      	bx	lr
	...

0800ea38 <__swsetup_r>:
 800ea38:	4b32      	ldr	r3, [pc, #200]	; (800eb04 <__swsetup_r+0xcc>)
 800ea3a:	b570      	push	{r4, r5, r6, lr}
 800ea3c:	681d      	ldr	r5, [r3, #0]
 800ea3e:	4606      	mov	r6, r0
 800ea40:	460c      	mov	r4, r1
 800ea42:	b125      	cbz	r5, 800ea4e <__swsetup_r+0x16>
 800ea44:	69ab      	ldr	r3, [r5, #24]
 800ea46:	b913      	cbnz	r3, 800ea4e <__swsetup_r+0x16>
 800ea48:	4628      	mov	r0, r5
 800ea4a:	f000 f985 	bl	800ed58 <__sinit>
 800ea4e:	4b2e      	ldr	r3, [pc, #184]	; (800eb08 <__swsetup_r+0xd0>)
 800ea50:	429c      	cmp	r4, r3
 800ea52:	d10f      	bne.n	800ea74 <__swsetup_r+0x3c>
 800ea54:	686c      	ldr	r4, [r5, #4]
 800ea56:	89a3      	ldrh	r3, [r4, #12]
 800ea58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ea5c:	0719      	lsls	r1, r3, #28
 800ea5e:	d42c      	bmi.n	800eaba <__swsetup_r+0x82>
 800ea60:	06dd      	lsls	r5, r3, #27
 800ea62:	d411      	bmi.n	800ea88 <__swsetup_r+0x50>
 800ea64:	2309      	movs	r3, #9
 800ea66:	6033      	str	r3, [r6, #0]
 800ea68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ea6c:	81a3      	strh	r3, [r4, #12]
 800ea6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea72:	e03e      	b.n	800eaf2 <__swsetup_r+0xba>
 800ea74:	4b25      	ldr	r3, [pc, #148]	; (800eb0c <__swsetup_r+0xd4>)
 800ea76:	429c      	cmp	r4, r3
 800ea78:	d101      	bne.n	800ea7e <__swsetup_r+0x46>
 800ea7a:	68ac      	ldr	r4, [r5, #8]
 800ea7c:	e7eb      	b.n	800ea56 <__swsetup_r+0x1e>
 800ea7e:	4b24      	ldr	r3, [pc, #144]	; (800eb10 <__swsetup_r+0xd8>)
 800ea80:	429c      	cmp	r4, r3
 800ea82:	bf08      	it	eq
 800ea84:	68ec      	ldreq	r4, [r5, #12]
 800ea86:	e7e6      	b.n	800ea56 <__swsetup_r+0x1e>
 800ea88:	0758      	lsls	r0, r3, #29
 800ea8a:	d512      	bpl.n	800eab2 <__swsetup_r+0x7a>
 800ea8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea8e:	b141      	cbz	r1, 800eaa2 <__swsetup_r+0x6a>
 800ea90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea94:	4299      	cmp	r1, r3
 800ea96:	d002      	beq.n	800ea9e <__swsetup_r+0x66>
 800ea98:	4630      	mov	r0, r6
 800ea9a:	f7ff fb6f 	bl	800e17c <_free_r>
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	6363      	str	r3, [r4, #52]	; 0x34
 800eaa2:	89a3      	ldrh	r3, [r4, #12]
 800eaa4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eaa8:	81a3      	strh	r3, [r4, #12]
 800eaaa:	2300      	movs	r3, #0
 800eaac:	6063      	str	r3, [r4, #4]
 800eaae:	6923      	ldr	r3, [r4, #16]
 800eab0:	6023      	str	r3, [r4, #0]
 800eab2:	89a3      	ldrh	r3, [r4, #12]
 800eab4:	f043 0308 	orr.w	r3, r3, #8
 800eab8:	81a3      	strh	r3, [r4, #12]
 800eaba:	6923      	ldr	r3, [r4, #16]
 800eabc:	b94b      	cbnz	r3, 800ead2 <__swsetup_r+0x9a>
 800eabe:	89a3      	ldrh	r3, [r4, #12]
 800eac0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800eac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eac8:	d003      	beq.n	800ead2 <__swsetup_r+0x9a>
 800eaca:	4621      	mov	r1, r4
 800eacc:	4630      	mov	r0, r6
 800eace:	f000 fa07 	bl	800eee0 <__smakebuf_r>
 800ead2:	89a0      	ldrh	r0, [r4, #12]
 800ead4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ead8:	f010 0301 	ands.w	r3, r0, #1
 800eadc:	d00a      	beq.n	800eaf4 <__swsetup_r+0xbc>
 800eade:	2300      	movs	r3, #0
 800eae0:	60a3      	str	r3, [r4, #8]
 800eae2:	6963      	ldr	r3, [r4, #20]
 800eae4:	425b      	negs	r3, r3
 800eae6:	61a3      	str	r3, [r4, #24]
 800eae8:	6923      	ldr	r3, [r4, #16]
 800eaea:	b943      	cbnz	r3, 800eafe <__swsetup_r+0xc6>
 800eaec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eaf0:	d1ba      	bne.n	800ea68 <__swsetup_r+0x30>
 800eaf2:	bd70      	pop	{r4, r5, r6, pc}
 800eaf4:	0781      	lsls	r1, r0, #30
 800eaf6:	bf58      	it	pl
 800eaf8:	6963      	ldrpl	r3, [r4, #20]
 800eafa:	60a3      	str	r3, [r4, #8]
 800eafc:	e7f4      	b.n	800eae8 <__swsetup_r+0xb0>
 800eafe:	2000      	movs	r0, #0
 800eb00:	e7f7      	b.n	800eaf2 <__swsetup_r+0xba>
 800eb02:	bf00      	nop
 800eb04:	2000000c 	.word	0x2000000c
 800eb08:	0800ff24 	.word	0x0800ff24
 800eb0c:	0800ff44 	.word	0x0800ff44
 800eb10:	0800ff04 	.word	0x0800ff04

0800eb14 <abort>:
 800eb14:	b508      	push	{r3, lr}
 800eb16:	2006      	movs	r0, #6
 800eb18:	f000 fa52 	bl	800efc0 <raise>
 800eb1c:	2001      	movs	r0, #1
 800eb1e:	f7f4 f92d 	bl	8002d7c <_exit>
	...

0800eb24 <__sflush_r>:
 800eb24:	898a      	ldrh	r2, [r1, #12]
 800eb26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb2a:	4605      	mov	r5, r0
 800eb2c:	0710      	lsls	r0, r2, #28
 800eb2e:	460c      	mov	r4, r1
 800eb30:	d458      	bmi.n	800ebe4 <__sflush_r+0xc0>
 800eb32:	684b      	ldr	r3, [r1, #4]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	dc05      	bgt.n	800eb44 <__sflush_r+0x20>
 800eb38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	dc02      	bgt.n	800eb44 <__sflush_r+0x20>
 800eb3e:	2000      	movs	r0, #0
 800eb40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eb46:	2e00      	cmp	r6, #0
 800eb48:	d0f9      	beq.n	800eb3e <__sflush_r+0x1a>
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800eb50:	682f      	ldr	r7, [r5, #0]
 800eb52:	602b      	str	r3, [r5, #0]
 800eb54:	d032      	beq.n	800ebbc <__sflush_r+0x98>
 800eb56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eb58:	89a3      	ldrh	r3, [r4, #12]
 800eb5a:	075a      	lsls	r2, r3, #29
 800eb5c:	d505      	bpl.n	800eb6a <__sflush_r+0x46>
 800eb5e:	6863      	ldr	r3, [r4, #4]
 800eb60:	1ac0      	subs	r0, r0, r3
 800eb62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eb64:	b10b      	cbz	r3, 800eb6a <__sflush_r+0x46>
 800eb66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eb68:	1ac0      	subs	r0, r0, r3
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eb70:	6a21      	ldr	r1, [r4, #32]
 800eb72:	4628      	mov	r0, r5
 800eb74:	47b0      	blx	r6
 800eb76:	1c43      	adds	r3, r0, #1
 800eb78:	89a3      	ldrh	r3, [r4, #12]
 800eb7a:	d106      	bne.n	800eb8a <__sflush_r+0x66>
 800eb7c:	6829      	ldr	r1, [r5, #0]
 800eb7e:	291d      	cmp	r1, #29
 800eb80:	d82c      	bhi.n	800ebdc <__sflush_r+0xb8>
 800eb82:	4a2a      	ldr	r2, [pc, #168]	; (800ec2c <__sflush_r+0x108>)
 800eb84:	40ca      	lsrs	r2, r1
 800eb86:	07d6      	lsls	r6, r2, #31
 800eb88:	d528      	bpl.n	800ebdc <__sflush_r+0xb8>
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	6062      	str	r2, [r4, #4]
 800eb8e:	04d9      	lsls	r1, r3, #19
 800eb90:	6922      	ldr	r2, [r4, #16]
 800eb92:	6022      	str	r2, [r4, #0]
 800eb94:	d504      	bpl.n	800eba0 <__sflush_r+0x7c>
 800eb96:	1c42      	adds	r2, r0, #1
 800eb98:	d101      	bne.n	800eb9e <__sflush_r+0x7a>
 800eb9a:	682b      	ldr	r3, [r5, #0]
 800eb9c:	b903      	cbnz	r3, 800eba0 <__sflush_r+0x7c>
 800eb9e:	6560      	str	r0, [r4, #84]	; 0x54
 800eba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eba2:	602f      	str	r7, [r5, #0]
 800eba4:	2900      	cmp	r1, #0
 800eba6:	d0ca      	beq.n	800eb3e <__sflush_r+0x1a>
 800eba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ebac:	4299      	cmp	r1, r3
 800ebae:	d002      	beq.n	800ebb6 <__sflush_r+0x92>
 800ebb0:	4628      	mov	r0, r5
 800ebb2:	f7ff fae3 	bl	800e17c <_free_r>
 800ebb6:	2000      	movs	r0, #0
 800ebb8:	6360      	str	r0, [r4, #52]	; 0x34
 800ebba:	e7c1      	b.n	800eb40 <__sflush_r+0x1c>
 800ebbc:	6a21      	ldr	r1, [r4, #32]
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	4628      	mov	r0, r5
 800ebc2:	47b0      	blx	r6
 800ebc4:	1c41      	adds	r1, r0, #1
 800ebc6:	d1c7      	bne.n	800eb58 <__sflush_r+0x34>
 800ebc8:	682b      	ldr	r3, [r5, #0]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d0c4      	beq.n	800eb58 <__sflush_r+0x34>
 800ebce:	2b1d      	cmp	r3, #29
 800ebd0:	d001      	beq.n	800ebd6 <__sflush_r+0xb2>
 800ebd2:	2b16      	cmp	r3, #22
 800ebd4:	d101      	bne.n	800ebda <__sflush_r+0xb6>
 800ebd6:	602f      	str	r7, [r5, #0]
 800ebd8:	e7b1      	b.n	800eb3e <__sflush_r+0x1a>
 800ebda:	89a3      	ldrh	r3, [r4, #12]
 800ebdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebe0:	81a3      	strh	r3, [r4, #12]
 800ebe2:	e7ad      	b.n	800eb40 <__sflush_r+0x1c>
 800ebe4:	690f      	ldr	r7, [r1, #16]
 800ebe6:	2f00      	cmp	r7, #0
 800ebe8:	d0a9      	beq.n	800eb3e <__sflush_r+0x1a>
 800ebea:	0793      	lsls	r3, r2, #30
 800ebec:	680e      	ldr	r6, [r1, #0]
 800ebee:	bf08      	it	eq
 800ebf0:	694b      	ldreq	r3, [r1, #20]
 800ebf2:	600f      	str	r7, [r1, #0]
 800ebf4:	bf18      	it	ne
 800ebf6:	2300      	movne	r3, #0
 800ebf8:	eba6 0807 	sub.w	r8, r6, r7
 800ebfc:	608b      	str	r3, [r1, #8]
 800ebfe:	f1b8 0f00 	cmp.w	r8, #0
 800ec02:	dd9c      	ble.n	800eb3e <__sflush_r+0x1a>
 800ec04:	6a21      	ldr	r1, [r4, #32]
 800ec06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ec08:	4643      	mov	r3, r8
 800ec0a:	463a      	mov	r2, r7
 800ec0c:	4628      	mov	r0, r5
 800ec0e:	47b0      	blx	r6
 800ec10:	2800      	cmp	r0, #0
 800ec12:	dc06      	bgt.n	800ec22 <__sflush_r+0xfe>
 800ec14:	89a3      	ldrh	r3, [r4, #12]
 800ec16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec1a:	81a3      	strh	r3, [r4, #12]
 800ec1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec20:	e78e      	b.n	800eb40 <__sflush_r+0x1c>
 800ec22:	4407      	add	r7, r0
 800ec24:	eba8 0800 	sub.w	r8, r8, r0
 800ec28:	e7e9      	b.n	800ebfe <__sflush_r+0xda>
 800ec2a:	bf00      	nop
 800ec2c:	20400001 	.word	0x20400001

0800ec30 <_fflush_r>:
 800ec30:	b538      	push	{r3, r4, r5, lr}
 800ec32:	690b      	ldr	r3, [r1, #16]
 800ec34:	4605      	mov	r5, r0
 800ec36:	460c      	mov	r4, r1
 800ec38:	b913      	cbnz	r3, 800ec40 <_fflush_r+0x10>
 800ec3a:	2500      	movs	r5, #0
 800ec3c:	4628      	mov	r0, r5
 800ec3e:	bd38      	pop	{r3, r4, r5, pc}
 800ec40:	b118      	cbz	r0, 800ec4a <_fflush_r+0x1a>
 800ec42:	6983      	ldr	r3, [r0, #24]
 800ec44:	b90b      	cbnz	r3, 800ec4a <_fflush_r+0x1a>
 800ec46:	f000 f887 	bl	800ed58 <__sinit>
 800ec4a:	4b14      	ldr	r3, [pc, #80]	; (800ec9c <_fflush_r+0x6c>)
 800ec4c:	429c      	cmp	r4, r3
 800ec4e:	d11b      	bne.n	800ec88 <_fflush_r+0x58>
 800ec50:	686c      	ldr	r4, [r5, #4]
 800ec52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d0ef      	beq.n	800ec3a <_fflush_r+0xa>
 800ec5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ec5c:	07d0      	lsls	r0, r2, #31
 800ec5e:	d404      	bmi.n	800ec6a <_fflush_r+0x3a>
 800ec60:	0599      	lsls	r1, r3, #22
 800ec62:	d402      	bmi.n	800ec6a <_fflush_r+0x3a>
 800ec64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec66:	f000 f915 	bl	800ee94 <__retarget_lock_acquire_recursive>
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	4621      	mov	r1, r4
 800ec6e:	f7ff ff59 	bl	800eb24 <__sflush_r>
 800ec72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ec74:	07da      	lsls	r2, r3, #31
 800ec76:	4605      	mov	r5, r0
 800ec78:	d4e0      	bmi.n	800ec3c <_fflush_r+0xc>
 800ec7a:	89a3      	ldrh	r3, [r4, #12]
 800ec7c:	059b      	lsls	r3, r3, #22
 800ec7e:	d4dd      	bmi.n	800ec3c <_fflush_r+0xc>
 800ec80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec82:	f000 f908 	bl	800ee96 <__retarget_lock_release_recursive>
 800ec86:	e7d9      	b.n	800ec3c <_fflush_r+0xc>
 800ec88:	4b05      	ldr	r3, [pc, #20]	; (800eca0 <_fflush_r+0x70>)
 800ec8a:	429c      	cmp	r4, r3
 800ec8c:	d101      	bne.n	800ec92 <_fflush_r+0x62>
 800ec8e:	68ac      	ldr	r4, [r5, #8]
 800ec90:	e7df      	b.n	800ec52 <_fflush_r+0x22>
 800ec92:	4b04      	ldr	r3, [pc, #16]	; (800eca4 <_fflush_r+0x74>)
 800ec94:	429c      	cmp	r4, r3
 800ec96:	bf08      	it	eq
 800ec98:	68ec      	ldreq	r4, [r5, #12]
 800ec9a:	e7da      	b.n	800ec52 <_fflush_r+0x22>
 800ec9c:	0800ff24 	.word	0x0800ff24
 800eca0:	0800ff44 	.word	0x0800ff44
 800eca4:	0800ff04 	.word	0x0800ff04

0800eca8 <std>:
 800eca8:	2300      	movs	r3, #0
 800ecaa:	b510      	push	{r4, lr}
 800ecac:	4604      	mov	r4, r0
 800ecae:	e9c0 3300 	strd	r3, r3, [r0]
 800ecb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ecb6:	6083      	str	r3, [r0, #8]
 800ecb8:	8181      	strh	r1, [r0, #12]
 800ecba:	6643      	str	r3, [r0, #100]	; 0x64
 800ecbc:	81c2      	strh	r2, [r0, #14]
 800ecbe:	6183      	str	r3, [r0, #24]
 800ecc0:	4619      	mov	r1, r3
 800ecc2:	2208      	movs	r2, #8
 800ecc4:	305c      	adds	r0, #92	; 0x5c
 800ecc6:	f7fd fb9f 	bl	800c408 <memset>
 800ecca:	4b05      	ldr	r3, [pc, #20]	; (800ece0 <std+0x38>)
 800eccc:	6263      	str	r3, [r4, #36]	; 0x24
 800ecce:	4b05      	ldr	r3, [pc, #20]	; (800ece4 <std+0x3c>)
 800ecd0:	62a3      	str	r3, [r4, #40]	; 0x28
 800ecd2:	4b05      	ldr	r3, [pc, #20]	; (800ece8 <std+0x40>)
 800ecd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ecd6:	4b05      	ldr	r3, [pc, #20]	; (800ecec <std+0x44>)
 800ecd8:	6224      	str	r4, [r4, #32]
 800ecda:	6323      	str	r3, [r4, #48]	; 0x30
 800ecdc:	bd10      	pop	{r4, pc}
 800ecde:	bf00      	nop
 800ece0:	0800eff9 	.word	0x0800eff9
 800ece4:	0800f01b 	.word	0x0800f01b
 800ece8:	0800f053 	.word	0x0800f053
 800ecec:	0800f077 	.word	0x0800f077

0800ecf0 <_cleanup_r>:
 800ecf0:	4901      	ldr	r1, [pc, #4]	; (800ecf8 <_cleanup_r+0x8>)
 800ecf2:	f000 b8af 	b.w	800ee54 <_fwalk_reent>
 800ecf6:	bf00      	nop
 800ecf8:	0800ec31 	.word	0x0800ec31

0800ecfc <__sfmoreglue>:
 800ecfc:	b570      	push	{r4, r5, r6, lr}
 800ecfe:	1e4a      	subs	r2, r1, #1
 800ed00:	2568      	movs	r5, #104	; 0x68
 800ed02:	4355      	muls	r5, r2
 800ed04:	460e      	mov	r6, r1
 800ed06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ed0a:	f7ff fa87 	bl	800e21c <_malloc_r>
 800ed0e:	4604      	mov	r4, r0
 800ed10:	b140      	cbz	r0, 800ed24 <__sfmoreglue+0x28>
 800ed12:	2100      	movs	r1, #0
 800ed14:	e9c0 1600 	strd	r1, r6, [r0]
 800ed18:	300c      	adds	r0, #12
 800ed1a:	60a0      	str	r0, [r4, #8]
 800ed1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ed20:	f7fd fb72 	bl	800c408 <memset>
 800ed24:	4620      	mov	r0, r4
 800ed26:	bd70      	pop	{r4, r5, r6, pc}

0800ed28 <__sfp_lock_acquire>:
 800ed28:	4801      	ldr	r0, [pc, #4]	; (800ed30 <__sfp_lock_acquire+0x8>)
 800ed2a:	f000 b8b3 	b.w	800ee94 <__retarget_lock_acquire_recursive>
 800ed2e:	bf00      	nop
 800ed30:	2000088c 	.word	0x2000088c

0800ed34 <__sfp_lock_release>:
 800ed34:	4801      	ldr	r0, [pc, #4]	; (800ed3c <__sfp_lock_release+0x8>)
 800ed36:	f000 b8ae 	b.w	800ee96 <__retarget_lock_release_recursive>
 800ed3a:	bf00      	nop
 800ed3c:	2000088c 	.word	0x2000088c

0800ed40 <__sinit_lock_acquire>:
 800ed40:	4801      	ldr	r0, [pc, #4]	; (800ed48 <__sinit_lock_acquire+0x8>)
 800ed42:	f000 b8a7 	b.w	800ee94 <__retarget_lock_acquire_recursive>
 800ed46:	bf00      	nop
 800ed48:	20000887 	.word	0x20000887

0800ed4c <__sinit_lock_release>:
 800ed4c:	4801      	ldr	r0, [pc, #4]	; (800ed54 <__sinit_lock_release+0x8>)
 800ed4e:	f000 b8a2 	b.w	800ee96 <__retarget_lock_release_recursive>
 800ed52:	bf00      	nop
 800ed54:	20000887 	.word	0x20000887

0800ed58 <__sinit>:
 800ed58:	b510      	push	{r4, lr}
 800ed5a:	4604      	mov	r4, r0
 800ed5c:	f7ff fff0 	bl	800ed40 <__sinit_lock_acquire>
 800ed60:	69a3      	ldr	r3, [r4, #24]
 800ed62:	b11b      	cbz	r3, 800ed6c <__sinit+0x14>
 800ed64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed68:	f7ff bff0 	b.w	800ed4c <__sinit_lock_release>
 800ed6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ed70:	6523      	str	r3, [r4, #80]	; 0x50
 800ed72:	4b13      	ldr	r3, [pc, #76]	; (800edc0 <__sinit+0x68>)
 800ed74:	4a13      	ldr	r2, [pc, #76]	; (800edc4 <__sinit+0x6c>)
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	62a2      	str	r2, [r4, #40]	; 0x28
 800ed7a:	42a3      	cmp	r3, r4
 800ed7c:	bf04      	itt	eq
 800ed7e:	2301      	moveq	r3, #1
 800ed80:	61a3      	streq	r3, [r4, #24]
 800ed82:	4620      	mov	r0, r4
 800ed84:	f000 f820 	bl	800edc8 <__sfp>
 800ed88:	6060      	str	r0, [r4, #4]
 800ed8a:	4620      	mov	r0, r4
 800ed8c:	f000 f81c 	bl	800edc8 <__sfp>
 800ed90:	60a0      	str	r0, [r4, #8]
 800ed92:	4620      	mov	r0, r4
 800ed94:	f000 f818 	bl	800edc8 <__sfp>
 800ed98:	2200      	movs	r2, #0
 800ed9a:	60e0      	str	r0, [r4, #12]
 800ed9c:	2104      	movs	r1, #4
 800ed9e:	6860      	ldr	r0, [r4, #4]
 800eda0:	f7ff ff82 	bl	800eca8 <std>
 800eda4:	68a0      	ldr	r0, [r4, #8]
 800eda6:	2201      	movs	r2, #1
 800eda8:	2109      	movs	r1, #9
 800edaa:	f7ff ff7d 	bl	800eca8 <std>
 800edae:	68e0      	ldr	r0, [r4, #12]
 800edb0:	2202      	movs	r2, #2
 800edb2:	2112      	movs	r1, #18
 800edb4:	f7ff ff78 	bl	800eca8 <std>
 800edb8:	2301      	movs	r3, #1
 800edba:	61a3      	str	r3, [r4, #24]
 800edbc:	e7d2      	b.n	800ed64 <__sinit+0xc>
 800edbe:	bf00      	nop
 800edc0:	0800fb80 	.word	0x0800fb80
 800edc4:	0800ecf1 	.word	0x0800ecf1

0800edc8 <__sfp>:
 800edc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edca:	4607      	mov	r7, r0
 800edcc:	f7ff ffac 	bl	800ed28 <__sfp_lock_acquire>
 800edd0:	4b1e      	ldr	r3, [pc, #120]	; (800ee4c <__sfp+0x84>)
 800edd2:	681e      	ldr	r6, [r3, #0]
 800edd4:	69b3      	ldr	r3, [r6, #24]
 800edd6:	b913      	cbnz	r3, 800edde <__sfp+0x16>
 800edd8:	4630      	mov	r0, r6
 800edda:	f7ff ffbd 	bl	800ed58 <__sinit>
 800edde:	3648      	adds	r6, #72	; 0x48
 800ede0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ede4:	3b01      	subs	r3, #1
 800ede6:	d503      	bpl.n	800edf0 <__sfp+0x28>
 800ede8:	6833      	ldr	r3, [r6, #0]
 800edea:	b30b      	cbz	r3, 800ee30 <__sfp+0x68>
 800edec:	6836      	ldr	r6, [r6, #0]
 800edee:	e7f7      	b.n	800ede0 <__sfp+0x18>
 800edf0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800edf4:	b9d5      	cbnz	r5, 800ee2c <__sfp+0x64>
 800edf6:	4b16      	ldr	r3, [pc, #88]	; (800ee50 <__sfp+0x88>)
 800edf8:	60e3      	str	r3, [r4, #12]
 800edfa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800edfe:	6665      	str	r5, [r4, #100]	; 0x64
 800ee00:	f000 f847 	bl	800ee92 <__retarget_lock_init_recursive>
 800ee04:	f7ff ff96 	bl	800ed34 <__sfp_lock_release>
 800ee08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ee0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ee10:	6025      	str	r5, [r4, #0]
 800ee12:	61a5      	str	r5, [r4, #24]
 800ee14:	2208      	movs	r2, #8
 800ee16:	4629      	mov	r1, r5
 800ee18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ee1c:	f7fd faf4 	bl	800c408 <memset>
 800ee20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ee24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ee28:	4620      	mov	r0, r4
 800ee2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee2c:	3468      	adds	r4, #104	; 0x68
 800ee2e:	e7d9      	b.n	800ede4 <__sfp+0x1c>
 800ee30:	2104      	movs	r1, #4
 800ee32:	4638      	mov	r0, r7
 800ee34:	f7ff ff62 	bl	800ecfc <__sfmoreglue>
 800ee38:	4604      	mov	r4, r0
 800ee3a:	6030      	str	r0, [r6, #0]
 800ee3c:	2800      	cmp	r0, #0
 800ee3e:	d1d5      	bne.n	800edec <__sfp+0x24>
 800ee40:	f7ff ff78 	bl	800ed34 <__sfp_lock_release>
 800ee44:	230c      	movs	r3, #12
 800ee46:	603b      	str	r3, [r7, #0]
 800ee48:	e7ee      	b.n	800ee28 <__sfp+0x60>
 800ee4a:	bf00      	nop
 800ee4c:	0800fb80 	.word	0x0800fb80
 800ee50:	ffff0001 	.word	0xffff0001

0800ee54 <_fwalk_reent>:
 800ee54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee58:	4606      	mov	r6, r0
 800ee5a:	4688      	mov	r8, r1
 800ee5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ee60:	2700      	movs	r7, #0
 800ee62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ee66:	f1b9 0901 	subs.w	r9, r9, #1
 800ee6a:	d505      	bpl.n	800ee78 <_fwalk_reent+0x24>
 800ee6c:	6824      	ldr	r4, [r4, #0]
 800ee6e:	2c00      	cmp	r4, #0
 800ee70:	d1f7      	bne.n	800ee62 <_fwalk_reent+0xe>
 800ee72:	4638      	mov	r0, r7
 800ee74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee78:	89ab      	ldrh	r3, [r5, #12]
 800ee7a:	2b01      	cmp	r3, #1
 800ee7c:	d907      	bls.n	800ee8e <_fwalk_reent+0x3a>
 800ee7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ee82:	3301      	adds	r3, #1
 800ee84:	d003      	beq.n	800ee8e <_fwalk_reent+0x3a>
 800ee86:	4629      	mov	r1, r5
 800ee88:	4630      	mov	r0, r6
 800ee8a:	47c0      	blx	r8
 800ee8c:	4307      	orrs	r7, r0
 800ee8e:	3568      	adds	r5, #104	; 0x68
 800ee90:	e7e9      	b.n	800ee66 <_fwalk_reent+0x12>

0800ee92 <__retarget_lock_init_recursive>:
 800ee92:	4770      	bx	lr

0800ee94 <__retarget_lock_acquire_recursive>:
 800ee94:	4770      	bx	lr

0800ee96 <__retarget_lock_release_recursive>:
 800ee96:	4770      	bx	lr

0800ee98 <__swhatbuf_r>:
 800ee98:	b570      	push	{r4, r5, r6, lr}
 800ee9a:	460e      	mov	r6, r1
 800ee9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eea0:	2900      	cmp	r1, #0
 800eea2:	b096      	sub	sp, #88	; 0x58
 800eea4:	4614      	mov	r4, r2
 800eea6:	461d      	mov	r5, r3
 800eea8:	da07      	bge.n	800eeba <__swhatbuf_r+0x22>
 800eeaa:	2300      	movs	r3, #0
 800eeac:	602b      	str	r3, [r5, #0]
 800eeae:	89b3      	ldrh	r3, [r6, #12]
 800eeb0:	061a      	lsls	r2, r3, #24
 800eeb2:	d410      	bmi.n	800eed6 <__swhatbuf_r+0x3e>
 800eeb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eeb8:	e00e      	b.n	800eed8 <__swhatbuf_r+0x40>
 800eeba:	466a      	mov	r2, sp
 800eebc:	f000 f902 	bl	800f0c4 <_fstat_r>
 800eec0:	2800      	cmp	r0, #0
 800eec2:	dbf2      	blt.n	800eeaa <__swhatbuf_r+0x12>
 800eec4:	9a01      	ldr	r2, [sp, #4]
 800eec6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800eeca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800eece:	425a      	negs	r2, r3
 800eed0:	415a      	adcs	r2, r3
 800eed2:	602a      	str	r2, [r5, #0]
 800eed4:	e7ee      	b.n	800eeb4 <__swhatbuf_r+0x1c>
 800eed6:	2340      	movs	r3, #64	; 0x40
 800eed8:	2000      	movs	r0, #0
 800eeda:	6023      	str	r3, [r4, #0]
 800eedc:	b016      	add	sp, #88	; 0x58
 800eede:	bd70      	pop	{r4, r5, r6, pc}

0800eee0 <__smakebuf_r>:
 800eee0:	898b      	ldrh	r3, [r1, #12]
 800eee2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800eee4:	079d      	lsls	r5, r3, #30
 800eee6:	4606      	mov	r6, r0
 800eee8:	460c      	mov	r4, r1
 800eeea:	d507      	bpl.n	800eefc <__smakebuf_r+0x1c>
 800eeec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800eef0:	6023      	str	r3, [r4, #0]
 800eef2:	6123      	str	r3, [r4, #16]
 800eef4:	2301      	movs	r3, #1
 800eef6:	6163      	str	r3, [r4, #20]
 800eef8:	b002      	add	sp, #8
 800eefa:	bd70      	pop	{r4, r5, r6, pc}
 800eefc:	ab01      	add	r3, sp, #4
 800eefe:	466a      	mov	r2, sp
 800ef00:	f7ff ffca 	bl	800ee98 <__swhatbuf_r>
 800ef04:	9900      	ldr	r1, [sp, #0]
 800ef06:	4605      	mov	r5, r0
 800ef08:	4630      	mov	r0, r6
 800ef0a:	f7ff f987 	bl	800e21c <_malloc_r>
 800ef0e:	b948      	cbnz	r0, 800ef24 <__smakebuf_r+0x44>
 800ef10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef14:	059a      	lsls	r2, r3, #22
 800ef16:	d4ef      	bmi.n	800eef8 <__smakebuf_r+0x18>
 800ef18:	f023 0303 	bic.w	r3, r3, #3
 800ef1c:	f043 0302 	orr.w	r3, r3, #2
 800ef20:	81a3      	strh	r3, [r4, #12]
 800ef22:	e7e3      	b.n	800eeec <__smakebuf_r+0xc>
 800ef24:	4b0d      	ldr	r3, [pc, #52]	; (800ef5c <__smakebuf_r+0x7c>)
 800ef26:	62b3      	str	r3, [r6, #40]	; 0x28
 800ef28:	89a3      	ldrh	r3, [r4, #12]
 800ef2a:	6020      	str	r0, [r4, #0]
 800ef2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef30:	81a3      	strh	r3, [r4, #12]
 800ef32:	9b00      	ldr	r3, [sp, #0]
 800ef34:	6163      	str	r3, [r4, #20]
 800ef36:	9b01      	ldr	r3, [sp, #4]
 800ef38:	6120      	str	r0, [r4, #16]
 800ef3a:	b15b      	cbz	r3, 800ef54 <__smakebuf_r+0x74>
 800ef3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef40:	4630      	mov	r0, r6
 800ef42:	f000 f8d1 	bl	800f0e8 <_isatty_r>
 800ef46:	b128      	cbz	r0, 800ef54 <__smakebuf_r+0x74>
 800ef48:	89a3      	ldrh	r3, [r4, #12]
 800ef4a:	f023 0303 	bic.w	r3, r3, #3
 800ef4e:	f043 0301 	orr.w	r3, r3, #1
 800ef52:	81a3      	strh	r3, [r4, #12]
 800ef54:	89a0      	ldrh	r0, [r4, #12]
 800ef56:	4305      	orrs	r5, r0
 800ef58:	81a5      	strh	r5, [r4, #12]
 800ef5a:	e7cd      	b.n	800eef8 <__smakebuf_r+0x18>
 800ef5c:	0800ecf1 	.word	0x0800ecf1

0800ef60 <_malloc_usable_size_r>:
 800ef60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef64:	1f18      	subs	r0, r3, #4
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	bfbc      	itt	lt
 800ef6a:	580b      	ldrlt	r3, [r1, r0]
 800ef6c:	18c0      	addlt	r0, r0, r3
 800ef6e:	4770      	bx	lr

0800ef70 <_raise_r>:
 800ef70:	291f      	cmp	r1, #31
 800ef72:	b538      	push	{r3, r4, r5, lr}
 800ef74:	4604      	mov	r4, r0
 800ef76:	460d      	mov	r5, r1
 800ef78:	d904      	bls.n	800ef84 <_raise_r+0x14>
 800ef7a:	2316      	movs	r3, #22
 800ef7c:	6003      	str	r3, [r0, #0]
 800ef7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ef82:	bd38      	pop	{r3, r4, r5, pc}
 800ef84:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ef86:	b112      	cbz	r2, 800ef8e <_raise_r+0x1e>
 800ef88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef8c:	b94b      	cbnz	r3, 800efa2 <_raise_r+0x32>
 800ef8e:	4620      	mov	r0, r4
 800ef90:	f000 f830 	bl	800eff4 <_getpid_r>
 800ef94:	462a      	mov	r2, r5
 800ef96:	4601      	mov	r1, r0
 800ef98:	4620      	mov	r0, r4
 800ef9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef9e:	f000 b817 	b.w	800efd0 <_kill_r>
 800efa2:	2b01      	cmp	r3, #1
 800efa4:	d00a      	beq.n	800efbc <_raise_r+0x4c>
 800efa6:	1c59      	adds	r1, r3, #1
 800efa8:	d103      	bne.n	800efb2 <_raise_r+0x42>
 800efaa:	2316      	movs	r3, #22
 800efac:	6003      	str	r3, [r0, #0]
 800efae:	2001      	movs	r0, #1
 800efb0:	e7e7      	b.n	800ef82 <_raise_r+0x12>
 800efb2:	2400      	movs	r4, #0
 800efb4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800efb8:	4628      	mov	r0, r5
 800efba:	4798      	blx	r3
 800efbc:	2000      	movs	r0, #0
 800efbe:	e7e0      	b.n	800ef82 <_raise_r+0x12>

0800efc0 <raise>:
 800efc0:	4b02      	ldr	r3, [pc, #8]	; (800efcc <raise+0xc>)
 800efc2:	4601      	mov	r1, r0
 800efc4:	6818      	ldr	r0, [r3, #0]
 800efc6:	f7ff bfd3 	b.w	800ef70 <_raise_r>
 800efca:	bf00      	nop
 800efcc:	2000000c 	.word	0x2000000c

0800efd0 <_kill_r>:
 800efd0:	b538      	push	{r3, r4, r5, lr}
 800efd2:	4d07      	ldr	r5, [pc, #28]	; (800eff0 <_kill_r+0x20>)
 800efd4:	2300      	movs	r3, #0
 800efd6:	4604      	mov	r4, r0
 800efd8:	4608      	mov	r0, r1
 800efda:	4611      	mov	r1, r2
 800efdc:	602b      	str	r3, [r5, #0]
 800efde:	f7f3 febd 	bl	8002d5c <_kill>
 800efe2:	1c43      	adds	r3, r0, #1
 800efe4:	d102      	bne.n	800efec <_kill_r+0x1c>
 800efe6:	682b      	ldr	r3, [r5, #0]
 800efe8:	b103      	cbz	r3, 800efec <_kill_r+0x1c>
 800efea:	6023      	str	r3, [r4, #0]
 800efec:	bd38      	pop	{r3, r4, r5, pc}
 800efee:	bf00      	nop
 800eff0:	20000880 	.word	0x20000880

0800eff4 <_getpid_r>:
 800eff4:	f7f3 beaa 	b.w	8002d4c <_getpid>

0800eff8 <__sread>:
 800eff8:	b510      	push	{r4, lr}
 800effa:	460c      	mov	r4, r1
 800effc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f000:	f000 f894 	bl	800f12c <_read_r>
 800f004:	2800      	cmp	r0, #0
 800f006:	bfab      	itete	ge
 800f008:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f00a:	89a3      	ldrhlt	r3, [r4, #12]
 800f00c:	181b      	addge	r3, r3, r0
 800f00e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f012:	bfac      	ite	ge
 800f014:	6563      	strge	r3, [r4, #84]	; 0x54
 800f016:	81a3      	strhlt	r3, [r4, #12]
 800f018:	bd10      	pop	{r4, pc}

0800f01a <__swrite>:
 800f01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f01e:	461f      	mov	r7, r3
 800f020:	898b      	ldrh	r3, [r1, #12]
 800f022:	05db      	lsls	r3, r3, #23
 800f024:	4605      	mov	r5, r0
 800f026:	460c      	mov	r4, r1
 800f028:	4616      	mov	r6, r2
 800f02a:	d505      	bpl.n	800f038 <__swrite+0x1e>
 800f02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f030:	2302      	movs	r3, #2
 800f032:	2200      	movs	r2, #0
 800f034:	f000 f868 	bl	800f108 <_lseek_r>
 800f038:	89a3      	ldrh	r3, [r4, #12]
 800f03a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f03e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f042:	81a3      	strh	r3, [r4, #12]
 800f044:	4632      	mov	r2, r6
 800f046:	463b      	mov	r3, r7
 800f048:	4628      	mov	r0, r5
 800f04a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f04e:	f000 b817 	b.w	800f080 <_write_r>

0800f052 <__sseek>:
 800f052:	b510      	push	{r4, lr}
 800f054:	460c      	mov	r4, r1
 800f056:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f05a:	f000 f855 	bl	800f108 <_lseek_r>
 800f05e:	1c43      	adds	r3, r0, #1
 800f060:	89a3      	ldrh	r3, [r4, #12]
 800f062:	bf15      	itete	ne
 800f064:	6560      	strne	r0, [r4, #84]	; 0x54
 800f066:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f06a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f06e:	81a3      	strheq	r3, [r4, #12]
 800f070:	bf18      	it	ne
 800f072:	81a3      	strhne	r3, [r4, #12]
 800f074:	bd10      	pop	{r4, pc}

0800f076 <__sclose>:
 800f076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f07a:	f000 b813 	b.w	800f0a4 <_close_r>
	...

0800f080 <_write_r>:
 800f080:	b538      	push	{r3, r4, r5, lr}
 800f082:	4d07      	ldr	r5, [pc, #28]	; (800f0a0 <_write_r+0x20>)
 800f084:	4604      	mov	r4, r0
 800f086:	4608      	mov	r0, r1
 800f088:	4611      	mov	r1, r2
 800f08a:	2200      	movs	r2, #0
 800f08c:	602a      	str	r2, [r5, #0]
 800f08e:	461a      	mov	r2, r3
 800f090:	f7f3 fe9b 	bl	8002dca <_write>
 800f094:	1c43      	adds	r3, r0, #1
 800f096:	d102      	bne.n	800f09e <_write_r+0x1e>
 800f098:	682b      	ldr	r3, [r5, #0]
 800f09a:	b103      	cbz	r3, 800f09e <_write_r+0x1e>
 800f09c:	6023      	str	r3, [r4, #0]
 800f09e:	bd38      	pop	{r3, r4, r5, pc}
 800f0a0:	20000880 	.word	0x20000880

0800f0a4 <_close_r>:
 800f0a4:	b538      	push	{r3, r4, r5, lr}
 800f0a6:	4d06      	ldr	r5, [pc, #24]	; (800f0c0 <_close_r+0x1c>)
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	4604      	mov	r4, r0
 800f0ac:	4608      	mov	r0, r1
 800f0ae:	602b      	str	r3, [r5, #0]
 800f0b0:	f7f3 fea7 	bl	8002e02 <_close>
 800f0b4:	1c43      	adds	r3, r0, #1
 800f0b6:	d102      	bne.n	800f0be <_close_r+0x1a>
 800f0b8:	682b      	ldr	r3, [r5, #0]
 800f0ba:	b103      	cbz	r3, 800f0be <_close_r+0x1a>
 800f0bc:	6023      	str	r3, [r4, #0]
 800f0be:	bd38      	pop	{r3, r4, r5, pc}
 800f0c0:	20000880 	.word	0x20000880

0800f0c4 <_fstat_r>:
 800f0c4:	b538      	push	{r3, r4, r5, lr}
 800f0c6:	4d07      	ldr	r5, [pc, #28]	; (800f0e4 <_fstat_r+0x20>)
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	4604      	mov	r4, r0
 800f0cc:	4608      	mov	r0, r1
 800f0ce:	4611      	mov	r1, r2
 800f0d0:	602b      	str	r3, [r5, #0]
 800f0d2:	f7f3 fea2 	bl	8002e1a <_fstat>
 800f0d6:	1c43      	adds	r3, r0, #1
 800f0d8:	d102      	bne.n	800f0e0 <_fstat_r+0x1c>
 800f0da:	682b      	ldr	r3, [r5, #0]
 800f0dc:	b103      	cbz	r3, 800f0e0 <_fstat_r+0x1c>
 800f0de:	6023      	str	r3, [r4, #0]
 800f0e0:	bd38      	pop	{r3, r4, r5, pc}
 800f0e2:	bf00      	nop
 800f0e4:	20000880 	.word	0x20000880

0800f0e8 <_isatty_r>:
 800f0e8:	b538      	push	{r3, r4, r5, lr}
 800f0ea:	4d06      	ldr	r5, [pc, #24]	; (800f104 <_isatty_r+0x1c>)
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	4604      	mov	r4, r0
 800f0f0:	4608      	mov	r0, r1
 800f0f2:	602b      	str	r3, [r5, #0]
 800f0f4:	f7f3 fea1 	bl	8002e3a <_isatty>
 800f0f8:	1c43      	adds	r3, r0, #1
 800f0fa:	d102      	bne.n	800f102 <_isatty_r+0x1a>
 800f0fc:	682b      	ldr	r3, [r5, #0]
 800f0fe:	b103      	cbz	r3, 800f102 <_isatty_r+0x1a>
 800f100:	6023      	str	r3, [r4, #0]
 800f102:	bd38      	pop	{r3, r4, r5, pc}
 800f104:	20000880 	.word	0x20000880

0800f108 <_lseek_r>:
 800f108:	b538      	push	{r3, r4, r5, lr}
 800f10a:	4d07      	ldr	r5, [pc, #28]	; (800f128 <_lseek_r+0x20>)
 800f10c:	4604      	mov	r4, r0
 800f10e:	4608      	mov	r0, r1
 800f110:	4611      	mov	r1, r2
 800f112:	2200      	movs	r2, #0
 800f114:	602a      	str	r2, [r5, #0]
 800f116:	461a      	mov	r2, r3
 800f118:	f7f3 fe9a 	bl	8002e50 <_lseek>
 800f11c:	1c43      	adds	r3, r0, #1
 800f11e:	d102      	bne.n	800f126 <_lseek_r+0x1e>
 800f120:	682b      	ldr	r3, [r5, #0]
 800f122:	b103      	cbz	r3, 800f126 <_lseek_r+0x1e>
 800f124:	6023      	str	r3, [r4, #0]
 800f126:	bd38      	pop	{r3, r4, r5, pc}
 800f128:	20000880 	.word	0x20000880

0800f12c <_read_r>:
 800f12c:	b538      	push	{r3, r4, r5, lr}
 800f12e:	4d07      	ldr	r5, [pc, #28]	; (800f14c <_read_r+0x20>)
 800f130:	4604      	mov	r4, r0
 800f132:	4608      	mov	r0, r1
 800f134:	4611      	mov	r1, r2
 800f136:	2200      	movs	r2, #0
 800f138:	602a      	str	r2, [r5, #0]
 800f13a:	461a      	mov	r2, r3
 800f13c:	f7f3 fe28 	bl	8002d90 <_read>
 800f140:	1c43      	adds	r3, r0, #1
 800f142:	d102      	bne.n	800f14a <_read_r+0x1e>
 800f144:	682b      	ldr	r3, [r5, #0]
 800f146:	b103      	cbz	r3, 800f14a <_read_r+0x1e>
 800f148:	6023      	str	r3, [r4, #0]
 800f14a:	bd38      	pop	{r3, r4, r5, pc}
 800f14c:	20000880 	.word	0x20000880

0800f150 <_init>:
 800f150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f152:	bf00      	nop
 800f154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f156:	bc08      	pop	{r3}
 800f158:	469e      	mov	lr, r3
 800f15a:	4770      	bx	lr

0800f15c <_fini>:
 800f15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f15e:	bf00      	nop
 800f160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f162:	bc08      	pop	{r3}
 800f164:	469e      	mov	lr, r3
 800f166:	4770      	bx	lr
