# Adder IP

This is a straightforward full adder IP core developed using High-Level Synthesis (HLS) to validate the
functionality of the Z7 Nano board.

To use this IP, create an HLS component project and include the source files provided with this example.