$date
	Fri Jun 16 04:26:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUTestBench $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 2 # Op [1:0] $end
$upscope $end
$scope module ALUTestBench $end
$var wire 4 $ C [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 % Expected_Output [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 & Fault_Indicator $end
$upscope $end
$scope module ALUTestBench $end
$var reg 16 ' Fault_Counter [15:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 ( clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
x&
bx %
bx $
bx #
bx "
bx !
$end
#2
b1000 $
b1000 !
b1 #
b0 "
b1000 %
1(
#4
0&
0(
#6
bx $
b100 !
b10 #
b0 %
1(
#8
b1 '
1&
0(
#10
b1010 $
b111 !
b1 #
b1101 "
b1010 %
1(
#12
0&
0(
#14
b10 $
b10 !
b11 #
b1 "
b10 %
1(
#16
0(
#18
b1111 $
b1 !
b1 #
b10 "
b1111 %
1(
#20
0(
#22
b1101 $
b1100 !
b1111 "
b1101 %
1(
#24
0(
#26
b0 $
b11 !
b10 #
b100 "
b1100 %
1(
#28
b10 '
1&
0(
#30
b1100 $
b0 #
b1001 "
1(
#32
0&
0(
#34
b0 $
b0 !
b11 #
b1110 "
b0 %
1(
#36
0(
#38
b100 $
b1001 !
b0 #
b1011 "
b100 %
1(
#40
0(
#42
b1 $
b1111 !
b11 #
b1010 "
b1 %
1(
#44
0(
#46
b1111 $
b1011 !
b0 #
b100 "
b1111 %
1(
#48
0(
#50
b1000 $
b1000 !
b0 "
b1000 %
1(
#52
0(
#54
b1100 $
b0 !
b10 #
b1 "
b0 %
1(
#56
b11 '
1&
0(
#58
b0 $
b1011 !
b1001 "
b11 %
1(
#60
b100 '
0(
#62
b11 $
b111 !
b110 "
b1010 %
1(
#64
b101 '
0(
#66
b1010 $
b1010 !
b1110 "
b1100 %
1(
#68
b110 '
0(
#70
b1100 $
b110 !
b1001 "
b110 %
1(
#72
b111 '
0(
#74
b110 $
b1100 !
b1101 "
b1100 %
1(
#76
b1000 '
0(
#78
b1011 $
b1 !
b0 #
b1010 "
b1011 %
1(
#80
0&
0(
#82
b1000 $
b11 !
b101 "
b1000 %
1(
#84
0(
#86
b1111 $
b1100 "
b1111 %
1(
#88
0(
#90
b10 $
b1101 !
b11 #
b110 "
b10 %
1(
#92
0(
#94
b111 $
b1000 !
b0 #
b1111 "
b111 %
1(
#96
0(
#98
b1 $
b1111 !
b1 #
b1110 "
b1 %
1(
#100
0(
#102
b110 $
b1110 !
b1000 "
b110 %
1(
#104
0(
#106
b1100 $
b1000 !
b10 #
b1010 "
b0 %
1(
#108
b1001 '
1&
0(
#110
b0 $
b11 !
b11 "
b1001 %
1(
#112
b1010 '
0(
#114
b100 $
b1000 !
b0 #
b1100 "
b100 %
1(
#116
0&
0(
#118
b1 $
b1101 !
b11 #
b111 "
b1 %
1(
#120
0(
#122
b110 $
b111 !
b0 #
b1111 "
b110 %
1(
#124
0(
#126
b1001 $
b0 !
b10 #
b1101 "
b0 %
1(
#128
b1011 '
1&
0(
#130
b0 $
b10 !
b11 #
b1001 "
1(
#132
0&
0(
#134
b111 !
b10 #
b101 "
b11 %
1(
#136
b1100 '
1&
0(
#138
b11 $
b10 !
b1000 "
b0 %
1(
#140
b1101 '
0(
#142
b0 $
b1110 !
b1101 "
b110 %
1(
#144
b1110 '
0(
#146
b0 !
b11 #
b111 "
b0 %
1(
#148
0&
0(
#150
b101 $
b111 !
b1 #
b10 "
b101 %
1(
#152
0(
#154
b1001 $
b1010 !
b0 #
b1111 "
b1001 %
1(
#156
0(
#158
b1100 $
b11 !
b1001 "
b1100 %
1(
#160
0(
#162
b110 $
b1 !
b10 #
b110 "
b0 %
1(
#164
b1111 '
1&
0(
#166
b1100 !
b1111 "
b100 %
1(
#168
b10000 '
0(
#170
b0 $
b11 !
b11 #
b0 %
1(
#172
0&
0(
#174
b1011 $
b0 !
b1 #
b101 "
b1011 %
1(
#176
0(
#178
b100 $
b111 !
b10 #
b11 %
1(
#180
b10001 '
1&
0(
#182
b11 $
b1011 !
b1100 "
b100 %
1(
#184
b10010 '
0(
#186
b1100 $
b1 !
b0 #
b1011 "
b1100 %
1(
#188
0&
0(
#190
b10 $
b1111 !
b11 #
b110 "
b10 %
1(
#192
0(
#194
b0 $
b110 !
b1000 "
b0 %
1(
#196
0(
#198
b110 $
b101 !
b1 #
b1111 "
b110 %
1(
#200
0(
