image_rom.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/image_rom_1/sim/image_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
