#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr  9 15:19:38 2022
# Process ID: 5780
# Current directory: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8576 D:\USTC\Computer_Architecture2022\Lab\calab-verilog\Lab2\Vivado_project\project_1\project_1.xpr
# Log file: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/vivado.log
# Journal file: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sat Apr  9 15:20:08 2022] Launched synth_1...
Run output will be captured here: D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 75. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 100. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialing reg values...
Loading DataCache Content from file...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.195 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 75. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 100. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.195 ; gain = 0.000
run all
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 170
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 75. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 100. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.195 ; gain = 0.000
run all
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 170
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 75. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 100. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.195 ; gain = 0.000
run all
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 170
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/CSR/CSR_Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR_Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/SourceCode/PART-code/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d38c5ddb67b241d9a3ea2ec5e4157be6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 75. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 89. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 100. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.195 ; gain = 0.000
run all
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "D:/USTC/Computer_Architecture2022/Lab/calab-verilog/Lab2/Simulation/testBench.v" Line 170
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  9 19:24:38 2022...
