$date
	Wed Jan 31 13:37:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module left_shifter_tb $end
$var wire 16 ! shift_out [15:0] $end
$var reg 4 " counter [3:0] $end
$var reg 2 # shift_cntrl [1:0] $end
$var reg 8 $ shift_in [7:0] $end
$scope module left_shifter1 $end
$var wire 2 % shift_cntrl [1:0] $end
$var wire 8 & shift_in [7:0] $end
$var reg 16 ' shift_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 '
b1010 &
b0 %
b1010 $
b0 #
b110 "
b1010 !
$end
#10000
b10100000 !
b10100000 '
b1 #
b1 %
b101 "
#20000
b101000000000 !
b101000000000 '
b10 #
b10 %
b100 "
#30000
b1010 !
b1010 '
b11 #
b11 %
b11 "
#40000
b1010 !
b1010 '
b0 #
b0 %
b10 "
#50000
b1 "
