{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520853802423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520853802428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 12:23:22 2018 " "Processing started: Mon Mar 12 12:23:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520853802428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520853802428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trivium1 -c trivium1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trivium1 -c trivium1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520853802428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520853802769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trivium1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trivium1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trivium1 " "Found entity 1: trivium1" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520853817934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520853817934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trivium1 " "Elaborating entity \"trivium1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520853817969 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ivclk " "Pin \"ivclk\" not connected" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1432 10776 10792 1600 "ivclk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1520853818237 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst466 " "Primitive \"NOT\" of instance \"inst466\" not used" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1616 10768 10800 1664 "inst466" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1520853818237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 XOR3:inst295 " "Elaborating entity \"XOR3\" for hierarchy \"XOR3:inst295\"" {  } { { "trivium1.bdf" "inst295" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 8472 8576 1000 "inst295" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520853818282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XOR3:inst295 " "Elaborated megafunction instantiation \"XOR3:inst295\"" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 8472 8576 1000 "inst295" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520853818283 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "inst177_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"inst177_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1520853818570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 66 " "Parameter TAP_DISTANCE set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1520853818570 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1520853818570 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520853818570 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1520853818570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:inst177_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:inst177_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520853818611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:inst177_rtl_0 " "Instantiated megafunction \"altshift_taps:inst177_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520853818612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 66 " "Parameter \"TAP_DISTANCE\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520853818612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520853818612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1520853818612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "C:/Users/sriram/Desktop/Git/Trivium1/db/shift_taps_f6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520853818652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520853818652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce81 " "Found entity 1: altsyncram_ce81" {  } { { "db/altsyncram_ce81.tdf" "" { Text "C:/Users/sriram/Desktop/Git/Trivium1/db/altsyncram_ce81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520853818719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520853818719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/Users/sriram/Desktop/Git/Trivium1/db/cntr_1rf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520853818782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520853818782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 7344 7408 2016 "inst172" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 7288 7352 1000 "inst79" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 2720 9768 9832 2800 "inst286" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 2720 9688 9752 2800 "inst285" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6168 6232 1000 "inst65" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 2720 9848 9912 2800 "inst287" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6464 6528 2016 "inst161" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 7264 7328 2016 "inst171" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 7208 7272 1000 "inst78" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6088 6152 1000 "inst64" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6384 6448 2016 "inst160" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 7184 7248 2016 "inst170" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 7128 7192 1000 "inst77" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6008 6072 1000 "inst63" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6304 6368 2016 "inst159" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 7104 7168 2016 "inst169" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 7048 7112 1000 "inst76" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5928 5992 1000 "inst62" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6224 6288 2016 "inst158" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 7024 7088 2016 "inst168" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6968 7032 1000 "inst75" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5848 5912 1000 "inst61" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6144 6208 2016 "inst157" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6944 7008 2016 "inst167" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6888 6952 1000 "inst74" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5768 5832 1000 "inst60" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6064 6128 2016 "inst156" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6864 6928 2016 "inst166" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6808 6872 1000 "inst73" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5688 5752 1000 "inst59" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5984 6048 2016 "inst155" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6784 6848 2016 "inst165" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6728 6792 1000 "inst72" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5608 5672 1000 "inst58" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5904 5968 2016 "inst154" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6704 6768 2016 "inst164" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6648 6712 1000 "inst71" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5528 5592 1000 "inst57" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5824 5888 2016 "inst153" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6624 6688 2016 "inst163" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6568 6632 1000 "inst70" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5448 5512 1000 "inst56" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5744 5808 2016 "inst152" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 6544 6608 2016 "inst162" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6488 6552 1000 "inst69" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5368 5432 1000 "inst55" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5664 5728 2016 "inst151" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6408 6472 1000 "inst68" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5288 5352 1000 "inst54" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5584 5648 2016 "inst150" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6328 6392 1000 "inst67" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5208 5272 1000 "inst53" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5504 5568 2016 "inst149" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 6248 6312 1000 "inst66" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5128 5192 1000 "inst52" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5424 5488 2016 "inst148" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 5048 5112 1000 "inst51" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5344 5408 2016 "inst147" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4968 5032 1000 "inst50" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5264 5328 2016 "inst146" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4888 4952 1000 "inst49" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5184 5248 2016 "inst145" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4808 4872 1000 "inst48" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5104 5168 2016 "inst144" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4728 4792 1000 "inst47" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 5024 5088 2016 "inst143" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4648 4712 1000 "inst46" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4944 5008 2016 "inst142" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4568 4632 1000 "inst45" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4864 4928 2016 "inst141" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4488 4552 1000 "inst44" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4784 4848 2016 "inst140" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4408 4472 1000 "inst43" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4704 4768 2016 "inst139" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4328 4392 1000 "inst42" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4624 4688 2016 "inst138" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4248 4312 1000 "inst41" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4544 4608 2016 "inst137" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4168 4232 1000 "inst40" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4464 4528 2016 "inst136" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4088 4152 1000 "inst39" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4384 4448 2016 "inst135" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 4008 4072 1000 "inst38" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4304 4368 2016 "inst134" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3928 3992 1000 "inst37" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4224 4288 2016 "inst133" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3848 3912 1000 "inst36" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4144 4208 2016 "inst132" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3768 3832 1000 "inst35" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 4064 4128 2016 "inst131" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3688 3752 1000 "inst34" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3984 4048 2016 "inst130" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3608 3672 1000 "inst33" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3904 3968 2016 "inst129" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3528 3592 1000 "inst32" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3824 3888 2016 "inst128" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3448 3512 1000 "inst31" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3744 3808 2016 "inst127" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3368 3432 1000 "inst30" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3664 3728 2016 "inst126" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3288 3352 1000 "inst29" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3584 3648 2016 "inst125" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3208 3272 1000 "inst28" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3504 3568 2016 "inst124" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3128 3192 1000 "inst27" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3424 3488 2016 "inst123" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 3048 3112 1000 "inst26" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3344 3408 2016 "inst122" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2968 3032 1000 "inst25" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3264 3328 2016 "inst121" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2888 2952 1000 "inst24" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3184 3248 2016 "inst120" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2808 2872 1000 "inst23" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3104 3168 2016 "inst119" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2728 2792 1000 "inst22" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 3024 3088 2016 "inst118" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2648 2712 1000 "inst21" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2944 3008 2016 "inst117" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2568 2632 1000 "inst20" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2864 2928 2016 "inst116" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2488 2552 1000 "inst19" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2784 2848 2016 "inst115" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2408 2472 1000 "inst18" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2704 2768 2016 "inst114" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2328 2392 1000 "inst17" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2624 2688 2016 "inst113" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2248 2312 1000 "inst16" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2544 2608 2016 "inst112" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2168 2232 1000 "inst15" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2464 2528 2016 "inst111" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2088 2152 1000 "inst14" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2384 2448 2016 "inst110" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 2008 2072 1000 "inst13" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2304 2368 2016 "inst109" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1928 1992 1000 "inst12" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2224 2288 2016 "inst108" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1848 1912 1000 "inst11" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2144 2208 2016 "inst107" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1768 1832 1000 "inst10" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 2064 2128 2016 "inst106" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1688 1752 1000 "inst9" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1984 2048 2016 "inst105" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1608 1672 1000 "inst8" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1904 1968 2016 "inst104" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1528 1592 1000 "inst7" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1824 1888 2016 "inst103" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1448 1512 1000 "inst6" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1744 1808 2016 "inst102" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1368 1432 1000 "inst4" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1664 1728 2016 "inst101" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1288 1352 1000 "inst5" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1584 1648 2016 "inst100" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1208 1272 1000 "inst3" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1504 1568 2016 "inst99" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1128 1192 1000 "inst2" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1424 1488 2016 "inst98" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 1048 1112 1000 "inst1" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1344 1408 2016 "inst97" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 920 968 1032 1000 "inst" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1264 1328 2016 "inst96" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1184 1248 2016 "inst95" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1104 1168 2016 "inst94" "" } } } } { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1936 1024 1088 2016 "inst93" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1520853819073 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1520853819076 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cipeherout1 GND " "Pin \"cipeherout1\" is stuck at GND" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1664 10968 11144 1680 "cipeherout1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1520853819094 "|trivium1|cipeherout1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1520853819094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1520853819173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520853819689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520853819689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cipherclk " "No output dependent on input pin \"cipherclk\"" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1712 10552 10720 1728 "cipherclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520853819812 "|trivium1|cipherclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ivclk " "No output dependent on input pin \"ivclk\"" {  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1432 10776 10792 1600 "ivclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520853819812 "|trivium1|ivclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1520853819812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "168 " "Implemented 168 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520853819813 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520853819813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520853819813 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1520853819813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520853819813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520853819892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 12:23:39 2018 " "Processing ended: Mon Mar 12 12:23:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520853819892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520853819892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520853819892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520853819892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520853822523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520853822531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 12:23:42 2018 " "Processing started: Mon Mar 12 12:23:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520853822531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1520853822531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trivium1 -c trivium1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trivium1 -c trivium1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1520853822531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1520853822660 ""}
{ "Info" "0" "" "Project  = trivium1" {  } {  } 0 0 "Project  = trivium1" 0 0 "Fitter" 0 0 1520853822661 ""}
{ "Info" "0" "" "Revision = trivium1" {  } {  } 0 0 "Revision = trivium1" 0 0 "Fitter" 0 0 1520853822661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1520853822759 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trivium1 EP4CE115F29I8L " "Selected device EP4CE115F29I8L for design \"trivium1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520853822766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520853822823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520853822824 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520853823209 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1520853823215 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8L " "Device EP4CE40F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I8L " "Device EP4CE40F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8L " "Device EP4CE30F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I8L " "Device EP4CE30F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8L " "Device EP4CE55F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I8L " "Device EP4CE55F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8L " "Device EP4CE75F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I8L " "Device EP4CE75F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8L " "Device EP4CE115F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520853823308 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520853823308 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520853823314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520853823314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 0 { 0 ""} 0 649 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520853823314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520853823314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520853823314 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1520853823314 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1520853823318 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520853823483 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "175 175 " "No exact pin location assignment(s) for 175 pins of 175 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1520853824375 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trivium1.sdc " "Synopsys Design Constraints File file not found: 'trivium1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520853824560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1520853824561 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1520853824566 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1520853824566 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1520853824567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520853824621 ""}  } { { "trivium1.bdf" "" { Schematic "C:/Users/sriram/Desktop/Git/Trivium1/trivium1.bdf" { { 1080 624 792 1096 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520853824621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520853824888 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520853824889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520853824889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520853824890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520853824892 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1520853824893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1520853824894 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520853824894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520853824907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1520853824909 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520853824909 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "174 unused 2.5V 167 7 0 " "Number of I/O pins in group: 174 (unused VREF, 2.5V VCCIO, 167 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1520853824914 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1520853824914 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1520853824914 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520853824917 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1520853824917 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1520853824917 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520853825188 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1520853825198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520853829510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520853829675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520853829719 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520853838204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520853838205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520853838443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y0 X57_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11" {  } { { "loc" "" { Generic "C:/Users/sriram/Desktop/Git/Trivium1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y0 to location X57_Y11"} { { 12 { 0 ""} 46 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1520853841757 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520853841757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520853842226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1520853842226 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520853842226 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1520853842248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520853842331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520853842740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520853842758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520853843167 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520853843561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sriram/Desktop/Git/Trivium1/output_files/trivium1.fit.smsg " "Generated suppressed messages file C:/Users/sriram/Desktop/Git/Trivium1/output_files/trivium1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520853844170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1461 " "Peak virtual memory: 1461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520853844656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 12:24:04 2018 " "Processing ended: Mon Mar 12 12:24:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520853844656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520853844656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520853844656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520853844656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1520853847247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520853847253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 12:24:07 2018 " "Processing started: Mon Mar 12 12:24:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520853847253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1520853847253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trivium1 -c trivium1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trivium1 -c trivium1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1520853847253 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1520853850499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1520853850646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520853852036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 12:24:12 2018 " "Processing ended: Mon Mar 12 12:24:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520853852036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520853852036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520853852036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1520853852036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1520853852692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1520853854650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520853854655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 12:24:14 2018 " "Processing started: Mon Mar 12 12:24:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520853854655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520853854655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trivium1 -c trivium1 " "Command: quartus_sta trivium1 -c trivium1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520853854655 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1520853854788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520853854947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1520853854996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1520853854996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trivium1.sdc " "Synopsys Design Constraints File file not found: 'trivium1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1520853855186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1520853855186 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855188 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855188 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1520853855501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855501 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1520853855503 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 100C Model" 0 0 "Quartus II" 0 0 1520853855523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1520853855555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520853855555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.177 " "Worst-case setup slack is -3.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.177            -123.125 clock  " "   -3.177            -123.125 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853855582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clock  " "    0.326               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853855595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520853855603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520853855612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -420.964 clock  " "   -4.000            -420.964 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853855620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853855620 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1000mV -40C Model" 0 0 "Quartus II" 0 0 1520853855743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1520853855771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1520853856289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856387 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1520853856397 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520853856397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.792 " "Worst-case setup slack is -2.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.792            -108.907 clock  " "   -2.792            -108.907 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853856404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.461 " "Worst-case hold slack is 0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clock  " "    0.461               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853856412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520853856424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520853856431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -420.964 clock  " "   -4.000            -420.964 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853856439 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1000mV -40C Model" 0 0 "Quartus II" 0 0 1520853856564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1520853856672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520853856672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.699 " "Worst-case setup slack is -0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699             -15.261 clock  " "   -0.699             -15.261 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853856682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clock  " "    0.260               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853856692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520853856705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520853856713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000            -421.250 clock  " "   -4.000            -421.250 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520853856724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520853856724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1520853857013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1520853857014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520853857162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 12:24:17 2018 " "Processing ended: Mon Mar 12 12:24:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520853857162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520853857162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520853857162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520853857162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520853859588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520853859593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 12:24:19 2018 " "Processing started: Mon Mar 12 12:24:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520853859593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520853859593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off trivium1 -c trivium1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off trivium1 -c trivium1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520853859593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_8l_1000mv_100c_slow.vho C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_8l_1000mv_100c_slow.vho in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_8l_1000mv_-40c_slow.vho C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_8l_1000mv_-40c_slow.vho in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_min_1000mv_-40c_fast.vho C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_min_1000mv_-40c_fast.vho in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1.vho C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1.vho in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_8l_1000mv_100c_vhd_slow.sdo C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_8l_1000mv_100c_vhd_slow.sdo in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_8l_1000mv_-40c_vhd_slow.sdo C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_8l_1000mv_-40c_vhd_slow.sdo in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_min_1000mv_-40c_vhd_fast.sdo C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_min_1000mv_-40c_vhd_fast.sdo in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trivium1_vhd.sdo C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/ simulation " "Generated file trivium1_vhd.sdo in folder \"C:/Users/sriram/Desktop/Git/Trivium1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520853860589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520853860721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 12:24:20 2018 " "Processing ended: Mon Mar 12 12:24:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520853860721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520853860721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520853860721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520853860721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520853861426 ""}
