// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _padding2d_fix16_HH_
#define _padding2d_fix16_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct padding2d_fix16 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<16> > input_0_q0;
    sc_out< sc_lv<10> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    padding2d_fix16(sc_module_name name);
    SC_HAS_PROCESS(padding2d_fix16);

    ~padding2d_fix16();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > tmp_17_fu_216_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > height_1_fu_233_p2;
    sc_signal< sc_lv<5> > height_1_reg_340;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > tmp_18_fu_239_p2;
    sc_signal< sc_lv<10> > tmp_18_reg_345;
    sc_signal< sc_lv<1> > exitcond7_fu_227_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > exitcond_fu_245_p2;
    sc_signal< sc_lv<10> > tmp_23_fu_256_p2;
    sc_signal< sc_lv<10> > tmp_23_reg_358;
    sc_signal< sc_lv<10> > tmp_20_fu_262_p2;
    sc_signal< sc_lv<10> > tmp_20_reg_363;
    sc_signal< sc_lv<10> > o_count_8_fu_273_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > o_count_9_fu_290_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > exitcond9_fu_279_p2;
    sc_signal< sc_lv<10> > indvars_iv_next5_fu_296_p2;
    sc_signal< sc_lv<10> > indvars_iv_next8_fu_302_p2;
    sc_signal< sc_lv<9> > o_count_7_fu_323_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond3_fu_312_p2;
    sc_signal< sc_lv<5> > o_count_1_reg_98;
    sc_signal< sc_lv<1> > exitcond2_fu_210_p2;
    sc_signal< sc_lv<10> > indvars_iv7_reg_109;
    sc_signal< sc_lv<10> > o_count_6_reg_121;
    sc_signal< sc_lv<10> > o_count_2_reg_133;
    sc_signal< sc_lv<10> > i_count_1_reg_145;
    sc_signal< sc_lv<5> > height_reg_157;
    sc_signal< sc_lv<10> > o_count_3_reg_168;
    sc_signal< sc_lv<10> > i_count_2_reg_179;
    sc_signal< sc_lv<10> > o_count_4_reg_189;
    sc_signal< sc_lv<9> > o_count_5_reg_199;
    sc_signal< sc_lv<64> > tmp_s_fu_222_p1;
    sc_signal< sc_lv<64> > tmp_21_fu_251_p1;
    sc_signal< sc_lv<64> > tmp_22_fu_268_p1;
    sc_signal< sc_lv<64> > tmp_24_fu_285_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_318_p1;
    sc_signal< sc_lv<10> > o_count_5_cast5_fu_308_p1;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_3D;
    static const sc_lv<10> ap_const_lv10_3B;
    static const sc_lv<10> ap_const_lv10_1F;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<9> ap_const_lv9_167;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_1E;
    static const sc_lv<9> ap_const_lv9_184;
    static const sc_lv<9> ap_const_lv9_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond2_fu_210_p2();
    void thread_exitcond3_fu_312_p2();
    void thread_exitcond7_fu_227_p2();
    void thread_exitcond9_fu_279_p2();
    void thread_exitcond_fu_245_p2();
    void thread_height_1_fu_233_p2();
    void thread_indvars_iv_next5_fu_296_p2();
    void thread_indvars_iv_next8_fu_302_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_o_count_5_cast5_fu_308_p1();
    void thread_o_count_7_fu_323_p2();
    void thread_o_count_8_fu_273_p2();
    void thread_o_count_9_fu_290_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_tmp_17_fu_216_p2();
    void thread_tmp_18_fu_239_p2();
    void thread_tmp_19_fu_318_p1();
    void thread_tmp_20_fu_262_p2();
    void thread_tmp_21_fu_251_p1();
    void thread_tmp_22_fu_268_p1();
    void thread_tmp_23_fu_256_p2();
    void thread_tmp_24_fu_285_p1();
    void thread_tmp_s_fu_222_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
