Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 30 08:46:25 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             420 |           60 |
| Yes          | No                    | No                     |              72 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             768 |          178 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+
|               Clock Signal              |                 Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG                          |                                              |                                           |                1 |              2 |
|  bl/c1/cout                             |                                              |                                           |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                    | vc/tmp_max_vol[11]_i_1_n_0                   |                                           |                1 |              8 |
|  control1/sd/c200/dig_curr_reg          |                                              |                                           |                2 |             14 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/dout[7]_i_1_n_0        | control2/cpu_instance/dout[15]_i_1_n_0    |                3 |             16 |
| ~ac/J_MIC3_Pin4_OBUF                    |                                              |                                           |                4 |             24 |
|  CLK100MHZ_IBUF_BUFG                    | vc/tmp_max_vol0_carry__0_n_2                 | vc/tmp_max_vol[11]_i_1_n_0                |                4 |             24 |
|  CLK100MHZ_IBUF_BUFG                    |                                              | J_MIC3_Pin1_OBUF                          |                3 |             24 |
|  J_MIC3_Pin1_OBUF                       |                                              |                                           |                5 |             24 |
|  CLK100MHZ_IBUF_BUFG                    |                                              |                                           |               10 |             24 |
| ~CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/E[0]                   |                                           |                2 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[6][31]_i_1_n_0 | btnC_IBUF                                 |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[5][31]_i_1_n_0 | btnC_IBUF                                 |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[4][31]_i_1_n_0 | btnC_IBUF                                 |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[4][15]_i_1_n_0 | btnC_IBUF                                 |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[3][31]_i_1_n_0 | btnC_IBUF                                 |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[3][15]_i_1_n_0 | btnC_IBUF                                 |                7 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[0][31]_i_1_n_0 | btnC_IBUF                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[6][15]_i_1_n_0 | btnC_IBUF                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[5][15]_i_1_n_0 | btnC_IBUF                                 |                7 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[2][31]_i_1_n_0 | btnC_IBUF                                 |                7 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[1][31]_i_1_n_0 | btnC_IBUF                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[1][15]_i_1_n_0 | btnC_IBUF                                 |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[7][31]_i_1_n_0 | btnC_IBUF                                 |                9 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[7][15]_i_1_n_0 | btnC_IBUF                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[2][15]_i_1_n_0 | btnC_IBUF                                 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/dout[7]_i_1_n_0        |                                           |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/rf_data[0][15]_i_1_n_0 | btnC_IBUF                                 |                6 |             32 |
|  control1/ovd/oled_data_reg[15]_i_2_n_0 |                                              |                                           |                9 |             32 |
| ~clk6p25m_BUFG                          |                                              | bl/dff1/rst                               |                3 |             34 |
| ~CLK100MHZ_IBUF_BUFG                    |                                              |                                           |                6 |             34 |
| ~clk6p25m_BUFG                          | od/delay[0]_i_1_n_0                          | bl/dff1/rst                               |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG                    |                                              | control1/sd/c200/counter[19]_i_1_n_0      |                6 |             40 |
|  CLK100MHZ_IBUF_BUFG                    |                                              | bl/c1/counter[19]_i_1__0_n_0              |                6 |             40 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/dout[7]_i_1_n_0        | control2/cpu_instance/address[31]_i_1_n_0 |                8 |             48 |
|  CLK100MHZ_IBUF_BUFG                    |                                              | vc/tmp_max_vol[11]_i_1_n_0                |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                    |                                              | counter_1[31]_i_1_n_0                     |                9 |             64 |
|  CLK100MHZ_IBUF_BUFG                    | control2/cpu_instance/p_2_in                 | btnC_IBUF                                 |               20 |             64 |
|  CLK100MHZ_IBUF_BUFG                    |                                              | counter_2[31]_i_1_n_0                     |                9 |             64 |
| ~clk6p25m_BUFG                          | od/state                                     | bl/dff1/rst                               |                7 |             64 |
| ~clk6p25m_BUFG                          |                                              | od/spi_word[39]_i_1_n_0                   |               16 |             90 |
+-----------------------------------------+----------------------------------------------+-------------------------------------------+------------------+----------------+


