INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/InstructionDecode/InstructionDecode.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/Datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/InstructionDecode/InstructionDecode.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/InstructionDecode/InstructionDecode.srcs/sources_1/new/IDExLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDExLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/FetchInstuction/FetchInstuction.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/FetchInstuction/FetchInstuction.srcs/sources_1/new/I_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/InstructionDecode/InstructionDecode.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/InstructionDecode/InstructionDecode.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/al_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/ex_mem_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/FetchInstuction/FetchInstuction.srcs/sources_1/new/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/MIPSmem/MIPSmem.srcs/sources_1/new/memLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/FetchInstuction/FetchInstuction.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/FetchInstuction/FetchInstuction.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Pipline Final/Pipline Final.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Instruction Execute/Instruction Execute.srcs/sources_1/new/mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/FetchInstuction/FetchInstuction.srcs/sources_1/new/pc_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Pipline Final/Pipline Final.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Pipline Final/Pipline Final.srcs/sources_1/new/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Timow/Pipline Final/Pipline Final.srcs/sim_1/new/mips_pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_pipeline_tb
