0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ROSSJ/Desktop/Lab05/Lab05.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv,1582170976,systemVerilog,,,,addsub_test,,,,,,,,
C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/fulladder_test.sv,1582166276,systemVerilog,,,,fulladder_test,,,,,,,,
C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/halfadder_test.sv,1582166112,systemVerilog,,,,halfadder_test,,,,,,,,
C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sources_1/new/fulladder.sv,1582166636,systemVerilog,,C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sources_1/new/halfadder.sv,,fulladder,,,,,,,,
C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sources_1/new/halfadder.sv,1582166044,systemVerilog,,C:/Users/ROSSJ/Desktop/Lab05/Lab05.srcs/sim_1/new/addsub_test.sv,,halfadder,,,,,,,,
