0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Rintaro Sanada/Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/SIM/pattern_tb2.v,1658825629,verilog,,,,pattern_tb2,,,,,,,,
C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/pattern.v,1659941020,verilog,,C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/pckgen.v,C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/vga_param.vh,pattern,,,,,,,,
C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/pckgen.v,1658823280,verilog,,C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/syncgen.v,,pckgen,,,,,,,,
C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/syncgen.v,1658824312,verilog,,C:/Users/Rintaro Sanada/Downloads/XilinxFPGA_SE/Cora_Z7-07S/dai2-3sho/pattern/SIM/pattern_tb2.v,C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/vga_param.vh,syncgen,,,,,,,,
C:/Users/Rintaro Sanada/verilog/Display_view/Display_view.srcs/sources_1/new/vga_param.vh,1659591801,verilog,,,,,,,,,,,,
