{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 23:46:30 2012 " "Info: Processing started: Sun Feb 26 23:46:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PCtop -c PCtop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PCtop -c PCtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PC.v(28) " "Warning (10273): Verilog HDL warning at PC.v(28): extended using \"x\" or \"z\"" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctop.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pctop.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCtop " "Info (12023): Found entity 1: PCtop" {  } { { "PCtop.v" "" { Text "E:/quartus_workspace/usePC/PCtop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PCtop " "Info (12127): Elaborating entity \"PCtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Info (12128): Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "PCtop.v" "pc" { Text "E:/quartus_workspace/usePC/PCtop.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[0\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[0\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[1\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[1\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[2\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[2\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[3\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[3\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[4\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[4\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[5\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[5\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[6\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[6\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[7\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[7\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[8\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[8\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[9\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[9\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[10\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[10\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[11\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[11\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[12\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[12\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[13\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[13\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[14\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[14\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[15\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[15\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[16\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[16\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PC:pc\|PCout\[17\] " "Warning (13049): Converted tri-state buffer \"PC:pc\|PCout\[17\]\" feeding internal logic into a wire" {  } { { "PC.v" "" { Text "E:/quartus_workspace/usePC/PC.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info (17049): 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[0\]~en " "Info (17050): Register \"PC:pc\|PCout\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[1\]~en " "Info (17050): Register \"PC:pc\|PCout\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[2\]~en " "Info (17050): Register \"PC:pc\|PCout\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[3\]~en " "Info (17050): Register \"PC:pc\|PCout\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[4\]~en " "Info (17050): Register \"PC:pc\|PCout\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[5\]~en " "Info (17050): Register \"PC:pc\|PCout\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[6\]~en " "Info (17050): Register \"PC:pc\|PCout\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[7\]~en " "Info (17050): Register \"PC:pc\|PCout\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[8\]~en " "Info (17050): Register \"PC:pc\|PCout\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[9\]~en " "Info (17050): Register \"PC:pc\|PCout\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[10\]~en " "Info (17050): Register \"PC:pc\|PCout\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[11\]~en " "Info (17050): Register \"PC:pc\|PCout\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[12\]~en " "Info (17050): Register \"PC:pc\|PCout\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[13\]~en " "Info (17050): Register \"PC:pc\|PCout\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[14\]~en " "Info (17050): Register \"PC:pc\|PCout\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[15\]~en " "Info (17050): Register \"PC:pc\|PCout\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[16\]~en " "Info (17050): Register \"PC:pc\|PCout\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:pc\|PCout\[17\]~en " "Info (17050): Register \"PC:pc\|PCout\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus_workspace/usePC/PCtop.map.smsg " "Info (144001): Generated suppressed messages file E:/quartus_workspace/usePC/PCtop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Info (21057): Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info (21058): Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info (21059): Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info (21061): Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 23:46:32 2012 " "Info: Processing ended: Sun Feb 26 23:46:32 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
