{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490680222603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490680222603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 01:50:22 2017 " "Processing started: Tue Mar 28 01:50:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490680222603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490680222603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_src -c mini_src " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_src -c mini_src" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490680222603 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490680223259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_component.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ram_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_component " "Found design unit 1: ram_component" {  } { { "ram_component.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/ram_component.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680223931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490680223931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_component.vhd 1 0 " "Found 1 design units, including 0 entities, in source file reg32_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_component " "Found design unit 1: reg32_component" {  } { { "reg32_component.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32_component.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680223947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490680223947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_word_size_component.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mux2_word_size_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_word_size_component " "Found design unit 1: mux2_word_size_component" {  } { { "mux2_word_size_component.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mux2_word_size_component.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680223947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490680223947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_component.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mdr_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdr_component " "Found design unit 1: mdr_component" {  } { { "mdr_component.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mdr_component.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680223947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490680223947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_system-structural " "Found design unit 1: mem_system-structural" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680223962 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_system " "Found entity 1: mem_system" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680223962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490680223962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_system " "Elaborating entity \"mem_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490680224056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mdr.vhd 2 1 " "Using design file mdr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdr-structural " "Found design unit 1: mdr-structural" {  } { { "mdr.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mdr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224072 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdr " "Found entity 1: mdr" {  } { { "mdr.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mdr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1490680224072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr mdr:mem_mdr " "Elaborating entity \"mdr\" for hierarchy \"mdr:mem_mdr\"" {  } { { "mem_system.vhd" "mem_mdr" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_word_size.vhd 2 1 " "Using design file mux2_word_size.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_word_size-behavioral " "Found design unit 1: mux2_word_size-behavioral" {  } { { "mux2_word_size.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mux2_word_size.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224087 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_word_size " "Found entity 1: mux2_word_size" {  } { { "mux2_word_size.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mux2_word_size.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1490680224087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_word_size mdr:mem_mdr\|mux2_word_size:mdr_mux " "Elaborating entity \"mux2_word_size\" for hierarchy \"mdr:mem_mdr\|mux2_word_size:mdr_mux\"" {  } { { "mdr.vhd" "mdr_mux" { Text "C:/Users/Henry/Desktop/Phase4/mdr.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg32.vhd 2 1 " "Using design file reg32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-behavioral " "Found design unit 1: reg32-behavioral" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1490680224118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 mdr:mem_mdr\|reg32:mdr_reg " "Elaborating entity \"reg32\" for hierarchy \"mdr:mem_mdr\|reg32:mdr_reg\"" {  } { { "mdr.vhd" "mdr_reg" { Text "C:/Users/Henry/Desktop/Phase4/mdr.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224118 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "from_reg32 reg32.vhd(19) " "VHDL Process Statement warning at reg32.vhd(19): inferring latch(es) for signal or variable \"from_reg32\", which holds its previous value in one or more paths through the process" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[0\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[0\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[1\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[1\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[2\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[2\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[3\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[3\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[4\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[4\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[5\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[5\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[6\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[6\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[7\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[7\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[8\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[8\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[9\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[9\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[10\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[10\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[11\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[11\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[12\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[12\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[13\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[13\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[14\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[14\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[15\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[15\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[16\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[16\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[17\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[17\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[18\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[18\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[19\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[19\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[20\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[20\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[21\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[21\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[22\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[22\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[23\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[23\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[24\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[24\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[25\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[25\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[26\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[26\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[27\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[27\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[28\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[28\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[29\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[29\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[30\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[30\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "from_reg32\[31\] reg32.vhd(19) " "Inferred latch for \"from_reg32\[31\]\" at reg32.vhd(19)" {  } { { "reg32.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/reg32.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490680224118 "|mem_system|mdr:mem_mdr|reg32:mdr_reg"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224150 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1490680224150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem_ram " "Elaborating entity \"ram\" for hierarchy \"ram:mem_ram\"" {  } { { "mem_system.vhd" "mem_ram" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:mem_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:mem_ram\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/Henry/Desktop/Phase4/ram.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mem_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:mem_ram\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/ram.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mem_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:mem_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test_mem.mif " "Parameter \"init_file\" = \"test_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224212 ""}  } { { "ram.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/ram.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490680224212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nbi1 " "Found entity 1: altsyncram_nbi1" {  } { { "db/altsyncram_nbi1.tdf" "" { Text "C:/Users/Henry/Desktop/Phase4/db/altsyncram_nbi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490680224306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490680224306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nbi1 ram:mem_ram\|altsyncram:altsyncram_component\|altsyncram_nbi1:auto_generated " "Elaborating entity \"altsyncram_nbi1\" for hierarchy \"ram:mem_ram\|altsyncram:altsyncram_component\|altsyncram_nbi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490680224306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1490680225197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490680225556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225556 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[9\] " "No output dependent on input pin \"to_mar\[9\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[10\] " "No output dependent on input pin \"to_mar\[10\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[11\] " "No output dependent on input pin \"to_mar\[11\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[12\] " "No output dependent on input pin \"to_mar\[12\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[13\] " "No output dependent on input pin \"to_mar\[13\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[14\] " "No output dependent on input pin \"to_mar\[14\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[15\] " "No output dependent on input pin \"to_mar\[15\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[16\] " "No output dependent on input pin \"to_mar\[16\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[17\] " "No output dependent on input pin \"to_mar\[17\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[18\] " "No output dependent on input pin \"to_mar\[18\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[19\] " "No output dependent on input pin \"to_mar\[19\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[20\] " "No output dependent on input pin \"to_mar\[20\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[21\] " "No output dependent on input pin \"to_mar\[21\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[22\] " "No output dependent on input pin \"to_mar\[22\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[23\] " "No output dependent on input pin \"to_mar\[23\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[24\] " "No output dependent on input pin \"to_mar\[24\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[25\] " "No output dependent on input pin \"to_mar\[25\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[26\] " "No output dependent on input pin \"to_mar\[26\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[27\] " "No output dependent on input pin \"to_mar\[27\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[28\] " "No output dependent on input pin \"to_mar\[28\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[29\] " "No output dependent on input pin \"to_mar\[29\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[30\] " "No output dependent on input pin \"to_mar\[30\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "to_mar\[31\] " "No output dependent on input pin \"to_mar\[31\]\"" {  } { { "mem_system.vhd" "" { Text "C:/Users/Henry/Desktop/Phase4/mem_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490680225665 "|mem_system|to_mar[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1490680225665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490680225665 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490680225665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490680225665 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1490680225665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490680225665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490680225712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 01:50:25 2017 " "Processing ended: Tue Mar 28 01:50:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490680225712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490680225712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490680225712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490680225712 ""}
