[1] AMD. 2014. AMD Compute Cores. (2014).
https://www.amd.com/Documents/Compute_Cores_Whitepaper.pdf.
[2] ARM. 2015. Cortex-A53_——- Processor. (2015).

http://www.arm.com/products/processors/cortex-a/cortex-a53-processor.php.

[3] Saisanthosh Balakrishnan, Ravi Rajwar, Mike Upton, and Konrad Lai. 2005. The
impact of performance asymmetry in emerging multicore architectures. In ACM
SIGARCH Computer Architecture News, Vol. 33. IEEE Computer Society, 506-517.

[4] Michela Becchi and Patrick Crowley. 2006. Dynamic thread assignment on
heterogeneous multiprocessor architectures. In Proceedings of the 3rd conference
on Computing frontiers. ACM, 29-40.

[5] Abhishek Bhattacharjee and Margaret Martonosi. 2009. Thread criticality predictors for dynamic performance, power, and resource management in chip
multiprocessors. In ACM SIGARCH Computer Architecture News, Vol. 37. ACM,
290-301.

[6] N. Binkert and others. 2011. The gem5 simulator. ACM SIGARCH Computer
Architecture News 39, 2 (Aug. 2011), 1-7.

[7] Sarah Bird, Aashish Phansalkar, Lizy K John, Alex Mericas, and Rajeev Indukuru.
2007. Performance characterization of SPEC CPU benchmarks on intel’s core
microarchitecture based processor. In SPEC Benchmark Workshop.

[8] Bryan Black and John Paul Shen. 2000. Turboscalar: a high frequency high IPC
microarchitecture. ISCA27 (2000), 36-44.

[9] Darrell Boggs, Gary Brown, Nathan Tuck, and KS Venkatraman. 2015. Denver:
Nvidia’s first 64-bit ARM processor. IEEE Micro 35, 2 (2015), 46-55.

[10] Qiong Cai, José Gonzalez, Ryan Rakvic, Grigorios Magklis, Pedro Chaparro,
and Antonio Gonzalez. 2008. Meeting points: using thread criticality to adapt
multicore hardware to parallel regions. In Proceedings of the 17th international
conference on Parallel architectures and compilation techniques. ACM, 240-249.

[11] Jian Chen and Lizy K John. 2009. Efficient program scheduling for heterogeneous
multi-core processors. In Proceedings of the 46th Annual Design Automation
Conference. ACM, 927-930.

[12] Standard Performance Evaluation Corporation. 2006.
http://www.spec.com/cpu2006/.

[13] Chris Fallin, Chris Wilkerson, and Onur Mutlu. 2014. The Heterogeneous Block
Architecture. SAFARI Technical Report No. 2014-001 (March 2014).

[14] Michael Ferdman, Almutaz Adileh, Onur Kocberber, Stavros Volos, Mohammad
Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian Daniel Popescu, Anastasia
Ailamaki, and Babak Falsafi. 2012. Clearing the clouds: a study of emerging
scale-out workloads on modern hardware. In ACM SIGPLAN Notices, Vol. 47.
ACM, 37-48.

[15] Peter Greenhalgh. 2011. Big LITTLE Processing with ARM Cortex-A15 & CortexAZ. (Sept. 2011). http://www.arm.com/files/downloads/big_LITTLE_Final pdf.

[16] Wen-Mei W Hwu, Scott A Mahlke, William Y Chen, Pohua P Chang, Nancy J
Warter, Roger A Bringmann, Roland G Ouellette, Richard E Hank, Tokuzo Kiyohara, Grant E Haab, and others. 1993. The superblock: an effective technique for
VLIW and superscalar compilation. the Journal of Supercomputing 7, 1-2 (1993),
229-248.

[17] Intel. 2008. 2nd generation Intel Core vPro processor family.
http://www. intel.com/content/dam/doc/white-paper/performance-2ndgeneration-core-vpro-family-paper. pdf.

[18] C. Isci, A. Buyuktosunoglu, C. Chey, P. Bose, and M. Martonosi. 2006. An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing
Performance for a Given Power Budget. In Proc. of the 39th Annual International
Symposium on Microarchitecture. 347-358.

[19] José A Joao, M Aater Suleman, Onur Mutlu, and Yale N Patt. 2012. Bottleneck
identification and scheduling in multithreaded applications. ACM SIGPLAN
Notices 47, 4 (2012), 223-234.

[20] James A Kahle, Michael N Day, H Peter Hofstee, Charles R Johns, Theodore R
Maeurer, and David Shippy. 2005. Introduction to the Cell multiprocessor. IBM
journal of Research and Development 49, 4.5 (2005), 589-604.

[21] Cansu Kaynak, Boris Grot, and Babak Falsafi. 2015. Confluence: unified instruction supply for scale-out servers. In Proceedings of the 48th International
Symposium on Microarchitecture. ACM, 166-177.

[22] David Koufaty, Dheeraj Reddy, and Scott Hahn. 2010. Bias scheduling in heterogeneous multi-core architectures. In Proceedings of the 5th European conference
on Computer systems. ACM, 125-138.

[23] Rakesh Kumar, Keith I Farkas, Norman P Jouppi, Parthasarathy Ranganathan, and
Dean M Tullsen. 2003. Single-ISA heterogeneous multi-core architectures: The
potential for processor power reduction. In Microarchitecture, 2003. MICRO-36.
Proceedings. 36th Annual IEEE/ACM International Symposium on. 81-92.

[24] Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi,
and Keith L Farkas. 2004. Single-ISA Heterogeneous Multi-Core Architectures
for Multithreaded Workload Performance. In Proceedings of the 31st annual international symposium on Computer architecture.

[25] Nagesh Lakshminarayana, Sushma Rao, and Hyesoon Kim. 2008. Asymmetry
aware scheduling algorithms for asymmetric multiprocessors. In In Proce. of the
Fourth Annual Workshop on the Interaction between Operating Systems and Computer Architecture. Citeseer.

[26] Nagesh B Lakshminarayana, Jaekyu Lee, and Hyesoon Kim. 2009. Age based
scheduling for asymmetric multiprocessors. In Proceedings of the Conference on
High Performance Computing Networking, Storage and Analysis. ACM, 25.

[27] Sheng Li, Jung Ho Ahn, Richard D Strong, Jay B Brockman, Dean M Tullsen, and
Norman P Jouppi. 2009. McPAT: an integrated power, area, and timing modeling
framework for multicore and manycore architectures. In Microarchitecture, 2009.

[28] Tong Li, Dan Baumberger, David A Koufaty, and Scott Hahn. 2007. Efficient operating system scheduling for performance-asymmetric multi-core architectures.
In Proceedings of the 2007 ACM/IEEE conference on Supercomputing. ACM, 53.
[29] Andrew Lukefahr, Shruti Padmanabha, Reetuparna Das, Faissal M Sleiman,
Ronald Dreslinski, Thomas F Wenisch, and Scott Mahlke. 2012. Composite
cores: Pushing heterogeneity into a core. In Proceedings of the 2012 45th Annual
IEEE/ACM International Symposium on Microarchitecture. 317-328.

[30] Daniel § McFarlin, Charles Tuckey, and Craig Zilles. 2013. Discerning the dominant out-of-order performance advantage: is it speculation or dynamism?. In
ACM SIGPLAN Notices, Vol. 48. ACM, 241-252.

[31] R. Nair and M. Hopkins. 1997. Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups. In Proc. of the 24th Annual International
Symposium on Computer Architecture. 13-25.

[32] NVidia. 2011. Variable SMP - a _ multi-core
tecture for low power and high performance. (2011).
http://www.nvidia.com/content/PDF/tegra_white_papers/ Variable-SMP-AMulti-Core-CPU-Architecture-for-LowPower-and-High-Performance-v1.1.pdf.
[33] Shruti Padmanabha, Andrew Lukefahr, Reetuparna Das, and Scott Mahlke. 2013.
Trace based phase prediction for tightly-coupled heterogeneous cores. In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture.
ACM, 445-456.

[34] Shruti Padmanabha, Andrew Lukefahr, Reetuparna Das, and Scott Mahlke. 2015.
DynaMOS: Dynamic Schedule Migration for Heterogeneous Cores. In Proceedings
of the 48th Annual IEEE/ACM International Symposium on Microarchitecture. ACM.
[35] Oscar Palomar, Toni Juan, and Juan J Navarro. 2009. Reusing cached schedules
in an out-of-order processor with in-order issue logic. In Computer Design, 2009.
ICCD 2009, IEEE International Conference on Computer Design. IEEE, 246-253.
[36] Sanjay J Patel, Tony Tung, Satarupa Bose, and Matthew M Crum. 2000. Increasing
the size of atomic instruction blocks using control flow assertions. In Proceedings
of the 33rd annual ACM/IEEE international symposium on Microarchitecture. ACM,
303-313.

[37] Vinicius Petrucci, Michael A Laurenzano, John Doherty, Yunqi Zhang, Daniel
Mosse, Jason Mars, and Lingjia Tang. 2015. Octopus-man: Qos-driven task
management for heterogeneous multicores in warehouse-scale computers. In
High Performance Computer Architecture (HPCA), 2015 IEEE 21st International
Symposium on. IEEE, 246-258.

[38] Qualcomm. 2011. Snapdragon S4 Processors: System on Chip Solutions for a
New Mobile Age. (2011). https://www.qualcomm.com/documents/snapdragons4-processors-system-chip-solutions-new-mobile-age.

[39] Krishna K Rangan, Gu-Yeon Wei, and David Brooks. 2009. Thread motion: finegrained power management for multi-core systems. In ACM SIGARCH Computer
Architecture News, Vol. 37. ACM, 302-313.

[40] Eric Rotenberg, Steve Bennett, and James E Smith. 1996. Trace cache: a low latency
approach to high bandwidth instruction fetching. In Proceedings of the 29th annual
ACMAEEE international symposium on Microarchitecture. IEEE Computer Society,
24-35.

[41] Eric Rotenberg, Brandon H Dwiel, Elliott Forbes, Zhengian Zhang, Randy Widialaksono, Rangeen Basu Roy Chowdhury, Nyunyi Tshibangu, Steve Lipa, W Rhett
Davis, and Paul D Franzon. 2013. Rationale for a 3D Heterogeneous Multi-core
Processor. migration 100, 1K (2013), 10K.

[42] Amirali Sharifian, Snehasish Kumar, Apala Guha, and Arrvindh Shriraman. 2016.
Chainsaw: Von-neumann accelerators to leverage fused instruction chains. In
Microarchitecture (MICRO), 2016 49th Annual IEEE/ACM International Symposium
on, IEEE, 1-14.

[43] Daniel Shelepov, Juan Carlos Saez Alcaide, Stacey Jeffery, Alexandra Fedorova,
Nestor Perez, Zhi Feng Huang, Sergey Blagodurov, and Viren Kumar. 2009. HASS:
a scheduler for heterogeneous multicore systems. ACM SIGOPS Operating Systems
Review 43, 2 (2009), 66-75.

[44] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. 2002. Automatically
characterizing large scale program behavior. In Tenth International Conference on
Architectural Support for Programming Languages and Operating Systems. ACM,
New York, NY, USA, 45-57.

[45] M Aater Suleman, Onur Mutlu, Moinuddin K Qureshi, and Yale N Patt. 2009.
Accelerating critical section execution with asymmetric multi-core architectures.
In ACM SIGARCH Computer Architecture News, Vol. 37. ACM, 253-264.

[46] Emil Talpes and Diana Marculescu. 2005. Execution cache-based microarchitecture for power-efficient superscalar processors. Very Large Scale Integration
(VLSI) Systems, IEEE Transactions on 13, 1 (2005), 14-26.

[47] Kenzo Van Craeynest, Shoaib Akram, Wim Heirman, Aamer Jaleel, and Lieven
Eeckhout. 2013. Fairness-aware scheduling on single-ISA heterogeneous multicores. In Proceedings of the 22nd international conference on Parallel architectures
and compilation techniques. IEEE, 177-187.

[48] Kenzo Van Craeynest, Aamer Jaleel, Lieven Eeckhout, Paolo Narvaez, and Joel
Emer. 2012. Scheduling heterogeneous multi-cores through Performance Impact
Estimation (PIE). In Proceedings of the 39th International Symposium on Computer
Architecture (ISCA ’12), 213-224,

[49] Carlos Villavieja, Jose A. Joao, Rustam Miftakhutdinov, and Yale N. Patt. 2014.
Yoga: A Hybrid Dynamic VLIW/Oo00 Processor. HPS Technical Report No. 2014001 (2014).

[50] Randy Widialaksono, Rangeen Basu Roy Chowdhury, Zhenqian Zhang, Joshua
Schabel, Steve Lipa, Eric Rotenberg, W Rhett Davis, and Paul Franzon. 2016. Physical design of a 3D-stacked heterogeneous multi-core processor. In 3D Systems
Integration Conference (3DIC), 2016 IEEE International. IEEE, 1-5.

[51] Qiang Wu, Margaret Martonosi, Douglas W Clark, Vijay Janapa Reddi, Dan
Connors, Youfeng Wu, Jin Lee, and David Brooks. 2005. A dynamic compilation
framework for controlling microprocessor energy and performance. In Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture.
IEEE Computer Society, 271-282.

[52] Yuhao Zhu and Vijay Janapa Reddi. 2013. High-Performance and Energy-Efficient
Mobile Web Browsing on Big/Little Systems. Network 8000 (2013), 6000.
