
*** Running vivado
    with args -log ChangeHex.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ChangeHex.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ChangeHex.tcl -notrace
Command: synth_design -top ChangeHex -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 719.195 ; gain = 178.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ChangeHex' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ChangeHex.vhd:11]
INFO: [Synth 8-3491] module 'HexMod' declared at 'Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:5' bound to instance 'H1' of component 'HexMod' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ChangeHex.vhd:34]
INFO: [Synth 8-638] synthesizing module 'HexMod' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'HexMod' (1#1) [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:12]
INFO: [Synth 8-3491] module 'ClockMod' declared at 'Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ClockMod.vhd:5' bound to instance 'Clock' of component 'ClockMod' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ChangeHex.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ClockMod' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ClockMod.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ClockMod' (2#1) [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ClockMod.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ChangeHex' (3#1) [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/ChangeHex.vhd:11]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[15]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[14]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[13]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[12]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[11]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[10]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[9]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[8]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[7]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[6]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[5]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[4]
WARNING: [Synth 8-3331] design HexMod has unconnected port SW[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.527 ; gain = 241.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.527 ; gain = 241.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 782.527 ; gain = 241.473
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ChangeHex_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ChangeHex_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 875.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 875.313 ; gain = 334.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 875.313 ; gain = 334.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 875.313 ; gain = 334.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 875.313 ; gain = 334.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HexMod 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ChangeHex has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port CT[6] driven by constant 0
WARNING: [Synth 8-3917] design ChangeHex has port CT[5] driven by constant 0
WARNING: [Synth 8-3917] design ChangeHex has port CT[4] driven by constant 0
WARNING: [Synth 8-3917] design ChangeHex has port CT[3] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port CT[2] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port CT[1] driven by constant 1
WARNING: [Synth 8-3917] design ChangeHex has port CT[0] driven by constant 0
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[15]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[14]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[13]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[12]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[11]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[10]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[9]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[8]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[7]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[6]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[5]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[4]
WARNING: [Synth 8-3331] design ChangeHex has unconnected port SW[3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sel0[2] with 1st driver pin 'H1/digit_reg[2]/Q' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sel0[2] with 2nd driver pin 'VCC' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:20]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sel0[2] is connected to at least one constant driver which has been preserved, other driver is ignored [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sel0[1] with 1st driver pin 'H1/digit_reg[1]/Q' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sel0[1] with 2nd driver pin 'VCC' [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:20]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sel0[1] is connected to at least one constant driver which has been preserved, other driver is ignored [Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.srcs/sources_1/new/HexMod.vhd:20]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 875.313 ; gain = 334.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 876.770 ; gain = 335.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 876.770 ; gain = 335.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 886.301 ; gain = 345.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |IBUF |     2|
|3     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 902.090 ; gain = 268.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 902.090 ; gain = 361.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 44 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 918.547 ; gain = 617.770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/CS-373-1/Final_Project/Casino-Coders/FinalProject.runs/synth_1/ChangeHex.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ChangeHex_utilization_synth.rpt -pb ChangeHex_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 21:46:31 2019...
