============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:35:43 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance       Cells  Cell Area  Net Area  
------------------------------------------------
square_root           770      13299      4492  
  addinc_add_73_15    158       2960       675  
  sub_60_24           103       1194       313  
  add_70_11            59       1091       173  
  inc_add_69_11        29        542        68  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:35:42 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

    Pin              Type      Fanout Load Slew Delay Arrival   
                                      (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------
(clock clock)      launch                                   0 R 
cs_reg[0]/CK                                  0             0 R 
cs_reg[0]/Q        DFFRHQX2         9 44.2  469  +509     509 R 
p0334A/A                                           +0     509   
p0334A/Y           INVXL            4 21.8  265  +231     740 F 
p0268A/B                                           +0     740   
p0268A/Y      (i)  NAND2BXL         4  0.0    0  +111     850 R 
p0227A/A                                           +0     850   
p0227A/Y           INVXL            3 16.5  162  +100     950 F 
p0110A/A0                                          +0     950   
p0110A/Y           AOI221XL         1  5.5  436  +343    1293 R 
p0063A/B0                                          +0    1293   
p0063A/Y           AOI21XL          1  4.8  180  +105    1398 F 
cs_reg[0]/D        DFFRHQX2                        +0    1398   
cs_reg[0]/CK       setup                      0  +381    1779 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)      capture                               2000 R 
                   uncertainty                   -200    1800 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      21ps 
Start-point  : cs_reg[0]/CK
End-point    : cs_reg[0]/D

(i) : Net is ideal.
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:35:42 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal     Net     Switching 
  Instance  Cells Power(nW)  Power(nW) Power(nW)  Power(nW) 
------------------------------------------------------------
square_root   770   304.358 214882.523 73697.089 288579.611 

