# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../soc.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../soc.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../soc.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../soc.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../soc.gen/sources_1/bd/system/ipshared/30ef" --include "../../../../soc.ip_user_files/ipstatic" --include "C:/Software_Location/Xilinx23.1/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../rtl/master_axi_full_v1_0.v" \
"../../../../soc.srcs/sources_1/new/extern_trig.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \

sv xil_defaultlib  --include "../../../../soc.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../soc.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../soc.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../soc.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../soc.gen/sources_1/bd/system/ipshared/30ef" --include "../../../../soc.ip_user_files/ipstatic" --include "C:/Software_Location/Xilinx23.1/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_arsw_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_rsw_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_awsw_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_wsw_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_bsw_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_s00mmu_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_s00tr_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_s00sic_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_s00a2s_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_sarn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_srn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/sim/bd_44e3_sawn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/sim/bd_44e3_swn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/sim/bd_44e3_sbn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/sim/bd_44e3_m00s2a_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/sim/bd_44e3_m00arn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/sim/bd_44e3_m00rn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/sim/bd_44e3_m00awn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/sim/bd_44e3_m00wn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/sim/bd_44e3_m00bn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/sim/bd_44e3_m00e_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/sim/bd_44e3_m01s2a_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/sim/bd_44e3_m01arn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/sim/bd_44e3_m01rn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/sim/bd_44e3_m01awn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/sim/bd_44e3_m01wn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/sim/bd_44e3_m01bn_0.sv" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/sim/bd_44e3_m01e_0.sv" \

verilog xil_defaultlib  --include "../../../../soc.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../soc.gen/sources_1/bd/system/ipshared/66be/hdl/verilog" --include "../../../../soc.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../soc.gen/sources_1/bd/system/ipshared/aed8/hdl" --include "../../../../soc.gen/sources_1/bd/system/ipshared/30ef" --include "../../../../soc.ip_user_files/ipstatic" --include "C:/Software_Location/Xilinx23.1/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_fifo_generator_0_0/sim/system_fifo_generator_0_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_0_1/sim/system_util_vector_logic_0_1.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_0_2/sim/system_util_vector_logic_0_2.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_bram_0/sim/system_axi_bram_ctrl_0_bram_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_4_0/sim/system_util_vector_logic_4_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_6_0/sim/system_util_vector_logic_6_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_7_0/sim/system_util_vector_logic_7_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_1_1/sim/system_util_vector_logic_1_1.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_util_vector_logic_4_1/sim/system_util_vector_logic_4_1.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_xlconstant_0_1/sim/system_xlconstant_0_1.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_master_axi_full_v1_0_0_0/sim/system_master_axi_full_v1_0_0_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_extern_trig_0_0/sim/system_extern_trig_0_0.v" \
"../../../../soc.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../soc.ip_user_files/bd/system/sim/system.v" \
"../../../../soc.srcs/sources_1/imports/hdl/system_wrapper.v" \
"../../../../soc.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
