clk_hw_onecell_data	,	V_66
is_double_div	,	V_34
table_size	,	V_39
ENOMEM	,	V_61
data	,	V_15
spin_lock_init	,	F_19
clk_periph_driver_data	,	V_48
__iomem	,	T_1
shift	,	V_2
to_clk_mux	,	F_7
num	,	V_64
clk_hw_register_composite	,	F_11
hw	,	V_5
pdev	,	V_47
dev	,	V_18
clk_div_table	,	V_37
reg	,	V_1
u32	,	T_2
lock	,	V_16
to_clk_gate	,	F_8
to_clk_double_div	,	F_4
clk_periph_data	,	V_14
armada_3700_periph_clock_probe	,	F_14
clk_divider	,	V_36
val	,	V_3
ret	,	V_55
init	,	V_28
res	,	V_57
get_div	,	F_1
resource	,	V_56
to_clk_divider	,	F_9
reg1	,	V_9
reg2	,	V_11
PTR_ERR	,	F_13
of_device_get_match_data	,	F_15
of_clk_hw_onecell_get	,	V_65
clk_hw_unregister	,	F_22
ops	,	V_29
mux_ops	,	V_20
num_periph	,	V_53
name	,	V_42
CLK_IGNORE_UNUSED	,	V_45
gate_hw	,	V_24
of_node	,	V_52
platform_get_resource	,	F_16
GFP_KERNEL	,	V_60
clkt	,	V_38
device	,	V_17
gate_ops	,	V_21
CLK_GATE_SET_TO_DISABLE	,	V_33
platform_set_drvdata	,	F_23
devm_kzalloc	,	F_18
ENODEV	,	V_58
np	,	V_51
platform_get_drvdata	,	F_25
hws	,	V_63
shift1	,	V_10
flags	,	V_32
double_div	,	V_8
driver_data	,	V_49
device_node	,	V_50
armada_3700_add_composite_clk	,	F_6
dev_err	,	F_20
rate_hw	,	V_25
mux	,	V_27
parent_rate	,	V_6
rate	,	V_35
clk_mux	,	V_26
shift2	,	V_12
hw_data	,	V_62
clk_double_div_recalc_rate	,	F_3
IORESOURCE_MEM	,	V_59
table	,	V_40
order_base_2	,	F_10
clk_hw	,	V_4
devm_ioremap_resource	,	F_17
readl	,	F_2
rate_ops	,	V_22
"Can't register periph clock %s\n"	,	L_1
i	,	V_54
num_parents	,	V_44
spinlock_t	,	T_3
of_clk_del_provider	,	F_26
clk_ops	,	V_19
u64	,	V_13
parent_names	,	V_43
armada_3700_periph_clock_remove	,	F_24
mux_hw	,	V_23
DIV_ROUND_UP_ULL	,	F_5
width	,	V_41
clk_double_div	,	V_7
gate	,	V_31
of_clk_add_hw_provider	,	F_21
platform_device	,	V_46
clk_gate	,	V_30
IS_ERR	,	F_12
