axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Software/Develop/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_8,../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/94c3/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,systemverilog,zynq_ultra_ps_e_vip_v1_0_8,../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
ZYNQ_PS_Design_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/ZYNQ_PS_Design/ip/ZYNQ_PS_Design_zynq_ultra_ps_e_0_0/sim/ZYNQ_PS_Design_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
ZYNQ_PS_Design.vhd,vhdl,xil_defaultlib,../../../bd/ZYNQ_PS_Design/sim/ZYNQ_PS_Design.vhd,incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/ec67/hdl"incdir="../../../../Template.gen/sources_1/bd/ZYNQ_PS_Design/ipshared/da1e/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
