{
  "subject_code": "IT301",
  "title": "Sample End Semester Paper 1",
  "type": "end_sem",
  "year": "2025-26",
  "is_free": false,
  "price": 4900,
  "metadata": {
    "difficulty": "medium",
    "modules_covered": [
      "Module 1",
      "Module 2",
      "Module 3",
      "Module 4",
      "Module 5"
    ]
  },
  "questions": {
    "A1": {
      "group": "A",
      "number": "A1",
      "text": "Which of the following is the correct representation of $2^8$?",
      "marks": 1,
      "co": "CO1",
      "bl": "L1",
      "options": [
        { "key": "a", "text": "128" },
        { "key": "b", "text": "256" },
        { "key": "c", "text": "512" },
        { "key": "d", "text": "64" }
      ]
    },
    "A2": {
      "group": "A",
      "number": "A2",
      "text": "The number of address lines required to access $2^{10}$ memory locations is:",
      "marks": 1,
      "co": "CO1",
      "bl": "L2",
      "options": [
        { "key": "a", "text": "8" },
        { "key": "b", "text": "16" },
        { "key": "c", "text": "10" },
        { "key": "d", "text": "12" }
      ]
    },
    "B1": {
      "group": "B",
      "number": "B1",
      "text": "Explain the difference between RISC and CISC architectures with suitable examples.",
      "marks": 5,
      "co": "CO2",
      "bl": "L2"
    },
    "C1": {
      "group": "C",
      "number": "C1",
      "text": "With a neat diagram, explain the internal organization of a $4 \\times 4$ RAM chip. Derive the expression for total memory capacity when $n$ such chips are connected.",
      "marks": 10,
      "co": "CO3",
      "bl": "L3"
    }
  },
  "answers": {
    "A1": {
      "question_number": "A1",
      "correct_option": "b",
      "solution": "$2^8 = 256$"
    },
    "A2": {
      "question_number": "A2",
      "correct_option": "c",
      "solution": "To address $2^{10} = 1024$ locations, you need $\\log_2(1024) = 10$ address lines."
    },
    "B1": {
      "question_number": "B1",
      "solution": "**RISC (Reduced Instruction Set Computer):**\n- Fixed-length instructions\n- Load/store architecture\n- Large number of registers\n- Examples: ARM, MIPS, RISC-V\n\n**CISC (Complex Instruction Set Computer):**\n- Variable-length instructions\n- Memory-to-memory operations allowed\n- Fewer registers\n- Examples: x86, x86-64\n\n**Key Difference:** RISC executes one instruction per clock cycle using pipelining. CISC instructions may take multiple cycles but reduce code size.",
      "key_points": [
        "RISC has fixed instruction length; CISC has variable",
        "RISC uses load/store architecture",
        "CISC has complex addressing modes",
        "RISC is better for pipelining"
      ]
    },
    "C1": {
      "question_number": "C1",
      "solution": "A $4 \\times 4$ RAM chip has:\n- 4 memory locations (2 address lines: $A_0, A_1$)\n- 4-bit data width ($D_0$ to $D_3$)\n- CS (Chip Select), WE (Write Enable) control lines\n\n**Diagram:** [4Ã—4 RAM internal organization with decoder and storage cells]\n\n**When n chips connected in parallel (expanding word width):**\n$$\\text{Total capacity} = 4 \\times (4 \\times n) \\text{ bits} = 16n \\text{ bits}$$\n\n**When n chips connected for address expansion:**\n$$\\text{Total capacity} = (4 \\times n) \\times 4 \\text{ bits} = 16n \\text{ bits}$$\n\nIn both cases, total capacity scales linearly with $n$.",
      "key_points": [
        "Identify address lines and data lines",
        "Explain decoder role",
        "Explain CS line for chip selection",
        "Derive capacity formula correctly"
      ]
    }
  }
}
