<stg><name>cnn_Pipeline_VITIS_LOOP_80_1444</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem165 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem165"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul163 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul163"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sum_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sum_40

]]></Node>
<StgValue><ssdm name="sum_40_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %store_ln80 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %store_ln79 = store i16 %sum_40_read, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i24 0, i24 %phi_mul163

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i12 0, i12 %phi_urem165

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body147.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body147.13:0 %j_1 = load i12 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.13:1 %icmp_ln80 = icmp_eq  i12 %j_1, i12 2352

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.13:2 %add_ln80 = add i12 %j_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body147.13:3 %br_ln80 = br i1 %icmp_ln80, void %for.body147.13.split, void %for.end158.13.exitStub

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body147.13.split:1 %phi_mul163_load = load i24 %phi_mul163

]]></Node>
<StgValue><ssdm name="phi_mul163_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="12">
<![CDATA[
for.body147.13.split:6 %zext_ln81 = zext i12 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body147.13.split:7 %add_ln81 = add i16 %zext_ln81, i16 30576

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
for.body147.13.split:8 %zext_ln81_1 = zext i16 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:9 %W1_addr = getelementptr i16 %W1, i64 0, i64 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="W1_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body147.13.split:13 %add_ln79 = add i24 %phi_mul163_load, i24 4682

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body147.13.split:14 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %phi_mul163_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
for.body147.13.split:15 %zext_ln79 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
for.body147.13.split:17 %W1_load = load i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:19 %flattened_output_addr = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:20 %flattened_output_1_addr = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:21 %flattened_output_2_addr = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:22 %flattened_output_3_addr = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:23 %flattened_output_4_addr = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_4_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:24 %flattened_output_5_addr = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:25 %flattened_output_6_addr = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_6_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:26 %flattened_output_7_addr = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_7_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:27 %flattened_output_8_addr = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_8_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:28 %flattened_output_9_addr = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_9_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:29 %flattened_output_10_addr = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_10_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:30 %flattened_output_11_addr = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_11_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:31 %flattened_output_12_addr = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_12_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body147.13.split:32 %flattened_output_13_addr = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="flattened_output_13_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:33 %flattened_output_load = load i8 %flattened_output_addr

]]></Node>
<StgValue><ssdm name="flattened_output_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:34 %flattened_output_1_load = load i8 %flattened_output_1_addr

]]></Node>
<StgValue><ssdm name="flattened_output_1_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:35 %flattened_output_2_load = load i8 %flattened_output_2_addr

]]></Node>
<StgValue><ssdm name="flattened_output_2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:36 %flattened_output_3_load = load i8 %flattened_output_3_addr

]]></Node>
<StgValue><ssdm name="flattened_output_3_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:37 %flattened_output_4_load = load i8 %flattened_output_4_addr

]]></Node>
<StgValue><ssdm name="flattened_output_4_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:38 %flattened_output_5_load = load i8 %flattened_output_5_addr

]]></Node>
<StgValue><ssdm name="flattened_output_5_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:39 %flattened_output_6_load = load i8 %flattened_output_6_addr

]]></Node>
<StgValue><ssdm name="flattened_output_6_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:40 %flattened_output_7_load = load i8 %flattened_output_7_addr

]]></Node>
<StgValue><ssdm name="flattened_output_7_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:41 %flattened_output_8_load = load i8 %flattened_output_8_addr

]]></Node>
<StgValue><ssdm name="flattened_output_8_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:42 %flattened_output_9_load = load i8 %flattened_output_9_addr

]]></Node>
<StgValue><ssdm name="flattened_output_9_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:43 %flattened_output_10_load = load i8 %flattened_output_10_addr

]]></Node>
<StgValue><ssdm name="flattened_output_10_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:44 %flattened_output_11_load = load i8 %flattened_output_11_addr

]]></Node>
<StgValue><ssdm name="flattened_output_11_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:45 %flattened_output_12_load = load i8 %flattened_output_12_addr

]]></Node>
<StgValue><ssdm name="flattened_output_12_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:46 %flattened_output_13_load = load i8 %flattened_output_13_addr

]]></Node>
<StgValue><ssdm name="flattened_output_13_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.13.split:53 %store_ln80 = store i12 %add_ln80, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.13.split:55 %store_ln79 = store i24 %add_ln79, i24 %phi_mul163

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body147.13.split:0 %phi_urem165_load = load i12 %phi_urem165

]]></Node>
<StgValue><ssdm name="phi_urem165_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.13.split:3 %add_ln80_1 = add i12 %phi_urem165_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body147.13.split:4 %icmp_ln80_1 = icmp_ult  i12 %add_ln80_1, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body147.13.split:5 %select_ln80 = select i1 %icmp_ln80_1, i12 %add_ln80_1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="12">
<![CDATA[
for.body147.13.split:16 %trunc_ln79 = trunc i12 %phi_urem165_load

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
for.body147.13.split:17 %W1_load = load i16 %W1_addr

]]></Node>
<StgValue><ssdm name="W1_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="16">
<![CDATA[
for.body147.13.split:18 %sext_ln81 = sext i16 %W1_load

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:33 %flattened_output_load = load i8 %flattened_output_addr

]]></Node>
<StgValue><ssdm name="flattened_output_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:34 %flattened_output_1_load = load i8 %flattened_output_1_addr

]]></Node>
<StgValue><ssdm name="flattened_output_1_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:35 %flattened_output_2_load = load i8 %flattened_output_2_addr

]]></Node>
<StgValue><ssdm name="flattened_output_2_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:36 %flattened_output_3_load = load i8 %flattened_output_3_addr

]]></Node>
<StgValue><ssdm name="flattened_output_3_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:37 %flattened_output_4_load = load i8 %flattened_output_4_addr

]]></Node>
<StgValue><ssdm name="flattened_output_4_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:38 %flattened_output_5_load = load i8 %flattened_output_5_addr

]]></Node>
<StgValue><ssdm name="flattened_output_5_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:39 %flattened_output_6_load = load i8 %flattened_output_6_addr

]]></Node>
<StgValue><ssdm name="flattened_output_6_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:40 %flattened_output_7_load = load i8 %flattened_output_7_addr

]]></Node>
<StgValue><ssdm name="flattened_output_7_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:41 %flattened_output_8_load = load i8 %flattened_output_8_addr

]]></Node>
<StgValue><ssdm name="flattened_output_8_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:42 %flattened_output_9_load = load i8 %flattened_output_9_addr

]]></Node>
<StgValue><ssdm name="flattened_output_9_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:43 %flattened_output_10_load = load i8 %flattened_output_10_addr

]]></Node>
<StgValue><ssdm name="flattened_output_10_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:44 %flattened_output_11_load = load i8 %flattened_output_11_addr

]]></Node>
<StgValue><ssdm name="flattened_output_11_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:45 %flattened_output_12_load = load i8 %flattened_output_12_addr

]]></Node>
<StgValue><ssdm name="flattened_output_12_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="8">
<![CDATA[
for.body147.13.split:46 %flattened_output_13_load = load i8 %flattened_output_13_addr

]]></Node>
<StgValue><ssdm name="flattened_output_13_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="15" op_3_bw="4" op_4_bw="15" op_5_bw="4" op_6_bw="15" op_7_bw="4" op_8_bw="15" op_9_bw="4" op_10_bw="15" op_11_bw="4" op_12_bw="15" op_13_bw="4" op_14_bw="15" op_15_bw="4" op_16_bw="15" op_17_bw="4" op_18_bw="15" op_19_bw="4" op_20_bw="15" op_21_bw="4" op_22_bw="15" op_23_bw="4" op_24_bw="15" op_25_bw="4" op_26_bw="15" op_27_bw="4" op_28_bw="15" op_29_bw="15" op_30_bw="4">
<![CDATA[
for.body147.13.split:47 %sext_ln81_s = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.14i15.i15.i4, i4 0, i15 %flattened_output_load, i4 1, i15 %flattened_output_1_load, i4 2, i15 %flattened_output_2_load, i4 3, i15 %flattened_output_3_load, i4 4, i15 %flattened_output_4_load, i4 5, i15 %flattened_output_5_load, i4 6, i15 %flattened_output_6_load, i4 7, i15 %flattened_output_7_load, i4 8, i15 %flattened_output_8_load, i4 9, i15 %flattened_output_9_load, i4 10, i15 %flattened_output_10_load, i4 11, i15 %flattened_output_11_load, i4 12, i15 %flattened_output_12_load, i4 13, i15 %flattened_output_13_load, i15 0, i4 %trunc_ln79

]]></Node>
<StgValue><ssdm name="sext_ln81_s"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="22" op_0_bw="15">
<![CDATA[
for.body147.13.split:48 %zext_ln81_2 = zext i15 %sext_ln81_s

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.13.split:49 %mul_ln81 = mul i22 %zext_ln81_2, i22 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.13.split:56 %store_ln80 = store i12 %select_ln80, i12 %phi_urem165

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.13.split:49 %mul_ln81 = mul i22 %zext_ln81_2, i22 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body147.13.split:2 %sum_load_1 = load i16 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.13.split:49 %mul_ln81 = mul i22 %zext_ln81_2, i22 %sext_ln81

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
for.body147.13.split:50 %shl_ln81_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_load_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln81_s"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.13.split:51 %add_ln81_1 = add i22 %shl_ln81_s, i22 %mul_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end158.13.exitStub:0 %sum_load = load i16 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end158.13.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_65_out, i16 %sum_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
for.end158.13.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body147.13.split:10 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body147.13.split:11 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body147.13.split:12 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body147.13.split:51 %add_ln81_1 = add i22 %shl_ln81_s, i22 %mul_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body147.13.split:52 %sum_1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln81_1, i32 6, i32 21

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body147.13.split:54 %store_ln79 = store i16 %sum_1, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.body147.13.split:57 %br_ln80 = br void %for.body147.13

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
