digraph "CFG for '_Z18kernel_add_waveletPfS_i' function" {
	label="CFG for '_Z18kernel_add_waveletPfS_i' function";

	Node0x470a580 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %18, %19\l  %21 = load i32, i32 addrspace(4)* @c_isrc, align 4, !tbaa !7\l  %22 = icmp eq i32 %12, %21\l  %23 = load i32, i32 addrspace(4)* @c_jsrc, align 4\l  %24 = icmp eq i32 %20, %23\l  %25 = select i1 %22, i1 %24, i1 false\l  br i1 %25, label %26, label %37\l|{<s0>T|<s1>F}}"];
	Node0x470a580:s0 -> Node0x470dc10;
	Node0x470a580:s1 -> Node0x470dca0;
	Node0x470dc10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = load i32, i32 addrspace(4)* @c_nx, align 4, !tbaa !7\l  %28 = mul i32 %27, %20\l  %29 = add i32 %28, %12\l  %30 = sext i32 %2 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %33 = zext i32 %29 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %0, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %36 = fadd contract float %32, %35\l  store float %36, float addrspace(1)* %34, align 4, !tbaa !11\l  br label %37\l}"];
	Node0x470dc10 -> Node0x470dca0;
	Node0x470dca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  ret void\l}"];
}
