//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_1      // -- Begin function triton_poi_fused_1
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_1
.visible .entry triton_poi_fused_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_1_param_1,
	.param .u32 triton_poi_fused_1_param_2,
	.param .u32 triton_poi_fused_1_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<113>;
	.reg .b32 	%r<292>;
	.reg .b64 	%rd<83>;
	.loc	1 19 0                          // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:19:0

// %bb.0:
	ld.param.u64 	%rd41, [triton_poi_fused_1_param_0];
	ld.param.u64 	%rd42, [triton_poi_fused_1_param_1];
$L__tmp0:
	.loc	1 22 29                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:22:29
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 48                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:22:48
	// begin inline asm
	mov.u32 %r2, %ctaid.z;
	// end inline asm
	.loc	1 22 69                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:22:69
	// begin inline asm
	mov.u32 %r3, %nctaid.y;
	// end inline asm
	.loc	1 22 34                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:22:34
	mad.lo.s32 	%r133, %r3, %r2, %r1;
	.loc	1 22 75                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:22:75
	shl.b32 	%r134, %r133, 9;
	.loc	1 23 44                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:23:44
	mov.u32 	%r135, %tid.x;
	bfe.u32 	%r136, %r135, 4, 3;
	and.b32  	%r137, %r135, 128;
	shr.u32 	%r138, %r137, 4;
	or.b32  	%r139, %r136, %r138;
	shl.b32 	%r140, %r135, 2;
	and.b32  	%r141, %r140, 508;
	.loc	1 23 23                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:23:23
	or.b32  	%r142, %r134, %r139;
	or.b32  	%r143, %r142, 16;
	or.b32  	%r144, %r142, 32;
	or.b32  	%r145, %r142, 48;
	or.b32  	%r146, %r142, 64;
	or.b32  	%r147, %r142, 80;
	or.b32  	%r148, %r142, 96;
	or.b32  	%r149, %r142, 112;
	or.b32  	%r150, %r142, 128;
	or.b32  	%r151, %r142, 144;
	or.b32  	%r152, %r142, 160;
	or.b32  	%r153, %r142, 176;
	or.b32  	%r154, %r142, 192;
	or.b32  	%r155, %r142, 208;
	or.b32  	%r156, %r142, 224;
	or.b32  	%r157, %r142, 240;
	or.b32  	%r158, %r142, 256;
	or.b32  	%r159, %r142, 272;
	or.b32  	%r160, %r142, 288;
	or.b32  	%r161, %r142, 304;
	or.b32  	%r162, %r142, 320;
	or.b32  	%r163, %r142, 336;
	or.b32  	%r164, %r142, 352;
	or.b32  	%r165, %r142, 368;
	or.b32  	%r166, %r142, 384;
	or.b32  	%r167, %r142, 400;
	or.b32  	%r168, %r142, 416;
	or.b32  	%r169, %r142, 432;
	or.b32  	%r170, %r142, 448;
	or.b32  	%r171, %r142, 464;
	or.b32  	%r172, %r142, 480;
	or.b32  	%r173, %r142, 496;
	or.b32  	%r174, %r134, %r141;
	.loc	1 24 21                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:24:21
	setp.lt.s32 	%p73, %r142, 16777216;
	setp.lt.s32 	%p74, %r143, 16777216;
	setp.lt.s32 	%p75, %r144, 16777216;
	setp.lt.s32 	%p76, %r145, 16777216;
	setp.lt.s32 	%p77, %r146, 16777216;
	setp.lt.s32 	%p78, %r147, 16777216;
	setp.lt.s32 	%p79, %r148, 16777216;
	setp.lt.s32 	%p80, %r149, 16777216;
	setp.lt.s32 	%p81, %r150, 16777216;
	setp.lt.s32 	%p82, %r151, 16777216;
	setp.lt.s32 	%p83, %r152, 16777216;
	setp.lt.s32 	%p84, %r153, 16777216;
	setp.lt.s32 	%p85, %r154, 16777216;
	setp.lt.s32 	%p86, %r155, 16777216;
	setp.lt.s32 	%p87, %r156, 16777216;
	setp.lt.s32 	%p88, %r157, 16777216;
	setp.lt.s32 	%p89, %r158, 16777216;
	setp.lt.s32 	%p90, %r159, 16777216;
	setp.lt.s32 	%p91, %r160, 16777216;
	setp.lt.s32 	%p92, %r161, 16777216;
	setp.lt.s32 	%p93, %r162, 16777216;
	setp.lt.s32 	%p94, %r163, 16777216;
	setp.lt.s32 	%p95, %r164, 16777216;
	setp.lt.s32 	%p96, %r165, 16777216;
	setp.lt.s32 	%p97, %r166, 16777216;
	setp.lt.s32 	%p98, %r167, 16777216;
	setp.lt.s32 	%p99, %r168, 16777216;
	setp.lt.s32 	%p100, %r169, 16777216;
	setp.lt.s32 	%p101, %r170, 16777216;
	setp.lt.s32 	%p102, %r171, 16777216;
	setp.lt.s32 	%p103, %r172, 16777216;
	setp.lt.s32 	%p104, %r173, 16777216;
	setp.lt.s32 	%p105, %r174, 16777216;
	.loc	1 25 28                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:25:28
	// begin inline asm
	mov.u32 %r4, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:25:33
	shl.b32 	%r175, %r4, 4;
	.loc	1 26 44                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:26:44
	and.b32  	%r176, %r135, 15;
	bfe.u32 	%r177, %r135, 7, 1;
	.loc	1 26 23                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:26:23
	or.b32  	%r178, %r175, %r176;
	or.b32  	%r179, %r175, %r177;
	or.b32  	%r180, %r179, 2;
	or.b32  	%r181, %r179, 4;
	or.b32  	%r182, %r179, 6;
	or.b32  	%r183, %r179, 8;
	.loc	1 27 21                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:27:21
	setp.lt.s32 	%p106, %r178, 9;
	setp.lt.s32 	%p107, %r179, 9;
	setp.lt.s32 	%p108, %r180, 9;
	setp.lt.s32 	%p109, %r181, 9;
	setp.lt.s32 	%p110, %r182, 9;
	setp.lt.s32 	%p111, %r183, 9;
	setp.lt.s32 	%p112, %r175, 0;
	.loc	1 31 19                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:31:19
	shr.s32 	%r185, %r174, 31;
	shr.u32 	%r186, %r185, 20;
	add.s32 	%r187, %r174, %r186;
	shr.s32 	%r188, %r187, 12;
	.loc	1 30 19                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:30:19
	and.b32  	%r189, %r187, -4096;
	sub.s32 	%r190, %r174, %r189;
	.loc	1 32 37                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:32:37
	mad.lo.s32 	%r191, %r142, 9, %r178;
	.loc	1 32 35                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:32:35
	add.s32 	%r192, %r191, 144;
	add.s32 	%r193, %r191, 288;
	add.s32 	%r194, %r191, 432;
	add.s32 	%r195, %r191, 576;
	add.s32 	%r196, %r191, 720;
	add.s32 	%r197, %r191, 864;
	add.s32 	%r198, %r191, 1008;
	add.s32 	%r199, %r191, 1152;
	add.s32 	%r200, %r191, 1296;
	add.s32 	%r201, %r191, 1440;
	add.s32 	%r202, %r191, 1584;
	add.s32 	%r203, %r191, 1728;
	add.s32 	%r204, %r191, 1872;
	add.s32 	%r205, %r191, 2016;
	add.s32 	%r206, %r191, 2160;
	add.s32 	%r207, %r191, 2304;
	add.s32 	%r208, %r191, 2448;
	add.s32 	%r209, %r191, 2592;
	add.s32 	%r210, %r191, 2736;
	add.s32 	%r211, %r191, 2880;
	add.s32 	%r212, %r191, 3024;
	add.s32 	%r213, %r191, 3168;
	add.s32 	%r214, %r191, 3312;
	add.s32 	%r215, %r191, 3456;
	add.s32 	%r216, %r191, 3600;
	add.s32 	%r217, %r191, 3744;
	add.s32 	%r218, %r191, 3888;
	add.s32 	%r219, %r191, 4032;
	add.s32 	%r220, %r191, 4176;
	add.s32 	%r221, %r191, 4320;
	add.s32 	%r222, %r191, 4464;
	.loc	1 32 30                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:32:30
	mul.wide.s32 	%rd43, %r191, 4;
	add.s64 	%rd1, %rd41, %rd43;
	mul.wide.s32 	%rd44, %r192, 4;
	add.s64 	%rd2, %rd41, %rd44;
	mul.wide.s32 	%rd45, %r193, 4;
	add.s64 	%rd3, %rd41, %rd45;
	mul.wide.s32 	%rd46, %r194, 4;
	add.s64 	%rd4, %rd41, %rd46;
	mul.wide.s32 	%rd47, %r195, 4;
	add.s64 	%rd5, %rd41, %rd47;
	mul.wide.s32 	%rd48, %r196, 4;
	add.s64 	%rd6, %rd41, %rd48;
	mul.wide.s32 	%rd49, %r197, 4;
	add.s64 	%rd7, %rd41, %rd49;
	mul.wide.s32 	%rd50, %r198, 4;
	add.s64 	%rd8, %rd41, %rd50;
	mul.wide.s32 	%rd51, %r199, 4;
	add.s64 	%rd9, %rd41, %rd51;
	mul.wide.s32 	%rd52, %r200, 4;
	add.s64 	%rd10, %rd41, %rd52;
	mul.wide.s32 	%rd53, %r201, 4;
	add.s64 	%rd11, %rd41, %rd53;
	mul.wide.s32 	%rd54, %r202, 4;
	add.s64 	%rd12, %rd41, %rd54;
	mul.wide.s32 	%rd55, %r203, 4;
	add.s64 	%rd13, %rd41, %rd55;
	mul.wide.s32 	%rd56, %r204, 4;
	add.s64 	%rd14, %rd41, %rd56;
	mul.wide.s32 	%rd57, %r205, 4;
	add.s64 	%rd15, %rd41, %rd57;
	mul.wide.s32 	%rd58, %r206, 4;
	add.s64 	%rd16, %rd41, %rd58;
	mul.wide.s32 	%rd59, %r207, 4;
	add.s64 	%rd17, %rd41, %rd59;
	mul.wide.s32 	%rd60, %r208, 4;
	add.s64 	%rd18, %rd41, %rd60;
	mul.wide.s32 	%rd61, %r209, 4;
	add.s64 	%rd19, %rd41, %rd61;
	mul.wide.s32 	%rd62, %r210, 4;
	add.s64 	%rd20, %rd41, %rd62;
	mul.wide.s32 	%rd63, %r211, 4;
	add.s64 	%rd21, %rd41, %rd63;
	mul.wide.s32 	%rd64, %r212, 4;
	add.s64 	%rd22, %rd41, %rd64;
	mul.wide.s32 	%rd65, %r213, 4;
	add.s64 	%rd23, %rd41, %rd65;
	mul.wide.s32 	%rd66, %r214, 4;
	add.s64 	%rd24, %rd41, %rd66;
	mul.wide.s32 	%rd67, %r215, 4;
	add.s64 	%rd25, %rd41, %rd67;
	mul.wide.s32 	%rd68, %r216, 4;
	add.s64 	%rd26, %rd41, %rd68;
	mul.wide.s32 	%rd69, %r217, 4;
	add.s64 	%rd27, %rd41, %rd69;
	mul.wide.s32 	%rd70, %r218, 4;
	add.s64 	%rd28, %rd41, %rd70;
	mul.wide.s32 	%rd71, %r219, 4;
	add.s64 	%rd29, %rd41, %rd71;
	mul.wide.s32 	%rd72, %r220, 4;
	add.s64 	%rd30, %rd41, %rd72;
	mul.wide.s32 	%rd73, %r221, 4;
	add.s64 	%rd31, %rd41, %rd73;
	mul.wide.s32 	%rd74, %r222, 4;
	add.s64 	%rd32, %rd41, %rd74;
	.loc	1 32 50                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:32:50
	and.pred  	%p1, %p106, %p73;
	and.pred  	%p2, %p74, %p106;
	and.pred  	%p3, %p75, %p106;
	and.pred  	%p4, %p76, %p106;
	and.pred  	%p5, %p77, %p106;
	and.pred  	%p6, %p78, %p106;
	and.pred  	%p7, %p79, %p106;
	and.pred  	%p8, %p80, %p106;
	and.pred  	%p9, %p81, %p106;
	and.pred  	%p10, %p82, %p106;
	and.pred  	%p11, %p83, %p106;
	and.pred  	%p12, %p84, %p106;
	and.pred  	%p13, %p85, %p106;
	and.pred  	%p14, %p86, %p106;
	and.pred  	%p15, %p87, %p106;
	and.pred  	%p16, %p88, %p106;
	and.pred  	%p17, %p89, %p106;
	and.pred  	%p18, %p90, %p106;
	and.pred  	%p19, %p91, %p106;
	and.pred  	%p20, %p92, %p106;
	and.pred  	%p21, %p93, %p106;
	and.pred  	%p22, %p94, %p106;
	and.pred  	%p23, %p95, %p106;
	and.pred  	%p24, %p96, %p106;
	and.pred  	%p25, %p97, %p106;
	and.pred  	%p26, %p98, %p106;
	and.pred  	%p27, %p99, %p106;
	and.pred  	%p28, %p100, %p106;
	and.pred  	%p29, %p101, %p106;
	and.pred  	%p30, %p102, %p106;
	and.pred  	%p31, %p103, %p106;
	and.pred  	%p32, %p104, %p106;
	and.pred  	%p65, %p107, %p105;
	and.pred  	%p66, %p108, %p105;
	and.pred  	%p67, %p109, %p105;
	and.pred  	%p68, %p110, %p105;
	and.pred  	%p69, %p111, %p105;
	and.pred  	%p70, %p112, %p105;
	.loc	1 32 42                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:32:42
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r38 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r40 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r44 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r46 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r48 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r50, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r50 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p8 ld.global.L1::evict_last.b32 { %r52 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r54, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r54 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r56, 0x0;
	@%p10 ld.global.L1::evict_last.b32 { %r56 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r58, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r58 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r60, 0x0;
	@%p12 ld.global.L1::evict_last.b32 { %r60 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r62, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r62 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r64, 0x0;
	@%p14 ld.global.L1::evict_last.b32 { %r64 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r66 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p16 ld.global.L1::evict_last.b32 { %r68 }, [ %rd16 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r70 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r72 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r74 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r76, 0x0;
	@%p20 ld.global.L1::evict_last.b32 { %r76 }, [ %rd20 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r78 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p22 ld.global.L1::evict_last.b32 { %r80 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r82, 0x0;
	@%p23 ld.global.L1::evict_last.b32 { %r82 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r84, 0x0;
	@%p24 ld.global.L1::evict_last.b32 { %r84 }, [ %rd24 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r86, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r86 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r88, 0x0;
	@%p26 ld.global.L1::evict_last.b32 { %r88 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r90 }, [ %rd27 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r92, 0x0;
	@%p28 ld.global.L1::evict_last.b32 { %r92 }, [ %rd28 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r94, 0x0;
	@%p29 ld.global.L1::evict_last.b32 { %r94 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r96, 0x0;
	@%p30 ld.global.L1::evict_last.b32 { %r96 }, [ %rd30 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r98, 0x0;
	@%p31 ld.global.L1::evict_last.b32 { %r98 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r100, 0x0;
	@%p32 ld.global.L1::evict_last.b32 { %r100 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 33 35                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:33:35
	shl.b32 	%r223, %r179, 12;
	shl.b32 	%r224, %r180, 12;
	shl.b32 	%r225, %r181, 12;
	shl.b32 	%r226, %r182, 12;
	shl.b32 	%r227, %r183, 12;
	.loc	1 33 30                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:33:30
	mad.lo.s32 	%r228, %r188, 36864, %r190;
	.loc	1 33 40                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:33:40
	add.s32 	%r229, %r228, %r223;
	add.s32 	%r230, %r228, %r224;
	add.s32 	%r231, %r228, %r225;
	add.s32 	%r232, %r228, %r226;
	add.s32 	%r233, %r228, %r227;
	add.s32 	%r234, %r229, 40960;
	add.s32 	%r235, %r229, 49152;
	add.s32 	%r236, %r229, 57344;
	.loc	1 33 25                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:33:25
	mul.wide.s32 	%rd75, %r229, 4;
	add.s64 	%rd33, %rd42, %rd75;
	mul.wide.s32 	%rd76, %r230, 4;
	add.s64 	%rd34, %rd42, %rd76;
	mul.wide.s32 	%rd77, %r231, 4;
	add.s64 	%rd35, %rd42, %rd77;
	mul.wide.s32 	%rd78, %r232, 4;
	add.s64 	%rd36, %rd42, %rd78;
	mul.wide.s32 	%rd79, %r233, 4;
	add.s64 	%rd37, %rd42, %rd79;
	mul.wide.s32 	%rd80, %r234, 4;
	add.s64 	%rd38, %rd42, %rd80;
	mul.wide.s32 	%rd81, %r235, 4;
	add.s64 	%rd39, %rd42, %rd81;
	mul.wide.s32 	%rd82, %r236, 4;
	add.s64 	%rd40, %rd42, %rd82;
	.loc	1 33 57                         // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:33:57
	shl.b32 	%r237, %r135, 9;
	and.b32  	%r238, %r237, 7680;
	or.b32  	%r239, %r139, %r238;
	and.b32  	%r240, %r140, 1020;
	shr.u32 	%r241, %r238, 7;
	add.s32 	%r242, %r239, %r241;
	shl.b32 	%r243, %r242, 2;
	mov.u32 	%r244, global_smem;
	add.s32 	%r37, %r244, %r243;
	mov.pred 	%p33, -1;
	// begin inline asm
	@%p33 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r37, 64;
	// begin inline asm
	@%p33 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r37, 128;
	// begin inline asm
	@%p33 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r37, 192;
	// begin inline asm
	@%p33 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r37, 256;
	// begin inline asm
	@%p33 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r37, 320;
	// begin inline asm
	@%p33 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r37, 384;
	// begin inline asm
	@%p33 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r37, 448;
	// begin inline asm
	@%p33 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r37, 512;
	// begin inline asm
	@%p33 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r37, 576;
	// begin inline asm
	@%p33 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r37, 640;
	// begin inline asm
	@%p33 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r37, 704;
	// begin inline asm
	@%p33 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r37, 768;
	// begin inline asm
	@%p33 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r37, 832;
	// begin inline asm
	@%p33 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	add.s32 	%r65, %r37, 896;
	// begin inline asm
	@%p33 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	add.s32 	%r67, %r37, 960;
	// begin inline asm
	@%p33 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r37, 1024;
	// begin inline asm
	@%p33 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r37, 1088;
	// begin inline asm
	@%p33 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r37, 1152;
	// begin inline asm
	@%p33 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r37, 1216;
	// begin inline asm
	@%p33 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r37, 1280;
	// begin inline asm
	@%p33 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	add.s32 	%r79, %r37, 1344;
	// begin inline asm
	@%p33 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	add.s32 	%r81, %r37, 1408;
	// begin inline asm
	@%p33 st.shared.b32 [ %r81 + 0 ], %r82;
	// end inline asm
	add.s32 	%r83, %r37, 1472;
	// begin inline asm
	@%p33 st.shared.b32 [ %r83 + 0 ], %r84;
	// end inline asm
	add.s32 	%r85, %r37, 1536;
	// begin inline asm
	@%p33 st.shared.b32 [ %r85 + 0 ], %r86;
	// end inline asm
	add.s32 	%r87, %r37, 1600;
	// begin inline asm
	@%p33 st.shared.b32 [ %r87 + 0 ], %r88;
	// end inline asm
	add.s32 	%r89, %r37, 1664;
	// begin inline asm
	@%p33 st.shared.b32 [ %r89 + 0 ], %r90;
	// end inline asm
	add.s32 	%r91, %r37, 1728;
	// begin inline asm
	@%p33 st.shared.b32 [ %r91 + 0 ], %r92;
	// end inline asm
	add.s32 	%r93, %r37, 1792;
	// begin inline asm
	@%p33 st.shared.b32 [ %r93 + 0 ], %r94;
	// end inline asm
	add.s32 	%r95, %r37, 1856;
	// begin inline asm
	@%p33 st.shared.b32 [ %r95 + 0 ], %r96;
	// end inline asm
	add.s32 	%r97, %r37, 1920;
	// begin inline asm
	@%p33 st.shared.b32 [ %r97 + 0 ], %r98;
	// end inline asm
	add.s32 	%r99, %r37, 1984;
	// begin inline asm
	@%p33 st.shared.b32 [ %r99 + 0 ], %r100;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r245, %r135, 5;
	and.b32  	%r246, %r245, 4;
	add.s32 	%r247, %r246, %r240;
	shl.b32 	%r248, %r247, 2;
	add.s32 	%r249, %r244, %r248;
	ld.shared.v4.u32 	{%r101, %r102, %r103, %r104}, [%r249];
	or.b32  	%r250, %r240, 1024;
	shr.u32 	%r251, %r250, 7;
	and.b32  	%r252, %r251, 12;
	add.s32 	%r253, %r252, %r240;
	shl.b32 	%r254, %r253, 2;
	add.s32 	%r255, %r244, %r254;
	ld.shared.v4.u32 	{%r105, %r106, %r107, %r108}, [%r255+4096];
	or.b32  	%r256, %r240, 2048;
	shr.u32 	%r257, %r256, 7;
	and.b32  	%r258, %r257, 20;
	add.s32 	%r259, %r258, %r240;
	shl.b32 	%r260, %r259, 2;
	add.s32 	%r261, %r244, %r260;
	ld.shared.v4.u32 	{%r109, %r110, %r111, %r112}, [%r261+8192];
	or.b32  	%r262, %r240, 3072;
	shr.u32 	%r263, %r262, 7;
	and.b32  	%r264, %r263, 28;
	add.s32 	%r265, %r264, %r240;
	shl.b32 	%r266, %r265, 2;
	add.s32 	%r267, %r244, %r266;
	ld.shared.v4.u32 	{%r113, %r114, %r115, %r116}, [%r267+12288];
	or.b32  	%r268, %r240, 4096;
	shr.u32 	%r269, %r268, 7;
	and.b32  	%r270, %r269, 36;
	add.s32 	%r271, %r270, %r240;
	shl.b32 	%r272, %r271, 2;
	add.s32 	%r273, %r244, %r272;
	ld.shared.v4.u32 	{%r117, %r118, %r119, %r120}, [%r273+16384];
	or.b32  	%r274, %r240, 5120;
	shr.u32 	%r275, %r274, 7;
	and.b32  	%r276, %r275, 44;
	add.s32 	%r277, %r276, %r240;
	shl.b32 	%r278, %r277, 2;
	add.s32 	%r279, %r244, %r278;
	ld.shared.v4.u32 	{%r121, %r122, %r123, %r124}, [%r279+20480];
	or.b32  	%r280, %r240, 6144;
	shr.u32 	%r281, %r280, 7;
	and.b32  	%r282, %r281, 52;
	add.s32 	%r283, %r282, %r240;
	shl.b32 	%r284, %r283, 2;
	add.s32 	%r285, %r244, %r284;
	ld.shared.v4.u32 	{%r125, %r126, %r127, %r128}, [%r285+24576];
	or.b32  	%r286, %r240, 7168;
	shr.u32 	%r287, %r286, 7;
	and.b32  	%r288, %r287, 60;
	add.s32 	%r289, %r288, %r240;
	shl.b32 	%r290, %r289, 2;
	add.s32 	%r291, %r244, %r290;
	ld.shared.v4.u32 	{%r129, %r130, %r131, %r132}, [%r291+28672];
	// begin inline asm
	@%p65 st.global.v4.b32 [ %rd33 + 0 ], { %r101, %r102, %r103, %r104 };
	// end inline asm
	// begin inline asm
	@%p66 st.global.v4.b32 [ %rd34 + 0 ], { %r105, %r106, %r107, %r108 };
	// end inline asm
	// begin inline asm
	@%p67 st.global.v4.b32 [ %rd35 + 0 ], { %r109, %r110, %r111, %r112 };
	// end inline asm
	// begin inline asm
	@%p68 st.global.v4.b32 [ %rd36 + 0 ], { %r113, %r114, %r115, %r116 };
	// end inline asm
	// begin inline asm
	@%p69 st.global.v4.b32 [ %rd37 + 0 ], { %r117, %r118, %r119, %r120 };
	// end inline asm
	// begin inline asm
	@%p70 st.global.v4.b32 [ %rd38 + 0 ], { %r121, %r122, %r123, %r124 };
	// end inline asm
	// begin inline asm
	@%p70 st.global.v4.b32 [ %rd39 + 0 ], { %r125, %r126, %r127, %r128 };
	// end inline asm
	// begin inline asm
	@%p70 st.global.v4.b32 [ %rd40 + 0 ], { %r129, %r130, %r131, %r132 };
	// end inline asm
	.loc	1 33 4                          // cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py:33:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/dd/cddqxfnri5dpg6xcqsywims5ikkuwvupgktaqaa7x4pxq4myrelc.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 100
.b8 113
.b8 120
.b8 102
.b8 110
.b8 114
.b8 105
.b8 53
.b8 100
.b8 112
.b8 103
.b8 54
.b8 120
.b8 99
.b8 113
.b8 115
.b8 121
.b8 119
.b8 105
.b8 109
.b8 115
.b8 53
.b8 105
.b8 107
.b8 107
.b8 117
.b8 119
.b8 118
.b8 117
.b8 112
.b8 103
.b8 107
.b8 116
.b8 97
.b8 113
.b8 97
.b8 97
.b8 55
.b8 120
.b8 52
.b8 112
.b8 120
.b8 113
.b8 52
.b8 109
.b8 121
.b8 114
.b8 101
.b8 108
.b8 99
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 100
.b8 0
	}
	.section	.debug_macinfo	{	}
