# test result for unsigned binary product 4 bits x 4 bits: passed

T = r"""
.\plpr_bench.vhdl:90:13:@0ms:(report note): 0000x0000=00000000
.\plpr_bench.vhdl:90:13:@5ns:(report note): 0000x0000=00000000
.\plpr_bench.vhdl:90:13:@10ns:(report note): 0001x0000=00000000
.\plpr_bench.vhdl:90:13:@15ns:(report note): 0010x0000=00000000
.\plpr_bench.vhdl:90:13:@20ns:(report note): 0011x0000=00000000
.\plpr_bench.vhdl:90:13:@25ns:(report note): 0100x0000=00000000
.\plpr_bench.vhdl:90:13:@30ns:(report note): 0101x0000=00000000
.\plpr_bench.vhdl:90:13:@35ns:(report note): 0110x0000=00000000
.\plpr_bench.vhdl:90:13:@40ns:(report note): 0111x0000=00000000
.\plpr_bench.vhdl:90:13:@45ns:(report note): 1000x0000=00000000
.\plpr_bench.vhdl:90:13:@50ns:(report note): 1001x0000=00000000
.\plpr_bench.vhdl:90:13:@55ns:(report note): 1010x0000=00000000
.\plpr_bench.vhdl:90:13:@60ns:(report note): 1011x0000=00000000
.\plpr_bench.vhdl:90:13:@65ns:(report note): 1100x0000=00000000
.\plpr_bench.vhdl:90:13:@70ns:(report note): 1101x0000=00000000
.\plpr_bench.vhdl:90:13:@75ns:(report note): 1110x0000=00000000
.\plpr_bench.vhdl:90:13:@80ns:(report note): 1111x0000=00000000
.\plpr_bench.vhdl:90:13:@85ns:(report note): 0000x0001=00000000
.\plpr_bench.vhdl:90:13:@90ns:(report note): 0001x0001=00000000
.\plpr_bench.vhdl:90:13:@95ns:(report note): 0010x0001=00000000
.\plpr_bench.vhdl:90:13:@100ns:(report note): 0011x0001=00000000
.\plpr_bench.vhdl:90:13:@105ns:(report note): 0100x0001=00000000
.\plpr_bench.vhdl:90:13:@110ns:(report note): 0101x0001=00000000
.\plpr_bench.vhdl:90:13:@115ns:(report note): 0110x0001=00000000
.\plpr_bench.vhdl:90:13:@120ns:(report note): 0111x0001=00000000
.\plpr_bench.vhdl:90:13:@125ns:(report note): 1000x0001=00000000
.\plpr_bench.vhdl:90:13:@130ns:(report note): 1001x0001=00000000
.\plpr_bench.vhdl:90:13:@135ns:(report note): 1010x0001=00000000
.\plpr_bench.vhdl:90:13:@140ns:(report note): 1011x0001=00000000
.\plpr_bench.vhdl:90:13:@145ns:(report note): 1100x0001=00000001
.\plpr_bench.vhdl:90:13:@150ns:(report note): 1101x0001=00000010
.\plpr_bench.vhdl:90:13:@155ns:(report note): 1110x0001=00000011
.\plpr_bench.vhdl:90:13:@160ns:(report note): 1111x0001=00000100
.\plpr_bench.vhdl:90:13:@165ns:(report note): 0000x0010=00000101
.\plpr_bench.vhdl:90:13:@170ns:(report note): 0001x0010=00000110
.\plpr_bench.vhdl:90:13:@175ns:(report note): 0010x0010=00000111
.\plpr_bench.vhdl:90:13:@180ns:(report note): 0011x0010=00001000
.\plpr_bench.vhdl:90:13:@185ns:(report note): 0100x0010=00001001
.\plpr_bench.vhdl:90:13:@190ns:(report note): 0101x0010=00001010
.\plpr_bench.vhdl:90:13:@195ns:(report note): 0110x0010=00001011
.\plpr_bench.vhdl:90:13:@200ns:(report note): 0111x0010=00001100
.\plpr_bench.vhdl:90:13:@205ns:(report note): 1000x0010=00001101
.\plpr_bench.vhdl:90:13:@210ns:(report note): 1001x0010=00001110
.\plpr_bench.vhdl:90:13:@215ns:(report note): 1010x0010=00001111
.\plpr_bench.vhdl:90:13:@220ns:(report note): 1011x0010=00000000
.\plpr_bench.vhdl:90:13:@225ns:(report note): 1100x0010=00000010
.\plpr_bench.vhdl:90:13:@230ns:(report note): 1101x0010=00000100
.\plpr_bench.vhdl:90:13:@235ns:(report note): 1110x0010=00000110
.\plpr_bench.vhdl:90:13:@240ns:(report note): 1111x0010=00001000
.\plpr_bench.vhdl:90:13:@245ns:(report note): 0000x0011=00001010
.\plpr_bench.vhdl:90:13:@250ns:(report note): 0001x0011=00001100
.\plpr_bench.vhdl:90:13:@255ns:(report note): 0010x0011=00001110
.\plpr_bench.vhdl:90:13:@260ns:(report note): 0011x0011=00010000
.\plpr_bench.vhdl:90:13:@265ns:(report note): 0100x0011=00010010
.\plpr_bench.vhdl:90:13:@270ns:(report note): 0101x0011=00010100
.\plpr_bench.vhdl:90:13:@275ns:(report note): 0110x0011=00010110
.\plpr_bench.vhdl:90:13:@280ns:(report note): 0111x0011=00011000
.\plpr_bench.vhdl:90:13:@285ns:(report note): 1000x0011=00011010
.\plpr_bench.vhdl:90:13:@290ns:(report note): 1001x0011=00011100
.\plpr_bench.vhdl:90:13:@295ns:(report note): 1010x0011=00011110
.\plpr_bench.vhdl:90:13:@300ns:(report note): 1011x0011=00000000
.\plpr_bench.vhdl:90:13:@305ns:(report note): 1100x0011=00000011
.\plpr_bench.vhdl:90:13:@310ns:(report note): 1101x0011=00000110
.\plpr_bench.vhdl:90:13:@315ns:(report note): 1110x0011=00001001
.\plpr_bench.vhdl:90:13:@320ns:(report note): 1111x0011=00001100
.\plpr_bench.vhdl:90:13:@325ns:(report note): 0000x0100=00001111
.\plpr_bench.vhdl:90:13:@330ns:(report note): 0001x0100=00010010
.\plpr_bench.vhdl:90:13:@335ns:(report note): 0010x0100=00010101
.\plpr_bench.vhdl:90:13:@340ns:(report note): 0011x0100=00011000
.\plpr_bench.vhdl:90:13:@345ns:(report note): 0100x0100=00011011
.\plpr_bench.vhdl:90:13:@350ns:(report note): 0101x0100=00011110
.\plpr_bench.vhdl:90:13:@355ns:(report note): 0110x0100=00100001
.\plpr_bench.vhdl:90:13:@360ns:(report note): 0111x0100=00100100
.\plpr_bench.vhdl:90:13:@365ns:(report note): 1000x0100=00100111
.\plpr_bench.vhdl:90:13:@370ns:(report note): 1001x0100=00101010
.\plpr_bench.vhdl:90:13:@375ns:(report note): 1010x0100=00101101
.\plpr_bench.vhdl:90:13:@380ns:(report note): 1011x0100=00000000
.\plpr_bench.vhdl:90:13:@385ns:(report note): 1100x0100=00000100
.\plpr_bench.vhdl:90:13:@390ns:(report note): 1101x0100=00001000
.\plpr_bench.vhdl:90:13:@395ns:(report note): 1110x0100=00001100
.\plpr_bench.vhdl:90:13:@400ns:(report note): 1111x0100=00010000
.\plpr_bench.vhdl:90:13:@405ns:(report note): 0000x0101=00010100
.\plpr_bench.vhdl:90:13:@410ns:(report note): 0001x0101=00011000
.\plpr_bench.vhdl:90:13:@415ns:(report note): 0010x0101=00011100
.\plpr_bench.vhdl:90:13:@420ns:(report note): 0011x0101=00100000
.\plpr_bench.vhdl:90:13:@425ns:(report note): 0100x0101=00100100
.\plpr_bench.vhdl:90:13:@430ns:(report note): 0101x0101=00101000
.\plpr_bench.vhdl:90:13:@435ns:(report note): 0110x0101=00101100
.\plpr_bench.vhdl:90:13:@440ns:(report note): 0111x0101=00110000
.\plpr_bench.vhdl:90:13:@445ns:(report note): 1000x0101=00110100
.\plpr_bench.vhdl:90:13:@450ns:(report note): 1001x0101=00111000
.\plpr_bench.vhdl:90:13:@455ns:(report note): 1010x0101=00111100
.\plpr_bench.vhdl:90:13:@460ns:(report note): 1011x0101=00000000
.\plpr_bench.vhdl:90:13:@465ns:(report note): 1100x0101=00000101
.\plpr_bench.vhdl:90:13:@470ns:(report note): 1101x0101=00001010
.\plpr_bench.vhdl:90:13:@475ns:(report note): 1110x0101=00001111
.\plpr_bench.vhdl:90:13:@480ns:(report note): 1111x0101=00010100
.\plpr_bench.vhdl:90:13:@485ns:(report note): 0000x0110=00011001
.\plpr_bench.vhdl:90:13:@490ns:(report note): 0001x0110=00011110
.\plpr_bench.vhdl:90:13:@495ns:(report note): 0010x0110=00100011
.\plpr_bench.vhdl:90:13:@500ns:(report note): 0011x0110=00101000
.\plpr_bench.vhdl:90:13:@505ns:(report note): 0100x0110=00101101
.\plpr_bench.vhdl:90:13:@510ns:(report note): 0101x0110=00110010
.\plpr_bench.vhdl:90:13:@515ns:(report note): 0110x0110=00110111
.\plpr_bench.vhdl:90:13:@520ns:(report note): 0111x0110=00111100
.\plpr_bench.vhdl:90:13:@525ns:(report note): 1000x0110=01000001
.\plpr_bench.vhdl:90:13:@530ns:(report note): 1001x0110=01000110
.\plpr_bench.vhdl:90:13:@535ns:(report note): 1010x0110=01001011
.\plpr_bench.vhdl:90:13:@540ns:(report note): 1011x0110=00000000
.\plpr_bench.vhdl:90:13:@545ns:(report note): 1100x0110=00000110
.\plpr_bench.vhdl:90:13:@550ns:(report note): 1101x0110=00001100
.\plpr_bench.vhdl:90:13:@555ns:(report note): 1110x0110=00010010
.\plpr_bench.vhdl:90:13:@560ns:(report note): 1111x0110=00011000
.\plpr_bench.vhdl:90:13:@565ns:(report note): 0000x0111=00011110
.\plpr_bench.vhdl:90:13:@570ns:(report note): 0001x0111=00100100
.\plpr_bench.vhdl:90:13:@575ns:(report note): 0010x0111=00101010
.\plpr_bench.vhdl:90:13:@580ns:(report note): 0011x0111=00110000
.\plpr_bench.vhdl:90:13:@585ns:(report note): 0100x0111=00110110
.\plpr_bench.vhdl:90:13:@590ns:(report note): 0101x0111=00111100
.\plpr_bench.vhdl:90:13:@595ns:(report note): 0110x0111=01000010
.\plpr_bench.vhdl:90:13:@600ns:(report note): 0111x0111=01001000
.\plpr_bench.vhdl:90:13:@605ns:(report note): 1000x0111=01001110
.\plpr_bench.vhdl:90:13:@610ns:(report note): 1001x0111=01010100
.\plpr_bench.vhdl:90:13:@615ns:(report note): 1010x0111=01011010
.\plpr_bench.vhdl:90:13:@620ns:(report note): 1011x0111=00000000
.\plpr_bench.vhdl:90:13:@625ns:(report note): 1100x0111=00000111
.\plpr_bench.vhdl:90:13:@630ns:(report note): 1101x0111=00001110
.\plpr_bench.vhdl:90:13:@635ns:(report note): 1110x0111=00010101
.\plpr_bench.vhdl:90:13:@640ns:(report note): 1111x0111=00011100
.\plpr_bench.vhdl:90:13:@645ns:(report note): 0000x1000=00100011
.\plpr_bench.vhdl:90:13:@650ns:(report note): 0001x1000=00101010
.\plpr_bench.vhdl:90:13:@655ns:(report note): 0010x1000=00110001
.\plpr_bench.vhdl:90:13:@660ns:(report note): 0011x1000=00111000
.\plpr_bench.vhdl:90:13:@665ns:(report note): 0100x1000=00111111
.\plpr_bench.vhdl:90:13:@670ns:(report note): 0101x1000=01000110
.\plpr_bench.vhdl:90:13:@675ns:(report note): 0110x1000=01001101
.\plpr_bench.vhdl:90:13:@680ns:(report note): 0111x1000=01010100
.\plpr_bench.vhdl:90:13:@685ns:(report note): 1000x1000=01011011
.\plpr_bench.vhdl:90:13:@690ns:(report note): 1001x1000=01100010
.\plpr_bench.vhdl:90:13:@695ns:(report note): 1010x1000=01101001
.\plpr_bench.vhdl:90:13:@700ns:(report note): 1011x1000=00000000
.\plpr_bench.vhdl:90:13:@705ns:(report note): 1100x1000=00001000
.\plpr_bench.vhdl:90:13:@710ns:(report note): 1101x1000=00010000
.\plpr_bench.vhdl:90:13:@715ns:(report note): 1110x1000=00011000
.\plpr_bench.vhdl:90:13:@720ns:(report note): 1111x1000=00100000
.\plpr_bench.vhdl:90:13:@725ns:(report note): 0000x1001=00101000
.\plpr_bench.vhdl:90:13:@730ns:(report note): 0001x1001=00110000
.\plpr_bench.vhdl:90:13:@735ns:(report note): 0010x1001=00111000
.\plpr_bench.vhdl:90:13:@740ns:(report note): 0011x1001=01000000
.\plpr_bench.vhdl:90:13:@745ns:(report note): 0100x1001=01001000
.\plpr_bench.vhdl:90:13:@750ns:(report note): 0101x1001=01010000
.\plpr_bench.vhdl:90:13:@755ns:(report note): 0110x1001=01011000
.\plpr_bench.vhdl:90:13:@760ns:(report note): 0111x1001=01100000
.\plpr_bench.vhdl:90:13:@765ns:(report note): 1000x1001=01101000
.\plpr_bench.vhdl:90:13:@770ns:(report note): 1001x1001=01110000
.\plpr_bench.vhdl:90:13:@775ns:(report note): 1010x1001=01111000
.\plpr_bench.vhdl:90:13:@780ns:(report note): 1011x1001=00000000
.\plpr_bench.vhdl:90:13:@785ns:(report note): 1100x1001=00001001
.\plpr_bench.vhdl:90:13:@790ns:(report note): 1101x1001=00010010
.\plpr_bench.vhdl:90:13:@795ns:(report note): 1110x1001=00011011
.\plpr_bench.vhdl:90:13:@800ns:(report note): 1111x1001=00100100
.\plpr_bench.vhdl:90:13:@805ns:(report note): 0000x1010=00101101
.\plpr_bench.vhdl:90:13:@810ns:(report note): 0001x1010=00110110
.\plpr_bench.vhdl:90:13:@815ns:(report note): 0010x1010=00111111
.\plpr_bench.vhdl:90:13:@820ns:(report note): 0011x1010=01001000
.\plpr_bench.vhdl:90:13:@825ns:(report note): 0100x1010=01010001
.\plpr_bench.vhdl:90:13:@830ns:(report note): 0101x1010=01011010
.\plpr_bench.vhdl:90:13:@835ns:(report note): 0110x1010=01100011
.\plpr_bench.vhdl:90:13:@840ns:(report note): 0111x1010=01101100
.\plpr_bench.vhdl:90:13:@845ns:(report note): 1000x1010=01110101
.\plpr_bench.vhdl:90:13:@850ns:(report note): 1001x1010=01111110
.\plpr_bench.vhdl:90:13:@855ns:(report note): 1010x1010=10000111
.\plpr_bench.vhdl:90:13:@860ns:(report note): 1011x1010=00000000
.\plpr_bench.vhdl:90:13:@865ns:(report note): 1100x1010=00001010
.\plpr_bench.vhdl:90:13:@870ns:(report note): 1101x1010=00010100
.\plpr_bench.vhdl:90:13:@875ns:(report note): 1110x1010=00011110
.\plpr_bench.vhdl:90:13:@880ns:(report note): 1111x1010=00101000
.\plpr_bench.vhdl:90:13:@885ns:(report note): 0000x1011=00110010
.\plpr_bench.vhdl:90:13:@890ns:(report note): 0001x1011=00111100
.\plpr_bench.vhdl:90:13:@895ns:(report note): 0010x1011=01000110
.\plpr_bench.vhdl:90:13:@900ns:(report note): 0011x1011=01010000
.\plpr_bench.vhdl:90:13:@905ns:(report note): 0100x1011=01011010
.\plpr_bench.vhdl:90:13:@910ns:(report note): 0101x1011=01100100
.\plpr_bench.vhdl:90:13:@915ns:(report note): 0110x1011=01101110
.\plpr_bench.vhdl:90:13:@920ns:(report note): 0111x1011=01111000
.\plpr_bench.vhdl:90:13:@925ns:(report note): 1000x1011=10000010
.\plpr_bench.vhdl:90:13:@930ns:(report note): 1001x1011=10001100
.\plpr_bench.vhdl:90:13:@935ns:(report note): 1010x1011=10010110
.\plpr_bench.vhdl:90:13:@940ns:(report note): 1011x1011=00000000
.\plpr_bench.vhdl:90:13:@945ns:(report note): 1100x1011=00001011
.\plpr_bench.vhdl:90:13:@950ns:(report note): 1101x1011=00010110
.\plpr_bench.vhdl:90:13:@955ns:(report note): 1110x1011=00100001
.\plpr_bench.vhdl:90:13:@960ns:(report note): 1111x1011=00101100
.\plpr_bench.vhdl:90:13:@965ns:(report note): 0000x1100=00110111
.\plpr_bench.vhdl:90:13:@970ns:(report note): 0001x1100=01000010
.\plpr_bench.vhdl:90:13:@975ns:(report note): 0010x1100=01001101
.\plpr_bench.vhdl:90:13:@980ns:(report note): 0011x1100=01011000
.\plpr_bench.vhdl:90:13:@985ns:(report note): 0100x1100=01100011
.\plpr_bench.vhdl:90:13:@990ns:(report note): 0101x1100=01101110
.\plpr_bench.vhdl:90:13:@995ns:(report note): 0110x1100=01111001
.\plpr_bench.vhdl:90:13:@1us:(report note): 0111x1100=10000100
.\plpr_bench.vhdl:90:13:@1005ns:(report note): 1000x1100=10001111
.\plpr_bench.vhdl:90:13:@1010ns:(report note): 1001x1100=10011010
.\plpr_bench.vhdl:90:13:@1015ns:(report note): 1010x1100=10100101
.\plpr_bench.vhdl:90:13:@1020ns:(report note): 1011x1100=00000000
.\plpr_bench.vhdl:90:13:@1025ns:(report note): 1100x1100=00001100
.\plpr_bench.vhdl:90:13:@1030ns:(report note): 1101x1100=00011000
.\plpr_bench.vhdl:90:13:@1035ns:(report note): 1110x1100=00100100
.\plpr_bench.vhdl:90:13:@1040ns:(report note): 1111x1100=00110000
.\plpr_bench.vhdl:90:13:@1045ns:(report note): 0000x1101=00111100
.\plpr_bench.vhdl:90:13:@1050ns:(report note): 0001x1101=01001000
.\plpr_bench.vhdl:90:13:@1055ns:(report note): 0010x1101=01010100
.\plpr_bench.vhdl:90:13:@1060ns:(report note): 0011x1101=01100000
.\plpr_bench.vhdl:90:13:@1065ns:(report note): 0100x1101=01101100
.\plpr_bench.vhdl:90:13:@1070ns:(report note): 0101x1101=01111000
.\plpr_bench.vhdl:90:13:@1075ns:(report note): 0110x1101=10000100
.\plpr_bench.vhdl:90:13:@1080ns:(report note): 0111x1101=10010000
.\plpr_bench.vhdl:90:13:@1085ns:(report note): 1000x1101=10011100
.\plpr_bench.vhdl:90:13:@1090ns:(report note): 1001x1101=10101000
.\plpr_bench.vhdl:90:13:@1095ns:(report note): 1010x1101=10110100
.\plpr_bench.vhdl:90:13:@1100ns:(report note): 1011x1101=00000000
.\plpr_bench.vhdl:90:13:@1105ns:(report note): 1100x1101=00001101
.\plpr_bench.vhdl:90:13:@1110ns:(report note): 1101x1101=00011010
.\plpr_bench.vhdl:90:13:@1115ns:(report note): 1110x1101=00100111
.\plpr_bench.vhdl:90:13:@1120ns:(report note): 1111x1101=00110100
.\plpr_bench.vhdl:90:13:@1125ns:(report note): 0000x1110=01000001
.\plpr_bench.vhdl:90:13:@1130ns:(report note): 0001x1110=01001110
.\plpr_bench.vhdl:90:13:@1135ns:(report note): 0010x1110=01011011
.\plpr_bench.vhdl:90:13:@1140ns:(report note): 0011x1110=01101000
.\plpr_bench.vhdl:90:13:@1145ns:(report note): 0100x1110=01110101
.\plpr_bench.vhdl:90:13:@1150ns:(report note): 0101x1110=10000010
.\plpr_bench.vhdl:90:13:@1155ns:(report note): 0110x1110=10001111
.\plpr_bench.vhdl:90:13:@1160ns:(report note): 0111x1110=10011100
.\plpr_bench.vhdl:90:13:@1165ns:(report note): 1000x1110=10101001
.\plpr_bench.vhdl:90:13:@1170ns:(report note): 1001x1110=10110110
.\plpr_bench.vhdl:90:13:@1175ns:(report note): 1010x1110=11000011
.\plpr_bench.vhdl:90:13:@1180ns:(report note): 1011x1110=00000000
.\plpr_bench.vhdl:90:13:@1185ns:(report note): 1100x1110=00001110
.\plpr_bench.vhdl:90:13:@1190ns:(report note): 1101x1110=00011100
.\plpr_bench.vhdl:90:13:@1195ns:(report note): 1110x1110=00101010
.\plpr_bench.vhdl:90:13:@1200ns:(report note): 1111x1110=00111000
.\plpr_bench.vhdl:90:13:@1205ns:(report note): 0000x1111=01000110
.\plpr_bench.vhdl:90:13:@1210ns:(report note): 0001x1111=01010100
.\plpr_bench.vhdl:90:13:@1215ns:(report note): 0010x1111=01100010
.\plpr_bench.vhdl:90:13:@1220ns:(report note): 0011x1111=01110000
.\plpr_bench.vhdl:90:13:@1225ns:(report note): 0100x1111=01111110
.\plpr_bench.vhdl:90:13:@1230ns:(report note): 0101x1111=10001100
.\plpr_bench.vhdl:90:13:@1235ns:(report note): 0110x1111=10011010
.\plpr_bench.vhdl:90:13:@1240ns:(report note): 0111x1111=10101000
.\plpr_bench.vhdl:90:13:@1245ns:(report note): 1000x1111=10110110
.\plpr_bench.vhdl:90:13:@1250ns:(report note): 1001x1111=11000100
.\plpr_bench.vhdl:90:13:@1255ns:(report note): 1010x1111=11010010
.\plpr_bench.vhdl:90:13:@1260ns:(report note): 1011x1111=00000000
.\plpr_bench.vhdl:90:13:@1265ns:(report note): 1100x1111=00001111
.\plpr_bench.vhdl:90:13:@1270ns:(report note): 1101x1111=00011110
.\plpr_bench.vhdl:90:13:@1275ns:(report note): 1110x1111=00101101
.\plpr_bench.vhdl:90:13:@1280ns:(report note): 1111x1111=00111100
.\plpr_bench.vhdl:90:13:@1285ns:(report note): 0000x0000=01001011
.\plpr_bench.vhdl:90:13:@1290ns:(report note): 0001x0000=01011010
.\plpr_bench.vhdl:90:13:@1295ns:(report note): 0010x0000=01101001
.\plpr_bench.vhdl:90:13:@1300ns:(report note): 0011x0000=01111000
.\plpr_bench.vhdl:90:13:@1305ns:(report note): 0100x0000=10000111
.\plpr_bench.vhdl:90:13:@1310ns:(report note): 0101x0000=10010110
.\plpr_bench.vhdl:90:13:@1315ns:(report note): 0110x0000=10100101
.\plpr_bench.vhdl:90:13:@1320ns:(report note): 0111x0000=10110100
.\plpr_bench.vhdl:90:13:@1325ns:(report note): 1000x0000=11000011
.\plpr_bench.vhdl:90:13:@1330ns:(report note): 1001x0000=11010010
.\plpr_bench.vhdl:90:13:@1335ns:(report note): 1010x0000=11100001
.\plpr_bench.vhdl:90:13:@1340ns:(report note): 1011x0000=00000000
.\plpr_bench.vhdl:90:13:@1345ns:(report note): 1100x0000=00000000
.\plpr_bench.vhdl:90:13:@1350ns:(report note): 1101x0000=00000000
.\plpr_bench.vhdl:90:13:@1355ns:(report note): 1110x0000=00000000
.\plpr_bench.vhdl:90:13:@1360ns:(report note): 1111x0000=00000000
.\plpr_bench.vhdl:90:13:@1365ns:(report note): 0000x0001=00000000
.\plpr_bench.vhdl:90:13:@1370ns:(report note): 0001x0001=00000000
.\plpr_bench.vhdl:90:13:@1375ns:(report note): 0010x0001=00000000
.\plpr_bench.vhdl:90:13:@1380ns:(report note): 0011x0001=00000000
.\plpr_bench.vhdl:90:13:@1385ns:(report note): 0100x0001=00000000
.\plpr_bench.vhdl:90:13:@1390ns:(report note): 0101x0001=00000000
.\plpr_bench.vhdl:90:13:@1395ns:(report note): 0110x0001=00000000
.\plpr_bench.vhdl:90:13:@1400ns:(report note): 0111x0001=00000000
.\plpr_bench.vhdl:90:13:@1405ns:(report note): 1000x0001=00000000
.\plpr_bench.vhdl:90:13:@1410ns:(report note): 1001x0001=00000000
.\plpr_bench.vhdl:90:13:@1415ns:(report note): 1010x0001=00000000
.\plpr_bench.vhdl:90:13:@1420ns:(report note): 1011x0001=00000000
.\plpr_bench.vhdl:90:13:@1425ns:(report note): 1100x0001=00000001
.\plpr_bench.vhdl:90:13:@1430ns:(report note): 1101x0001=00000010
.\plpr_bench.vhdl:90:13:@1435ns:(report note): 1110x0001=00000011
.\plpr_bench.vhdl:90:13:@1440ns:(report note): 1111x0001=00000100
.\plpr_bench.vhdl:90:13:@1445ns:(report note): 0000x0010=00000101
.\plpr_bench.vhdl:90:13:@1450ns:(report note): 0001x0010=00000110
.\plpr_bench.vhdl:90:13:@1455ns:(report note): 0010x0010=00000111
.\plpr_bench.vhdl:90:13:@1460ns:(report note): 0011x0010=00001000
.\plpr_bench.vhdl:90:13:@1465ns:(report note): 0100x0010=00001001
.\plpr_bench.vhdl:90:13:@1470ns:(report note): 0101x0010=00001010
.\plpr_bench.vhdl:90:13:@1475ns:(report note): 0110x0010=00001011
.\plpr_bench.vhdl:90:13:@1480ns:(report note): 0111x0010=00001100
.\plpr_bench.vhdl:90:13:@1485ns:(report note): 1000x0010=00001101
.\plpr_bench.vhdl:90:13:@1490ns:(report note): 1001x0010=00001110
.\plpr_bench.vhdl:90:13:@1495ns:(report note): 1010x0010=00001111
.\plpr_bench.vhdl:90:13:@1500ns:(report note): 1011x0010=00000000
"""

D = []
for L in T.split("\n"):
	S = L.split(":")[-1].strip()
	if S:
		AB, P = S.split("=")
		A, B = AB.split("x")
		D.append([
			int(A, 2),
			int(B, 2),
			int(P, 2),
			])

from numpy import array
data = array(D)

n = 11 # -> latency is 11 cycles

X, Y, Z = data[:-n, 0],data[:-n, 1], data[n:, 2]

for i, (x, y, z) in enumerate(zip(X, Y, Z)):
	print(f"{x:2} x {y:2} = {x*y:4} = {z}")
	if not x*y == z: break

"""

OUTPUT:

 0 x  0 =    0 = 0
 0 x  0 =    0 = 0
 1 x  0 =    0 = 0
 2 x  0 =    0 = 0
 3 x  0 =    0 = 0
 4 x  0 =    0 = 0
 5 x  0 =    0 = 0
 6 x  0 =    0 = 0
 7 x  0 =    0 = 0
 8 x  0 =    0 = 0
 9 x  0 =    0 = 0
10 x  0 =    0 = 0
11 x  0 =    0 = 0
12 x  0 =    0 = 0
13 x  0 =    0 = 0
14 x  0 =    0 = 0
15 x  0 =    0 = 0
 0 x  1 =    0 = 0
 1 x  1 =    1 = 1
 2 x  1 =    2 = 2
 3 x  1 =    3 = 3
 4 x  1 =    4 = 4
 5 x  1 =    5 = 5
 6 x  1 =    6 = 6
 7 x  1 =    7 = 7
 8 x  1 =    8 = 8
 9 x  1 =    9 = 9
10 x  1 =   10 = 10
11 x  1 =   11 = 11
12 x  1 =   12 = 12
13 x  1 =   13 = 13
14 x  1 =   14 = 14
15 x  1 =   15 = 15
 0 x  2 =    0 = 0
 1 x  2 =    2 = 2
 2 x  2 =    4 = 4
 3 x  2 =    6 = 6
 4 x  2 =    8 = 8
 5 x  2 =   10 = 10
 6 x  2 =   12 = 12
 7 x  2 =   14 = 14
 8 x  2 =   16 = 16
 9 x  2 =   18 = 18
10 x  2 =   20 = 20
11 x  2 =   22 = 22
12 x  2 =   24 = 24
13 x  2 =   26 = 26
14 x  2 =   28 = 28
15 x  2 =   30 = 30
 0 x  3 =    0 = 0
 1 x  3 =    3 = 3
 2 x  3 =    6 = 6
 3 x  3 =    9 = 9
 4 x  3 =   12 = 12
 5 x  3 =   15 = 15
 6 x  3 =   18 = 18
 7 x  3 =   21 = 21
 8 x  3 =   24 = 24
 9 x  3 =   27 = 27
10 x  3 =   30 = 30
11 x  3 =   33 = 33
12 x  3 =   36 = 36
13 x  3 =   39 = 39
14 x  3 =   42 = 42
15 x  3 =   45 = 45
 0 x  4 =    0 = 0
 1 x  4 =    4 = 4
 2 x  4 =    8 = 8
 3 x  4 =   12 = 12
 4 x  4 =   16 = 16
 5 x  4 =   20 = 20
 6 x  4 =   24 = 24
 7 x  4 =   28 = 28
 8 x  4 =   32 = 32
 9 x  4 =   36 = 36
10 x  4 =   40 = 40
11 x  4 =   44 = 44
12 x  4 =   48 = 48
13 x  4 =   52 = 52
14 x  4 =   56 = 56
15 x  4 =   60 = 60
 0 x  5 =    0 = 0
 1 x  5 =    5 = 5
 2 x  5 =   10 = 10
 3 x  5 =   15 = 15
 4 x  5 =   20 = 20
 5 x  5 =   25 = 25
 6 x  5 =   30 = 30
 7 x  5 =   35 = 35
 8 x  5 =   40 = 40
 9 x  5 =   45 = 45
10 x  5 =   50 = 50
11 x  5 =   55 = 55
12 x  5 =   60 = 60
13 x  5 =   65 = 65
14 x  5 =   70 = 70
15 x  5 =   75 = 75
 0 x  6 =    0 = 0
 1 x  6 =    6 = 6
 2 x  6 =   12 = 12
 3 x  6 =   18 = 18
 4 x  6 =   24 = 24
 5 x  6 =   30 = 30
 6 x  6 =   36 = 36
 7 x  6 =   42 = 42
 8 x  6 =   48 = 48
 9 x  6 =   54 = 54
10 x  6 =   60 = 60
11 x  6 =   66 = 66
12 x  6 =   72 = 72
13 x  6 =   78 = 78
14 x  6 =   84 = 84
15 x  6 =   90 = 90
 0 x  7 =    0 = 0
 1 x  7 =    7 = 7
 2 x  7 =   14 = 14
 3 x  7 =   21 = 21
 4 x  7 =   28 = 28
 5 x  7 =   35 = 35
 6 x  7 =   42 = 42
 7 x  7 =   49 = 49
 8 x  7 =   56 = 56
 9 x  7 =   63 = 63
10 x  7 =   70 = 70
11 x  7 =   77 = 77
12 x  7 =   84 = 84
13 x  7 =   91 = 91
14 x  7 =   98 = 98
15 x  7 =  105 = 105
 0 x  8 =    0 = 0
 1 x  8 =    8 = 8
 2 x  8 =   16 = 16
 3 x  8 =   24 = 24
 4 x  8 =   32 = 32
 5 x  8 =   40 = 40
 6 x  8 =   48 = 48
 7 x  8 =   56 = 56
 8 x  8 =   64 = 64
 9 x  8 =   72 = 72
10 x  8 =   80 = 80
11 x  8 =   88 = 88
12 x  8 =   96 = 96
13 x  8 =  104 = 104
14 x  8 =  112 = 112
15 x  8 =  120 = 120
 0 x  9 =    0 = 0
 1 x  9 =    9 = 9
 2 x  9 =   18 = 18
 3 x  9 =   27 = 27
 4 x  9 =   36 = 36
 5 x  9 =   45 = 45
 6 x  9 =   54 = 54
 7 x  9 =   63 = 63
 8 x  9 =   72 = 72
 9 x  9 =   81 = 81
10 x  9 =   90 = 90
11 x  9 =   99 = 99
12 x  9 =  108 = 108
13 x  9 =  117 = 117
14 x  9 =  126 = 126
15 x  9 =  135 = 135
 0 x 10 =    0 = 0
 1 x 10 =   10 = 10
 2 x 10 =   20 = 20
 3 x 10 =   30 = 30
 4 x 10 =   40 = 40
 5 x 10 =   50 = 50
 6 x 10 =   60 = 60
 7 x 10 =   70 = 70
 8 x 10 =   80 = 80
 9 x 10 =   90 = 90
10 x 10 =  100 = 100
11 x 10 =  110 = 110
12 x 10 =  120 = 120
13 x 10 =  130 = 130
14 x 10 =  140 = 140
15 x 10 =  150 = 150
 0 x 11 =    0 = 0
 1 x 11 =   11 = 11
 2 x 11 =   22 = 22
 3 x 11 =   33 = 33
 4 x 11 =   44 = 44
 5 x 11 =   55 = 55
 6 x 11 =   66 = 66
 7 x 11 =   77 = 77
 8 x 11 =   88 = 88
 9 x 11 =   99 = 99
10 x 11 =  110 = 110
11 x 11 =  121 = 121
12 x 11 =  132 = 132
13 x 11 =  143 = 143
14 x 11 =  154 = 154
15 x 11 =  165 = 165
 0 x 12 =    0 = 0
 1 x 12 =   12 = 12
 2 x 12 =   24 = 24
 3 x 12 =   36 = 36
 4 x 12 =   48 = 48
 5 x 12 =   60 = 60
 6 x 12 =   72 = 72
 7 x 12 =   84 = 84
 8 x 12 =   96 = 96
 9 x 12 =  108 = 108
10 x 12 =  120 = 120
11 x 12 =  132 = 132
12 x 12 =  144 = 144
13 x 12 =  156 = 156
14 x 12 =  168 = 168
15 x 12 =  180 = 180
 0 x 13 =    0 = 0
 1 x 13 =   13 = 13
 2 x 13 =   26 = 26
 3 x 13 =   39 = 39
 4 x 13 =   52 = 52
 5 x 13 =   65 = 65
 6 x 13 =   78 = 78
 7 x 13 =   91 = 91
 8 x 13 =  104 = 104
 9 x 13 =  117 = 117
10 x 13 =  130 = 130
11 x 13 =  143 = 143
12 x 13 =  156 = 156
13 x 13 =  169 = 169
14 x 13 =  182 = 182
15 x 13 =  195 = 195
 0 x 14 =    0 = 0
 1 x 14 =   14 = 14
 2 x 14 =   28 = 28
 3 x 14 =   42 = 42
 4 x 14 =   56 = 56
 5 x 14 =   70 = 70
 6 x 14 =   84 = 84
 7 x 14 =   98 = 98
 8 x 14 =  112 = 112
 9 x 14 =  126 = 126
10 x 14 =  140 = 140
11 x 14 =  154 = 154
12 x 14 =  168 = 168
13 x 14 =  182 = 182
14 x 14 =  196 = 196
15 x 14 =  210 = 210
 0 x 15 =    0 = 0
 1 x 15 =   15 = 15
 2 x 15 =   30 = 30
 3 x 15 =   45 = 45
 4 x 15 =   60 = 60
 5 x 15 =   75 = 75
 6 x 15 =   90 = 90
 7 x 15 =  105 = 105
 8 x 15 =  120 = 120
 9 x 15 =  135 = 135
10 x 15 =  150 = 150
11 x 15 =  165 = 165
12 x 15 =  180 = 180
13 x 15 =  195 = 195
14 x 15 =  210 = 210
15 x 15 =  225 = 225
 0 x  0 =    0 = 0
 1 x  0 =    0 = 0
 2 x  0 =    0 = 0
 3 x  0 =    0 = 0
 4 x  0 =    0 = 0
 5 x  0 =    0 = 0
 6 x  0 =    0 = 0
 7 x  0 =    0 = 0
 8 x  0 =    0 = 0
 9 x  0 =    0 = 0
10 x  0 =    0 = 0
11 x  0 =    0 = 0
12 x  0 =    0 = 0
13 x  0 =    0 = 0
14 x  0 =    0 = 0
15 x  0 =    0 = 0
 0 x  1 =    0 = 0
 1 x  1 =    1 = 1
 2 x  1 =    2 = 2
 3 x  1 =    3 = 3
 4 x  1 =    4 = 4
 5 x  1 =    5 = 5
 6 x  1 =    6 = 6
 7 x  1 =    7 = 7
 8 x  1 =    8 = 8
 9 x  1 =    9 = 9
10 x  1 =   10 = 10
11 x  1 =   11 = 11
12 x  1 =   12 = 12
13 x  1 =   13 = 13
14 x  1 =   14 = 14
15 x  1 =   15 = 15
 0 x  2 =    0 = 0
[Finished in 599ms]

"""

