#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Nov 19 22:28:41 2014
# Process ID: 1444
# Log file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/zynq_design_wrapper.vdi
# Journal file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_design_wrapper.tcl -notrace
Command: open_checkpoint zynq_design_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 461 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-1444-laptop/dcp/zynq_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-1444-laptop/dcp/zynq_design_wrapper_early.xdc]
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-1444-laptop/dcp/zynq_design_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.cache/a0d28f7d/labtools_xsdb_master_lib.xdc:13]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 925.270 ; gain = 418.176
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-1444-laptop/dcp/zynq_design_wrapper.xdc]
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-1444-laptop/dcp/zynq_design_wrapper_late.xdc]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_vblank_mux_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hblank_mux_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_field_id_mux_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/field_id_1_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_error_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_vblank_mux_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hblank_mux_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_field_id_mux_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/out_sync_i/field_id_1_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'zynq_design_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_error_reg'. [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:11]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/.Xil/Vivado-1444-laptop/dcp/zynq_design_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 938.102 ; gain = 0.980
Restoring placement.
Restored 1519 out of 1519 XDEF sites from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 222 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 120 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 943.273 ; gain = 769.563
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings, 10 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1305.145 ; gain = 361.871
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 22:31:45 2014...
