V3 7
FL /usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/parallel_run/hdl/system_clock_generator_0_wrapper.vhd 2014/05/13.16:20:04 P.40xd
EN work/system_clock_generator_0_wrapper 1399994419 \
      FL /usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/parallel_run/hdl/system_clock_generator_0_wrapper.vhd \
      PB ieee/std_logic_1164 1350103243 LB UNISIM PH unisim/VCOMPONENTS 1350103252 \
      LB clock_generator_0_v4_03_a LB clock_generator_v4_03_a
AR work/system_clock_generator_0_wrapper/STRUCTURE 1399994420 \
      FL /usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/parallel_run/hdl/system_clock_generator_0_wrapper.vhd \
      EN work/system_clock_generator_0_wrapper 1399994419 CP clock_generator
