<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-psm-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-psm-defs.h</h1><a href="cvmx-psm-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-psm-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon psm.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PSM_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PSM_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_BCLK_DLL_STATUS CVMX_PSM_BCLK_DLL_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_BCLK_DLL_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_BCLK_DLL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000FE20ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-psm-defs_8h.html#a957100e252cc1be22296ff2a136a1388">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_BCLK_DLL_STATUS (CVMX_ADD_IO_SEG(0x0001D4000000FE20ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_BIST_STATUS CVMX_PSM_BIST_STATUS_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000004020ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-psm-defs_8h.html#ad1fbde2ff6fd126d774428a905b8e01b">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_BIST_STATUS (CVMX_ADD_IO_SEG(0x0001D40000004020ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_CTRL CVMX_PSM_CTRL_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_CTRL_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_CTRL not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000004000ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-psm-defs_8h.html#af5c8688571a81d17b2233f7af145b6a6">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_CTRL (CVMX_ADD_IO_SEG(0x0001D40000004000ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_DBG_BREAK_CFG CVMX_PSM_DBG_BREAK_CFG_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_DBG_BREAK_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_DBG_BREAK_CFG not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007100ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-psm-defs_8h.html#a2e40ea49ae339f85f834e35c0e8ae047">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_DBG_BREAK_CFG (CVMX_ADD_IO_SEG(0x0001D40000007100ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a175f589be73eadddf849a45df3abd91f">CVMX_PSM_DJCNT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &gt;= 1) &amp;&amp; (offset &lt;= 62))))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_DJCNT_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003410ull) + ((offset) &amp; 63) * 16 - 16*1;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-psm-defs_8h.html#a175f589be73eadddf849a45df3abd91f">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_DJCNT_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001D40000003410ull) + ((offset) &amp; 63) * 16 - 16*1)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_DJCNT_DECR CVMX_PSM_DJCNT_DECR_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_DJCNT_DECR_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_DJCNT_DECR not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003800ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-psm-defs_8h.html#a04e2b2ab170429d6f53d5165b9563cff">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_DJCNT_DECR (CVMX_ADD_IO_SEG(0x0001D40000003800ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ECC_CTL CVMX_PSM_ECC_CTL_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_ECC_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_ECC_CTL not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007200ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-psm-defs_8h.html#aeab7cd17dcbeb2d1654e53a8e901f5e1">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ECC_CTL (CVMX_ADD_IO_SEG(0x0001D40000007200ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ECO CVMX_PSM_ECO_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_ECO not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000FFF8ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-psm-defs_8h.html#aa5290d37a3f082c26895354f18f8829f">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ECO (CVMX_ADD_IO_SEG(0x0001D4000000FFF8ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ERRCAP_MABFIFO_BADCMD CVMX_PSM_ERRCAP_MABFIFO_BADCMD_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_ERRCAP_MABFIFO_BADCMD_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_ERRCAP_MABFIFO_BADCMD not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007320ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-psm-defs_8h.html#a1a4b30946bdeda35dcf0026d513172cd">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ERRCAP_MABFIFO_BADCMD (CVMX_ADD_IO_SEG(0x0001D40000007320ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ERRCAP_QECC CVMX_PSM_ERRCAP_QECC_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_ERRCAP_QECC_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_ERRCAP_QECC not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007300ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-psm-defs_8h.html#a046b5dc39f88b2f9ba9dbe5d1f4b0162">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ERRCAP_QECC (CVMX_ADD_IO_SEG(0x0001D40000007300ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ERRCAP_QUEUE_BADCMD CVMX_PSM_ERRCAP_QUEUE_BADCMD_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_ERRCAP_QUEUE_BADCMD_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_ERRCAP_QUEUE_BADCMD not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007310ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-psm-defs_8h.html#a7311258324f4f31c63cad3fb26b020c2">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_ERRCAP_QUEUE_BADCMD (CVMX_ADD_IO_SEG(0x0001D40000007310ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GBL_DLL_STATUS CVMX_PSM_GBL_DLL_STATUS_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_GBL_DLL_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_GBL_DLL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000FE00ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-psm-defs_8h.html#a1574c82847c2ea9a05d8b25e0cf62300">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GBL_DLL_STATUS (CVMX_ADD_IO_SEG(0x0001D4000000FE00ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GPINT_SUM_W1C CVMX_PSM_GPINT_SUM_W1C_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_GPINT_SUM_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_GPINT_SUM_W1C not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005000ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-psm-defs_8h.html#a49182b150d0099cae62dc76ca0eaa02b">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GPINT_SUM_W1C (CVMX_ADD_IO_SEG(0x0001D40000005000ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GPINT_SUM_W1S CVMX_PSM_GPINT_SUM_W1S_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_GPINT_SUM_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_GPINT_SUM_W1S not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005010ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-psm-defs_8h.html#ae5e6b9e5b7867f64a7a9aee6bdbb33bf">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GPINT_SUM_W1S (CVMX_ADD_IO_SEG(0x0001D40000005010ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a09a53b7e9d45340f5bb91105b9418122">CVMX_PSM_GRP_CDTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_GRP_CDTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003100ull) + ((offset) &amp; 7) * 16;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-psm-defs_8h.html#a09a53b7e9d45340f5bb91105b9418122">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GRP_CDTX(offset) (CVMX_ADD_IO_SEG(0x0001D40000003100ull) + ((offset) &amp; 7) * 16)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#aeda2f44322acea9fbc3907cb04ac0ab0">CVMX_PSM_GRP_MASKX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_GRP_MASKX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003000ull) + ((offset) &amp; 7) * 16;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-psm-defs_8h.html#aeda2f44322acea9fbc3907cb04ac0ab0">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_GRP_MASKX(offset) (CVMX_ADD_IO_SEG(0x0001D40000003000ull) + ((offset) &amp; 7) * 16)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_DERR_W1C CVMX_PSM_INT_SUM_DERR_W1C_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_DERR_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_DERR_W1C not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005500ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-psm-defs_8h.html#adecfb8f8ad9477a44d669729b8d02418">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_DERR_W1C (CVMX_ADD_IO_SEG(0x0001D40000005500ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_DERR_W1S CVMX_PSM_INT_SUM_DERR_W1S_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_DERR_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_DERR_W1S not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005510ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-psm-defs_8h.html#a836084c74d5f0a5fd892047c9ff2e582">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_DERR_W1S (CVMX_ADD_IO_SEG(0x0001D40000005510ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JERR_W1C CVMX_PSM_INT_SUM_JERR_W1C_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_JERR_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_JERR_W1C not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005200ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-psm-defs_8h.html#abc57eab647c8c6d8ef414c97d1c1de18">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JERR_W1C (CVMX_ADD_IO_SEG(0x0001D40000005200ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JERR_W1S CVMX_PSM_INT_SUM_JERR_W1S_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_JERR_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_JERR_W1S not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005210ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-psm-defs_8h.html#a71b18b6bb81d1643db522349d3f2785a">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JERR_W1S (CVMX_ADD_IO_SEG(0x0001D40000005210ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JNFAT_W1C CVMX_PSM_INT_SUM_JNFAT_W1C_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_JNFAT_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_JNFAT_W1C not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005300ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-psm-defs_8h.html#a3e5c372427b2bbb1f3b214f4f0fabd4d">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JNFAT_W1C (CVMX_ADD_IO_SEG(0x0001D40000005300ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JNFAT_W1S CVMX_PSM_INT_SUM_JNFAT_W1S_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_JNFAT_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_JNFAT_W1S not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005310ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-psm-defs_8h.html#a2fd5959fb74b02afaba573ff3b8a2d16">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JNFAT_W1S (CVMX_ADD_IO_SEG(0x0001D40000005310ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JTO_W1C CVMX_PSM_INT_SUM_JTO_W1C_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_JTO_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_JTO_W1C not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005400ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-psm-defs_8h.html#a45158793b392426f6d09077f0947d128">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JTO_W1C (CVMX_ADD_IO_SEG(0x0001D40000005400ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JTO_W1S CVMX_PSM_INT_SUM_JTO_W1S_FUNC()</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_JTO_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_JTO_W1S not supported on this chip\n&quot;</span>);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005410ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-psm-defs_8h.html#ad4c1865708082f6a260818968293fbf5">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_JTO_W1S (CVMX_ADD_IO_SEG(0x0001D40000005410ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QOVF_W1C CVMX_PSM_INT_SUM_QOVF_W1C_FUNC()</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_QOVF_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_QOVF_W1C not supported on this chip\n&quot;</span>);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005600ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-psm-defs_8h.html#a1a6371b7125bd557b83812510ab216b1">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QOVF_W1C (CVMX_ADD_IO_SEG(0x0001D40000005600ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QOVF_W1S CVMX_PSM_INT_SUM_QOVF_W1S_FUNC()</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_QOVF_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00333"></a>00333 {
<a name="l00334"></a>00334     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_QOVF_W1S not supported on this chip\n&quot;</span>);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005610ull);
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-psm-defs_8h.html#a6ea4a71fb89baaf3c29882a27c95b2bf">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QOVF_W1S (CVMX_ADD_IO_SEG(0x0001D40000005610ull))</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QTO_W1C CVMX_PSM_INT_SUM_QTO_W1C_FUNC()</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_QTO_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_QTO_W1C not supported on this chip\n&quot;</span>);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005700ull);
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-psm-defs_8h.html#a2d2aaa3c4a4c64b7dfad101de6ec6685">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QTO_W1C (CVMX_ADD_IO_SEG(0x0001D40000005700ull))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QTO_W1S CVMX_PSM_INT_SUM_QTO_W1S_FUNC()</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_QTO_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00355"></a>00355 {
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_QTO_W1S not supported on this chip\n&quot;</span>);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005710ull);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-psm-defs_8h.html#a81cb867af84360b7151f011dd0db242d">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_QTO_W1S (CVMX_ADD_IO_SEG(0x0001D40000005710ull))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_W1C CVMX_PSM_INT_SUM_W1C_FUNC()</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_W1C not supported on this chip\n&quot;</span>);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005100ull);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-psm-defs_8h.html#a1b906e2a8a01e7d2ac6d82333ae7df48">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_W1C (CVMX_ADD_IO_SEG(0x0001D40000005100ull))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_W1S CVMX_PSM_INT_SUM_W1S_FUNC()</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_INT_SUM_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_INT_SUM_W1S not supported on this chip\n&quot;</span>);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000005110ull);
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-psm-defs_8h.html#a48a6f392b5924524b64e1ff5764b2564">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_INT_SUM_W1S (CVMX_ADD_IO_SEG(0x0001D40000005110ull))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a538642f2d7e484e9721c031751c29921">CVMX_PSM_JOB_REQX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_JOB_REQX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000F080ull) + ((offset) &amp; 3) * 16;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-psm-defs_8h.html#a538642f2d7e484e9721c031751c29921">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_JOB_REQX(offset) (CVMX_ADD_IO_SEG(0x0001D4000000F080ull) + ((offset) &amp; 3) * 16)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ac85a6392e8faf3bdb51ee6f85cfe9636">CVMX_PSM_JOB_UNSERVEDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_JOB_UNSERVEDX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000F0C0ull) + ((offset) &amp; 3) * 16;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-psm-defs_8h.html#ac85a6392e8faf3bdb51ee6f85cfe9636">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_JOB_UNSERVEDX(offset) (CVMX_ADD_IO_SEG(0x0001D4000000F0C0ull) + ((offset) &amp; 3) * 16)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_LOG_BASE CVMX_PSM_LOG_BASE_FUNC()</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_LOG_BASE_FUNC(<span class="keywordtype">void</span>)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_LOG_BASE not supported on this chip\n&quot;</span>);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007010ull);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-psm-defs_8h.html#adff7df443915dbebec63786cdf814858">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_LOG_BASE (CVMX_ADD_IO_SEG(0x0001D40000007010ull))</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_LOG_CFG CVMX_PSM_LOG_CFG_FUNC()</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_LOG_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_LOG_CFG not supported on this chip\n&quot;</span>);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007000ull);
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-psm-defs_8h.html#a9153f31c6d0f6767d933cd59b6c03bf4">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_LOG_CFG (CVMX_ADD_IO_SEG(0x0001D40000007000ull))</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_LOG_PTR CVMX_PSM_LOG_PTR_FUNC()</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_LOG_PTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_LOG_PTR not supported on this chip\n&quot;</span>);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000007020ull);
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-psm-defs_8h.html#ab1010dffd89cb2da70e336fd1e4a8c7a">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_LOG_PTR (CVMX_ADD_IO_SEG(0x0001D40000007020ull))</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#aa69d7231fc0273ff16fc397cdb108077">CVMX_PSM_MABFIFO_CTRLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_MABFIFO_CTRLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000006000ull) + ((offset) &amp; 63) * 16;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-psm-defs_8h.html#aa69d7231fc0273ff16fc397cdb108077">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_MABFIFO_CTRLX(offset) (CVMX_ADD_IO_SEG(0x0001D40000006000ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#af82ddb1ab6038d8d55608c7781915096">CVMX_PSM_MABFIFO_HEAD_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_MABFIFO_HEAD_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000006800ull) + ((offset) &amp; 63) * 16;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-psm-defs_8h.html#af82ddb1ab6038d8d55608c7781915096">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_MABFIFO_HEAD_HIX(offset) (CVMX_ADD_IO_SEG(0x0001D40000006800ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ac6cc3ec0a1e6a09f6451bfefb49da967">CVMX_PSM_MABFIFO_HEAD_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_MABFIFO_HEAD_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000006400ull) + ((offset) &amp; 63) * 16;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-psm-defs_8h.html#ac6cc3ec0a1e6a09f6451bfefb49da967">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_MABFIFO_HEAD_LOX(offset) (CVMX_ADD_IO_SEG(0x0001D40000006400ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_MAB_RES CVMX_PSM_MAB_RES_FUNC()</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_MAB_RES_FUNC(<span class="keywordtype">void</span>)
<a name="l00476"></a>00476 {
<a name="l00477"></a>00477     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_MAB_RES not supported on this chip\n&quot;</span>);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000F400ull);
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-psm-defs_8h.html#a1907c85f6ccf9044b0e86d3cd43fe0ab">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_MAB_RES (CVMX_ADD_IO_SEG(0x0001D4000000F400ull))</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a69995dc1bcf83bd8610f193a0d98fa36">CVMX_PSM_MAX_JOB_CDTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_MAX_JOB_CDTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000002400ull) + ((offset) &amp; 63) * 16;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-psm-defs_8h.html#a69995dc1bcf83bd8610f193a0d98fa36">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_MAX_JOB_CDTX(offset) (CVMX_ADD_IO_SEG(0x0001D40000002400ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ad2739efc4676ece6ba4bb0aac05c3011">CVMX_PSM_NONJOB_RSRCX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_NONJOB_RSRCX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000F000ull) + ((offset) &amp; 7) * 16;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-psm-defs_8h.html#ad2739efc4676ece6ba4bb0aac05c3011">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_NONJOB_RSRCX(offset) (CVMX_ADD_IO_SEG(0x0001D4000000F000ull) + ((offset) &amp; 7) * 16)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_BUSY_STS CVMX_PSM_QUEUE_BUSY_STS_FUNC()</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_QUEUE_BUSY_STS_FUNC(<span class="keywordtype">void</span>)
<a name="l00509"></a>00509 {
<a name="l00510"></a>00510     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_BUSY_STS not supported on this chip\n&quot;</span>);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000001110ull);
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-psm-defs_8h.html#aba015e8806021f34ecc741a928e36aae">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_BUSY_STS (CVMX_ADD_IO_SEG(0x0001D40000001110ull))</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ab12868fd819036a7251bd0c97e2126e4">CVMX_PSM_QUEUE_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000000400ull) + ((offset) &amp; 63) * 16;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-psm-defs_8h.html#ab12868fd819036a7251bd0c97e2126e4">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001D40000000400ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a363ade45f7ce9310b83f72f70ff855fa">CVMX_PSM_QUEUE_CMD_HIX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_CMD_HIX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000000008ull) + ((offset) &amp; 63) * 16;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-psm-defs_8h.html#a363ade45f7ce9310b83f72f70ff855fa">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_CMD_HIX(offset) (CVMX_ADD_IO_SEG(0x0001D40000000008ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ab7ae2c2dc7c64634d16b9ca40d08c0f6">CVMX_PSM_QUEUE_CMD_LOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_CMD_LOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000000000ull) + ((offset) &amp; 63) * 16;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-psm-defs_8h.html#ab7ae2c2dc7c64634d16b9ca40d08c0f6">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_CMD_LOX(offset) (CVMX_ADD_IO_SEG(0x0001D40000000000ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_ENA_W1C CVMX_PSM_QUEUE_ENA_W1C_FUNC()</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_QUEUE_ENA_W1C_FUNC(<span class="keywordtype">void</span>)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_ENA_W1C not supported on this chip\n&quot;</span>);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000001010ull);
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-psm-defs_8h.html#ae62ef63eab4e3b5c1dafdb09b297cda5">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_ENA_W1C (CVMX_ADD_IO_SEG(0x0001D40000001010ull))</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_ENA_W1S CVMX_PSM_QUEUE_ENA_W1S_FUNC()</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_QUEUE_ENA_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00564"></a>00564 {
<a name="l00565"></a>00565     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_ENA_W1S not supported on this chip\n&quot;</span>);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000001000ull);
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-psm-defs_8h.html#aff5f0d896ee19b6051cbeed2d84d1b6c">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_ENA_W1S (CVMX_ADD_IO_SEG(0x0001D40000001000ull))</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_FULL_STS CVMX_PSM_QUEUE_FULL_STS_FUNC()</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_QUEUE_FULL_STS_FUNC(<span class="keywordtype">void</span>)
<a name="l00575"></a>00575 {
<a name="l00576"></a>00576     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_FULL_STS not supported on this chip\n&quot;</span>);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000001100ull);
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-psm-defs_8h.html#a8c7204d581395b5dbc3a4c4b9d5d249f">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_FULL_STS (CVMX_ADD_IO_SEG(0x0001D40000001100ull))</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a87e317303450d957dcf1be5d7d1abaa1">CVMX_PSM_QUEUE_INFOX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_INFOX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000001800ull) + ((offset) &amp; 63) * 16;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-psm-defs_8h.html#a87e317303450d957dcf1be5d7d1abaa1">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_INFOX(offset) (CVMX_ADD_IO_SEG(0x0001D40000001800ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#a0e643852e5ed7edb23803183c33a26fa">CVMX_PSM_QUEUE_PTRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_PTRX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000000800ull) + ((offset) &amp; 63) * 16;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-psm-defs_8h.html#a0e643852e5ed7edb23803183c33a26fa">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_PTRX(offset) (CVMX_ADD_IO_SEG(0x0001D40000000800ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ab43b8ae1b9ca76bdfce6441e9f92dcc7">CVMX_PSM_QUEUE_RAMX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 16383)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_RAMX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000020000ull) + ((offset) &amp; 16383) * 8;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-psm-defs_8h.html#ab43b8ae1b9ca76bdfce6441e9f92dcc7">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_RAMX(offset) (CVMX_ADD_IO_SEG(0x0001D40000020000ull) + ((offset) &amp; 16383) * 8)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ab4c6fdb235af185a4639542ce989595e">CVMX_PSM_QUEUE_SPACEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_SPACEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000000C00ull) + ((offset) &amp; 63) * 16;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-psm-defs_8h.html#ab4c6fdb235af185a4639542ce989595e">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_SPACEX(offset) (CVMX_ADD_IO_SEG(0x0001D40000000C00ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ac1cad980d07a35dfc8f1356e4af1adac">CVMX_PSM_QUEUE_TIMEOUT_CFGX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 47)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_QUEUE_TIMEOUT_CFGX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003C00ull) + ((offset) &amp; 63) * 16;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-psm-defs_8h.html#ac1cad980d07a35dfc8f1356e4af1adac">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_QUEUE_TIMEOUT_CFGX(offset) (CVMX_ADD_IO_SEG(0x0001D40000003C00ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-psm-defs_8h.html#ae607f86c06fcd7cb15d0542d72447dd2">CVMX_PSM_RSRC_TBLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_RSRC_TBLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000002000ull) + ((offset) &amp; 63) * 16;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-psm-defs_8h.html#ae607f86c06fcd7cb15d0542d72447dd2">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_RSRC_TBLX(offset) (CVMX_ADD_IO_SEG(0x0001D40000002000ull) + ((offset) &amp; 63) * 16)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_RST CVMX_PSM_RST_FUNC()</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l00652"></a>00652 {
<a name="l00653"></a>00653     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_RST not supported on this chip\n&quot;</span>);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000004010ull);
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-psm-defs_8h.html#a0e6b03f572e622c318726af0988b61a8">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_RST (CVMX_ADD_IO_SEG(0x0001D40000004010ull))</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_SCLK_DLL_STATUS CVMX_PSM_SCLK_DLL_STATUS_FUNC()</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_SCLK_DLL_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00663"></a>00663 {
<a name="l00664"></a>00664     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_SCLK_DLL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D4000000FE10ull);
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-psm-defs_8h.html#a43efe77944c7ad5404f798a8e8f354f5">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_SCLK_DLL_STATUS (CVMX_ADD_IO_SEG(0x0001D4000000FE10ull))</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_TIMER_CFG CVMX_PSM_TIMER_CFG_FUNC()</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_TIMER_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00674"></a>00674 {
<a name="l00675"></a>00675     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_TIMER_CFG not supported on this chip\n&quot;</span>);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003200ull);
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-psm-defs_8h.html#a1ce8fb703f293c1f0531183869058a4b">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_TIMER_CFG (CVMX_ADD_IO_SEG(0x0001D40000003200ull))</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_TIMER_VAL CVMX_PSM_TIMER_VAL_FUNC()</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PSM_TIMER_VAL_FUNC(<span class="keywordtype">void</span>)
<a name="l00685"></a>00685 {
<a name="l00686"></a>00686     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PSM_TIMER_VAL not supported on this chip\n&quot;</span>);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001D40000003210ull);
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-psm-defs_8h.html#ab5f6c562ae3c71384251684a81c419f2">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PSM_TIMER_VAL (CVMX_ADD_IO_SEG(0x0001D40000003210ull))</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00694"></a>00694 <span class="comment">/**</span>
<a name="l00695"></a>00695 <span class="comment"> * cvmx_psm_bclk_dll_status</span>
<a name="l00696"></a>00696 <span class="comment"> *</span>
<a name="l00697"></a>00697 <span class="comment"> * Status of the BPHY BCLK DLL.</span>
<a name="l00698"></a>00698 <span class="comment"> *</span>
<a name="l00699"></a>00699 <span class="comment"> */</span>
<a name="l00700"></a><a class="code" href="unioncvmx__psm__bclk__dll__status.html">00700</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__bclk__dll__status.html" title="cvmx_psm_bclk_dll_status">cvmx_psm_bclk_dll_status</a> {
<a name="l00701"></a><a class="code" href="unioncvmx__psm__bclk__dll__status.html#a19ac5b0047c2d21c7a726797827cfe89">00701</a>     uint64_t <a class="code" href="unioncvmx__psm__bclk__dll__status.html#a19ac5b0047c2d21c7a726797827cfe89">u64</a>;
<a name="l00702"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html">00702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html">cvmx_psm_bclk_dll_status_s</a> {
<a name="l00703"></a>00703 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ad06589ad6f100d74e12e966301dd724e">reserved_60_63</a>               : 4;
<a name="l00705"></a>00705     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ab73207374f7e871f5fe79fa8729cbcb9">max_dll_setting</a>              : 12; <span class="comment">/**&lt; Max reported DLL setting. */</span>
<a name="l00706"></a>00706     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#af620d12bb9434717fabd227511b8ed36">min_dll_setting</a>              : 12; <span class="comment">/**&lt; Min reported DLL setting. */</span>
<a name="l00707"></a>00707     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#af9f21e926150323bcaa9225cfa0109c8">pd_pos_bclk_refclk</a>           : 1;  <span class="comment">/**&lt; Synchronized pd_pos_bclk_refclk from BPHY BCLK DLL cmb0 phase detectors. */</span>
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ad41fdee4ff5769eea1c691ac6e007712">pdl_bclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdl_bclk_refclk from BPHY BCLK DLL cmb0 phase detectors. */</span>
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a9e81bbc259db5e8762ba80b3be950030">pdr_bclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdr_bclk_refclk from BPHY BCLK DLL cmb0 phase detectors. */</span>
<a name="l00710"></a>00710     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a90fe06a77fc97aff103a26e600945083">reserved_32_32</a>               : 1;
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#aae71b20e53aaa77225431bbc6993936f">dll_dly_elem_en</a>              : 16; <span class="comment">/**&lt; The BPHY BCLK delay element enable setting, from the negative edge of refclk. */</span>
<a name="l00712"></a>00712     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a06391948f32cc7695d6d319243d6f4b1">dll_setting</a>                  : 12; <span class="comment">/**&lt; The BPHY BCLK DLL setting, from the negative edge of refclk. */</span>
<a name="l00713"></a>00713     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a94446c7afc7275179374405e8f518813">reserved_1_3</a>                 : 3;
<a name="l00714"></a>00714     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#adb7735f082d9e45eeb882c862139d098">dll_lock</a>                     : 1;  <span class="comment">/**&lt; The dll_lock signal from BPHY BCLK DLL, from the positive edge of refclk. */</span>
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#adb7735f082d9e45eeb882c862139d098">00716</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#adb7735f082d9e45eeb882c862139d098">dll_lock</a>                     : 1;
<a name="l00717"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a94446c7afc7275179374405e8f518813">00717</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a94446c7afc7275179374405e8f518813">reserved_1_3</a>                 : 3;
<a name="l00718"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a06391948f32cc7695d6d319243d6f4b1">00718</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a06391948f32cc7695d6d319243d6f4b1">dll_setting</a>                  : 12;
<a name="l00719"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#aae71b20e53aaa77225431bbc6993936f">00719</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#aae71b20e53aaa77225431bbc6993936f">dll_dly_elem_en</a>              : 16;
<a name="l00720"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a90fe06a77fc97aff103a26e600945083">00720</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a90fe06a77fc97aff103a26e600945083">reserved_32_32</a>               : 1;
<a name="l00721"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a9e81bbc259db5e8762ba80b3be950030">00721</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#a9e81bbc259db5e8762ba80b3be950030">pdr_bclk_refclk</a>              : 1;
<a name="l00722"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ad41fdee4ff5769eea1c691ac6e007712">00722</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ad41fdee4ff5769eea1c691ac6e007712">pdl_bclk_refclk</a>              : 1;
<a name="l00723"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#af9f21e926150323bcaa9225cfa0109c8">00723</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#af9f21e926150323bcaa9225cfa0109c8">pd_pos_bclk_refclk</a>           : 1;
<a name="l00724"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#af620d12bb9434717fabd227511b8ed36">00724</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#af620d12bb9434717fabd227511b8ed36">min_dll_setting</a>              : 12;
<a name="l00725"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ab73207374f7e871f5fe79fa8729cbcb9">00725</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ab73207374f7e871f5fe79fa8729cbcb9">max_dll_setting</a>              : 12;
<a name="l00726"></a><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ad06589ad6f100d74e12e966301dd724e">00726</a>     uint64_t <a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html#ad06589ad6f100d74e12e966301dd724e">reserved_60_63</a>               : 4;
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__bclk__dll__status.html#af0563d68cfabddfdc2291a5ab4e7ce6b">s</a>;
<a name="l00729"></a><a class="code" href="unioncvmx__psm__bclk__dll__status.html#add5117e2ec4a436528ec92ab0fe49d97">00729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__bclk__dll__status_1_1cvmx__psm__bclk__dll__status__s.html">cvmx_psm_bclk_dll_status_s</a>     <a class="code" href="unioncvmx__psm__bclk__dll__status.html#add5117e2ec4a436528ec92ab0fe49d97">cnf75xx</a>;
<a name="l00730"></a>00730 };
<a name="l00731"></a><a class="code" href="cvmx-psm-defs_8h.html#a3e8c1f9b5f0ac08a0c20e5eca3056408">00731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__bclk__dll__status.html" title="cvmx_psm_bclk_dll_status">cvmx_psm_bclk_dll_status</a> <a class="code" href="unioncvmx__psm__bclk__dll__status.html" title="cvmx_psm_bclk_dll_status">cvmx_psm_bclk_dll_status_t</a>;
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment"> * cvmx_psm_bist_status</span>
<a name="l00735"></a>00735 <span class="comment"> *</span>
<a name="l00736"></a>00736 <span class="comment"> * This register provides access to the internal BIST results.  Each bit is</span>
<a name="l00737"></a>00737 <span class="comment"> * the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00738"></a>00738 <span class="comment"> */</span>
<a name="l00739"></a><a class="code" href="unioncvmx__psm__bist__status.html">00739</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__bist__status.html" title="cvmx_psm_bist_status">cvmx_psm_bist_status</a> {
<a name="l00740"></a><a class="code" href="unioncvmx__psm__bist__status.html#aedbc840ca5962078088a9dbcdc25bc74">00740</a>     uint64_t <a class="code" href="unioncvmx__psm__bist__status.html#aedbc840ca5962078088a9dbcdc25bc74">u64</a>;
<a name="l00741"></a><a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html">cvmx_psm_bist_status_s</a> {
<a name="l00742"></a>00742 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#aa2e6b2411577e39c3f276b0e816aa7f1">reserved_2_63</a>                : 62;
<a name="l00744"></a>00744     uint64_t <a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#a75c51c912c03b3c8349e49003b5c14a8">joblog_bist_status</a>           : 1;  <span class="comment">/**&lt; BIST status results for the job log RAM. */</span>
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#a3f3c957c760a2744a445bcbb954599e8">qram_bist_status</a>             : 1;  <span class="comment">/**&lt; BIST status results for the queue RAM. */</span>
<a name="l00746"></a>00746 <span class="preprocessor">#else</span>
<a name="l00747"></a><a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#a3f3c957c760a2744a445bcbb954599e8">00747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#a3f3c957c760a2744a445bcbb954599e8">qram_bist_status</a>             : 1;
<a name="l00748"></a><a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#a75c51c912c03b3c8349e49003b5c14a8">00748</a>     uint64_t <a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#a75c51c912c03b3c8349e49003b5c14a8">joblog_bist_status</a>           : 1;
<a name="l00749"></a><a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#aa2e6b2411577e39c3f276b0e816aa7f1">00749</a>     uint64_t <a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html#aa2e6b2411577e39c3f276b0e816aa7f1">reserved_2_63</a>                : 62;
<a name="l00750"></a>00750 <span class="preprocessor">#endif</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__bist__status.html#a4361d032ee81cd2a922e3b824b8e996f">s</a>;
<a name="l00752"></a><a class="code" href="unioncvmx__psm__bist__status.html#a4717d5e976d056a9125a158ece068c99">00752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__bist__status_1_1cvmx__psm__bist__status__s.html">cvmx_psm_bist_status_s</a>         <a class="code" href="unioncvmx__psm__bist__status.html#a4717d5e976d056a9125a158ece068c99">cnf75xx</a>;
<a name="l00753"></a>00753 };
<a name="l00754"></a><a class="code" href="cvmx-psm-defs_8h.html#a4568aeee8797f6e0f49721f3d3fd393e">00754</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__bist__status.html" title="cvmx_psm_bist_status">cvmx_psm_bist_status</a> <a class="code" href="unioncvmx__psm__bist__status.html" title="cvmx_psm_bist_status">cvmx_psm_bist_status_t</a>;
<a name="l00755"></a>00755 <span class="comment"></span>
<a name="l00756"></a>00756 <span class="comment">/**</span>
<a name="l00757"></a>00757 <span class="comment"> * cvmx_psm_ctrl</span>
<a name="l00758"></a>00758 <span class="comment"> *</span>
<a name="l00759"></a>00759 <span class="comment"> * This register controls arbitration modes and access to testing and</span>
<a name="l00760"></a>00760 <span class="comment"> * diagnostic registers.</span>
<a name="l00761"></a>00761 <span class="comment"> * For now, these features are marked internal and all users should use the</span>
<a name="l00762"></a>00762 <span class="comment"> * default values.</span>
<a name="l00763"></a>00763 <span class="comment"> */</span>
<a name="l00764"></a><a class="code" href="unioncvmx__psm__ctrl.html">00764</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__ctrl.html" title="cvmx_psm_ctrl">cvmx_psm_ctrl</a> {
<a name="l00765"></a><a class="code" href="unioncvmx__psm__ctrl.html#ac8ea2b7dce2727bb83b818a3289c4e65">00765</a>     uint64_t <a class="code" href="unioncvmx__psm__ctrl.html#ac8ea2b7dce2727bb83b818a3289c4e65">u64</a>;
<a name="l00766"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html">00766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html">cvmx_psm_ctrl_s</a> {
<a name="l00767"></a>00767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a702fb93c0d2c7d96797d390658e4f092">reserved_37_63</a>               : 27;
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#af51a1261a2647a220b6d3ad341fc6b3b">internal_access_mode</a>         : 1;  <span class="comment">/**&lt; Set to one to allow writing to PSM_MAB_RES when reseting individual</span>
<a name="l00770"></a>00770 <span class="comment">                                                         PSM queues. */</span>
<a name="l00771"></a>00771     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a1c4b3618a97c80a6ef48540897fa6c5c">nonjob_arb_mode</a>              : 1;  <span class="comment">/**&lt; Arbitration scheme when selecting non-job commands from the 48 queues.</span>
<a name="l00772"></a>00772 <span class="comment">                                                         0 = Fixed (Queue 0 = highest priority,  queue 47 = lowest priority).</span>
<a name="l00773"></a>00773 <span class="comment">                                                         1 = Round-robin. */</span>
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a18f9594831039b59ba9f09cf56304a0b">qram_wr_arb_mode</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a97492f985bdc1070ad0730e430e71521">qram_rd_arb_mode</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00776"></a>00776     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a34d27acd59f0d6267de3ba697a433cea">reserved_5_32</a>                : 28;
<a name="l00777"></a>00777     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a042e319bf7553eda6edbe242929aea76">jca_arb_mode</a>                 : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00778"></a>00778     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a5258de0576abd8caae9df70ed7bf7e4e">mabenq_arb_mode</a>              : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00779"></a>00779     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#ae899088bd0252116ed3d4d764f968f67">immexec_arb_mode</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#af5af298d33014a422304c9198cf5ff2f">mabrsp_arb_mode</a>              : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00781"></a>00781     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a1f55b9c61fd393587d7630cfe2553b2e">ncbi_arb_mode</a>                : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00782"></a>00782 <span class="preprocessor">#else</span>
<a name="l00783"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a1f55b9c61fd393587d7630cfe2553b2e">00783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a1f55b9c61fd393587d7630cfe2553b2e">ncbi_arb_mode</a>                : 1;
<a name="l00784"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#af5af298d33014a422304c9198cf5ff2f">00784</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#af5af298d33014a422304c9198cf5ff2f">mabrsp_arb_mode</a>              : 1;
<a name="l00785"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#ae899088bd0252116ed3d4d764f968f67">00785</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#ae899088bd0252116ed3d4d764f968f67">immexec_arb_mode</a>             : 1;
<a name="l00786"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a5258de0576abd8caae9df70ed7bf7e4e">00786</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a5258de0576abd8caae9df70ed7bf7e4e">mabenq_arb_mode</a>              : 1;
<a name="l00787"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a042e319bf7553eda6edbe242929aea76">00787</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a042e319bf7553eda6edbe242929aea76">jca_arb_mode</a>                 : 1;
<a name="l00788"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a34d27acd59f0d6267de3ba697a433cea">00788</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a34d27acd59f0d6267de3ba697a433cea">reserved_5_32</a>                : 28;
<a name="l00789"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a97492f985bdc1070ad0730e430e71521">00789</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a97492f985bdc1070ad0730e430e71521">qram_rd_arb_mode</a>             : 1;
<a name="l00790"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a18f9594831039b59ba9f09cf56304a0b">00790</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a18f9594831039b59ba9f09cf56304a0b">qram_wr_arb_mode</a>             : 1;
<a name="l00791"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a1c4b3618a97c80a6ef48540897fa6c5c">00791</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a1c4b3618a97c80a6ef48540897fa6c5c">nonjob_arb_mode</a>              : 1;
<a name="l00792"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#af51a1261a2647a220b6d3ad341fc6b3b">00792</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#af51a1261a2647a220b6d3ad341fc6b3b">internal_access_mode</a>         : 1;
<a name="l00793"></a><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a702fb93c0d2c7d96797d390658e4f092">00793</a>     uint64_t <a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html#a702fb93c0d2c7d96797d390658e4f092">reserved_37_63</a>               : 27;
<a name="l00794"></a>00794 <span class="preprocessor">#endif</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__ctrl.html#ac3189ead5fa1d4c15b8911cec73dcc66">s</a>;
<a name="l00796"></a><a class="code" href="unioncvmx__psm__ctrl.html#ae31b905293f6a379f3dbc31518a2fd37">00796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__ctrl_1_1cvmx__psm__ctrl__s.html">cvmx_psm_ctrl_s</a>                <a class="code" href="unioncvmx__psm__ctrl.html#ae31b905293f6a379f3dbc31518a2fd37">cnf75xx</a>;
<a name="l00797"></a>00797 };
<a name="l00798"></a><a class="code" href="cvmx-psm-defs_8h.html#a91e5b3341579d91683df27d611e1831d">00798</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__ctrl.html" title="cvmx_psm_ctrl">cvmx_psm_ctrl</a> <a class="code" href="unioncvmx__psm__ctrl.html" title="cvmx_psm_ctrl">cvmx_psm_ctrl_t</a>;
<a name="l00799"></a>00799 <span class="comment"></span>
<a name="l00800"></a>00800 <span class="comment">/**</span>
<a name="l00801"></a>00801 <span class="comment"> * cvmx_psm_dbg_break_cfg</span>
<a name="l00802"></a>00802 <span class="comment"> *</span>
<a name="l00803"></a>00803 <span class="comment"> * This register configures the debug breakpoint mechanism. When a breakpoint</span>
<a name="l00804"></a>00804 <span class="comment"> * is triggered, the PSM triggers a PSM_TRACE_BKPT interrupt, and can optionally halt.</span>
<a name="l00805"></a>00805 <span class="comment"> * While halted, the PSM will not schedule any new jobs or execute</span>
<a name="l00806"></a>00806 <span class="comment"> * any commands from the 48 queues, but jobs can still complete, job</span>
<a name="l00807"></a>00807 <span class="comment"> * completion commands can still execute, and new commands may still be added</span>
<a name="l00808"></a>00808 <span class="comment"> * to the queues. The queues can be un-halted by re-enabling the queues</span>
<a name="l00809"></a>00809 <span class="comment"> * (i.e., a write to PSM_QUEUE_ENA_W1S, or a QRUN command received from a</span>
<a name="l00810"></a>00810 <span class="comment"> * MHAB/MDAB).</span>
<a name="l00811"></a>00811 <span class="comment"> */</span>
<a name="l00812"></a><a class="code" href="unioncvmx__psm__dbg__break__cfg.html">00812</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__dbg__break__cfg.html" title="cvmx_psm_dbg_break_cfg">cvmx_psm_dbg_break_cfg</a> {
<a name="l00813"></a><a class="code" href="unioncvmx__psm__dbg__break__cfg.html#ad61c40106f69d4c0978460f53afb6ed0">00813</a>     uint64_t <a class="code" href="unioncvmx__psm__dbg__break__cfg.html#ad61c40106f69d4c0978460f53afb6ed0">u64</a>;
<a name="l00814"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html">cvmx_psm_dbg_break_cfg_s</a> {
<a name="l00815"></a>00815 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a4398dc2acbe70abb6917b24582a0a335">start_brk_ena</a>                : 1;  <span class="comment">/**&lt; Job start breakpoint enable. When set, a debug breakpoint will be</span>
<a name="l00817"></a>00817 <span class="comment">                                                         triggered when the PSM schedules a job with a matching JOB_TAG to a</span>
<a name="l00818"></a>00818 <span class="comment">                                                         MHAB/MDAB */</span>
<a name="l00819"></a>00819     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#af9c07a1bb3591d18fd7c1d1a04e3300b">done_brk_ena</a>                 : 1;  <span class="comment">/**&lt; Enables the debug breakpoint which will be triggered</span>
<a name="l00820"></a>00820 <span class="comment">                                                         when receiving a job completion that matches the specified JOB_TAG.</span>
<a name="l00821"></a>00821 <span class="comment">                                                         Job done breakpoint enable. When set, a debug breakpoint will be</span>
<a name="l00822"></a>00822 <span class="comment">                                                         triggered when the PSM receives a job completion message with matching</span>
<a name="l00823"></a>00823 <span class="comment">                                                         JOB_TAG. */</span>
<a name="l00824"></a>00824     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a80401d2ad8c1ceeb2b7e63a1a01c1585">stop_on_brk</a>                  : 1;  <span class="comment">/**&lt; When set, the PSM will halt when a breakpoint is triggered, in</span>
<a name="l00825"></a>00825 <span class="comment">                                                         addition to signalling the PSM_TRACE_BKPT interrupt. Otherwise, the</span>
<a name="l00826"></a>00826 <span class="comment">                                                         PSM will continue execution after signalling the interrupt. */</span>
<a name="l00827"></a>00827     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a8daa6a33b2665a8105a46f302f4fca39">halted</a>                       : 1;  <span class="comment">/**&lt; The PSM sets this bit after halting due to a breakpoint.</span>
<a name="l00828"></a>00828 <span class="comment">                                                         When set, all queues will be halted from advancing. Job completion and job</span>
<a name="l00829"></a>00829 <span class="comment">                                                         queue additions are still enabled. Queues may be resumed by re-enabling</span>
<a name="l00830"></a>00830 <span class="comment">                                                         them using the PSM_QUEUE_ENA_W1S register. */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a6a499cda2c014660afa1615b74e891e0">reserved_16_59</a>               : 44;
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a0419664ae49fd6c2cbd82af4f3bd967f">job_tag</a>                      : 16; <span class="comment">/**&lt; JOBTAG to be matched for the break mechanism. */</span>
<a name="l00833"></a>00833 <span class="preprocessor">#else</span>
<a name="l00834"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a0419664ae49fd6c2cbd82af4f3bd967f">00834</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a0419664ae49fd6c2cbd82af4f3bd967f">job_tag</a>                      : 16;
<a name="l00835"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a6a499cda2c014660afa1615b74e891e0">00835</a>     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a6a499cda2c014660afa1615b74e891e0">reserved_16_59</a>               : 44;
<a name="l00836"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a8daa6a33b2665a8105a46f302f4fca39">00836</a>     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a8daa6a33b2665a8105a46f302f4fca39">halted</a>                       : 1;
<a name="l00837"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a80401d2ad8c1ceeb2b7e63a1a01c1585">00837</a>     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a80401d2ad8c1ceeb2b7e63a1a01c1585">stop_on_brk</a>                  : 1;
<a name="l00838"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#af9c07a1bb3591d18fd7c1d1a04e3300b">00838</a>     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#af9c07a1bb3591d18fd7c1d1a04e3300b">done_brk_ena</a>                 : 1;
<a name="l00839"></a><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a4398dc2acbe70abb6917b24582a0a335">00839</a>     uint64_t <a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html#a4398dc2acbe70abb6917b24582a0a335">start_brk_ena</a>                : 1;
<a name="l00840"></a>00840 <span class="preprocessor">#endif</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__dbg__break__cfg.html#a30431e668262d1864904967269e105c0">s</a>;
<a name="l00842"></a><a class="code" href="unioncvmx__psm__dbg__break__cfg.html#a43ba713b22ece3a708b8605e44eeb75c">00842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__dbg__break__cfg_1_1cvmx__psm__dbg__break__cfg__s.html">cvmx_psm_dbg_break_cfg_s</a>       <a class="code" href="unioncvmx__psm__dbg__break__cfg.html#a43ba713b22ece3a708b8605e44eeb75c">cnf75xx</a>;
<a name="l00843"></a>00843 };
<a name="l00844"></a><a class="code" href="cvmx-psm-defs_8h.html#a4c29329d018ed11980f1b6bfc77fd614">00844</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__dbg__break__cfg.html" title="cvmx_psm_dbg_break_cfg">cvmx_psm_dbg_break_cfg</a> <a class="code" href="unioncvmx__psm__dbg__break__cfg.html" title="cvmx_psm_dbg_break_cfg">cvmx_psm_dbg_break_cfg_t</a>;
<a name="l00845"></a>00845 <span class="comment"></span>
<a name="l00846"></a>00846 <span class="comment">/**</span>
<a name="l00847"></a>00847 <span class="comment"> * cvmx_psm_djcnt_cfg#</span>
<a name="l00848"></a>00848 <span class="comment"> *</span>
<a name="l00849"></a>00849 <span class="comment"> * These registers allow reading and setting of dependent job counters.</span>
<a name="l00850"></a>00850 <span class="comment"> *</span>
<a name="l00851"></a>00851 <span class="comment"> */</span>
<a name="l00852"></a><a class="code" href="unioncvmx__psm__djcnt__cfgx.html">00852</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__djcnt__cfgx.html" title="cvmx_psm_djcnt_cfg#">cvmx_psm_djcnt_cfgx</a> {
<a name="l00853"></a><a class="code" href="unioncvmx__psm__djcnt__cfgx.html#a0b498d7ef7a04bd880b16aacd3cf3ef7">00853</a>     uint64_t <a class="code" href="unioncvmx__psm__djcnt__cfgx.html#a0b498d7ef7a04bd880b16aacd3cf3ef7">u64</a>;
<a name="l00854"></a><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html">00854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html">cvmx_psm_djcnt_cfgx_s</a> {
<a name="l00855"></a>00855 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#aace4037a5146c28cf714ce652e46ae09">reserved_10_63</a>               : 54;
<a name="l00857"></a>00857     uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#a3aadbfee491ca04501168b46ce445714">djcnt_sosf</a>                   : 1;  <span class="comment">/**&lt; Enable SOS auto-decrement. When set, the DJCNT will decrement by one</span>
<a name="l00858"></a>00858 <span class="comment">                                                         when an RFIF SOS is received. */</span>
<a name="l00859"></a>00859     uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#a0ecb65957ca1b82b644e76506640daef">djcnt_update</a>                 : 1;  <span class="comment">/**&lt; When written 1, the DJCNT will be updated with [DJCNT_VAL]. */</span>
<a name="l00860"></a>00860     uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#ad770e79d02ca26014fbf218e40529827">djcnt_val</a>                    : 8;  <span class="comment">/**&lt; On read, returns the current value of the DJCNT. On write, the DJCNT will be</span>
<a name="l00861"></a>00861 <span class="comment">                                                         updated with this value if [DJCNT_UPDATE] is set. */</span>
<a name="l00862"></a>00862 <span class="preprocessor">#else</span>
<a name="l00863"></a><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#ad770e79d02ca26014fbf218e40529827">00863</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#ad770e79d02ca26014fbf218e40529827">djcnt_val</a>                    : 8;
<a name="l00864"></a><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#a0ecb65957ca1b82b644e76506640daef">00864</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#a0ecb65957ca1b82b644e76506640daef">djcnt_update</a>                 : 1;
<a name="l00865"></a><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#a3aadbfee491ca04501168b46ce445714">00865</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#a3aadbfee491ca04501168b46ce445714">djcnt_sosf</a>                   : 1;
<a name="l00866"></a><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#aace4037a5146c28cf714ce652e46ae09">00866</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html#aace4037a5146c28cf714ce652e46ae09">reserved_10_63</a>               : 54;
<a name="l00867"></a>00867 <span class="preprocessor">#endif</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__djcnt__cfgx.html#a7af67b477ba036b701ea3359723336c6">s</a>;
<a name="l00869"></a><a class="code" href="unioncvmx__psm__djcnt__cfgx.html#a1a86497f05f0dc4452dc23c18999d9aa">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__djcnt__cfgx_1_1cvmx__psm__djcnt__cfgx__s.html">cvmx_psm_djcnt_cfgx_s</a>          <a class="code" href="unioncvmx__psm__djcnt__cfgx.html#a1a86497f05f0dc4452dc23c18999d9aa">cnf75xx</a>;
<a name="l00870"></a>00870 };
<a name="l00871"></a><a class="code" href="cvmx-psm-defs_8h.html#aada012d5ccae28d21ebb952b16843e31">00871</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__djcnt__cfgx.html" title="cvmx_psm_djcnt_cfg#">cvmx_psm_djcnt_cfgx</a> <a class="code" href="unioncvmx__psm__djcnt__cfgx.html" title="cvmx_psm_djcnt_cfg#">cvmx_psm_djcnt_cfgx_t</a>;
<a name="l00872"></a>00872 <span class="comment"></span>
<a name="l00873"></a>00873 <span class="comment">/**</span>
<a name="l00874"></a>00874 <span class="comment"> * cvmx_psm_djcnt_decr</span>
<a name="l00875"></a>00875 <span class="comment"> *</span>
<a name="l00876"></a>00876 <span class="comment"> * This register selects which DJCNT counters are decremented based on the</span>
<a name="l00877"></a>00877 <span class="comment"> * PSM event inputs from ULFE and PRACH.</span>
<a name="l00878"></a>00878 <span class="comment"> */</span>
<a name="l00879"></a><a class="code" href="unioncvmx__psm__djcnt__decr.html">00879</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__djcnt__decr.html" title="cvmx_psm_djcnt_decr">cvmx_psm_djcnt_decr</a> {
<a name="l00880"></a><a class="code" href="unioncvmx__psm__djcnt__decr.html#a109935b4aa51738c13805ffb77c0dea5">00880</a>     uint64_t <a class="code" href="unioncvmx__psm__djcnt__decr.html#a109935b4aa51738c13805ffb77c0dea5">u64</a>;
<a name="l00881"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html">00881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html">cvmx_psm_djcnt_decr_s</a> {
<a name="l00882"></a>00882 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a1baf3f0f60330bf5279131c79e3c5d89">reserved_62_63</a>               : 2;
<a name="l00884"></a>00884     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a68f559ce66a91164166d507572ff0b2b">djcnt_decr_id_7</a>              : 6;  <span class="comment">/**&lt; N/A */</span>
<a name="l00885"></a>00885     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a9981d3839f1b2e99ffaa3be741336ae0">reserved_54_55</a>               : 2;
<a name="l00886"></a>00886     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a35be82185489a3613e6d5575503ac06e">djcnt_decr_id_6</a>              : 6;  <span class="comment">/**&lt; N/A */</span>
<a name="l00887"></a>00887     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a973bee2e6afd374b49ba20923936900d">reserved_46_47</a>               : 2;
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a6b0241ffc0065b15684ba2e6b0889eb4">prch_event_1</a>                 : 6;  <span class="comment">/**&lt; N/A */</span>
<a name="l00889"></a>00889     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#afab101ca29f223676f42f6e96f183bed">reserved_38_39</a>               : 2;
<a name="l00890"></a>00890     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a08e24541f7e80f518bb767b72b743a2f">prch_rpt_done</a>                : 6;  <span class="comment">/**&lt; Selects the DJCNT counter that will be decremented by the PSM when it</span>
<a name="l00891"></a>00891 <span class="comment">                                                         receives a RPT completion signal from the PRACH.  Values 1-62</span>
<a name="l00892"></a>00892 <span class="comment">                                                         will select a DJCNT, while 0 will cause the event signal to have no</span>
<a name="l00893"></a>00893 <span class="comment">                                                         effect on any counter. */</span>
<a name="l00894"></a>00894     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a5ff13c2ebe0796362f3b42ad1ac36048">reserved_30_31</a>               : 2;
<a name="l00895"></a>00895     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#ad2575d815d6eadf798877c9ef6c16520">ulfe_event_3</a>                 : 6;  <span class="comment">/**&lt; N/A */</span>
<a name="l00896"></a>00896     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a6691cde806018df700df7ac5bb6320e3">reserved_22_23</a>               : 2;
<a name="l00897"></a>00897     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a7a23d92184a442639e7dacddd3bbd0ab">ulfe_rpt_done</a>                : 6;  <span class="comment">/**&lt; Selects the DJCNT counter that will be decremented by the PSM when it</span>
<a name="l00898"></a>00898 <span class="comment">                                                         receives a RPT completion signal from the ULFE.  Values 1-62</span>
<a name="l00899"></a>00899 <span class="comment">                                                         will select a DJCNT, while 0 will cause the event signal to have no</span>
<a name="l00900"></a>00900 <span class="comment">                                                         effect on any counter. */</span>
<a name="l00901"></a>00901     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a4ce9a2fe108362f315b0d5534273bd22">reserved_14_15</a>               : 2;
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#ad7a7d727795cf5b37a8aeb98a9e66408">ulfe_dmrs_done</a>               : 6;  <span class="comment">/**&lt; Selects the DJCNT counter that will be decremented by the PSM when it</span>
<a name="l00903"></a>00903 <span class="comment">                                                         receives a DMRS completion signal from the ULFE.  Values 1-62</span>
<a name="l00904"></a>00904 <span class="comment">                                                         will select a DJCNT, while 0 will cause the event signal to have no</span>
<a name="l00905"></a>00905 <span class="comment">                                                         effect on any counter. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a554b697d4eb5cddec2fd98b4904f010b">reserved_6_7</a>                 : 2;
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a1fced57a78e7a39a1a980e17a79ba252">ulfe_pstsk_done</a>              : 6;  <span class="comment">/**&lt; Selects the DJCNT counter that will be decremented by the PSM when it</span>
<a name="l00908"></a>00908 <span class="comment">                                                         receives a symbol write completion signal from the ULFE.  Values 1-62</span>
<a name="l00909"></a>00909 <span class="comment">                                                         will select a DJCNT, while 0 will cause the event signal to have no</span>
<a name="l00910"></a>00910 <span class="comment">                                                         effect on any counter. */</span>
<a name="l00911"></a>00911 <span class="preprocessor">#else</span>
<a name="l00912"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a1fced57a78e7a39a1a980e17a79ba252">00912</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a1fced57a78e7a39a1a980e17a79ba252">ulfe_pstsk_done</a>              : 6;
<a name="l00913"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a554b697d4eb5cddec2fd98b4904f010b">00913</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a554b697d4eb5cddec2fd98b4904f010b">reserved_6_7</a>                 : 2;
<a name="l00914"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#ad7a7d727795cf5b37a8aeb98a9e66408">00914</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#ad7a7d727795cf5b37a8aeb98a9e66408">ulfe_dmrs_done</a>               : 6;
<a name="l00915"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a4ce9a2fe108362f315b0d5534273bd22">00915</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a4ce9a2fe108362f315b0d5534273bd22">reserved_14_15</a>               : 2;
<a name="l00916"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a7a23d92184a442639e7dacddd3bbd0ab">00916</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a7a23d92184a442639e7dacddd3bbd0ab">ulfe_rpt_done</a>                : 6;
<a name="l00917"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a6691cde806018df700df7ac5bb6320e3">00917</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a6691cde806018df700df7ac5bb6320e3">reserved_22_23</a>               : 2;
<a name="l00918"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#ad2575d815d6eadf798877c9ef6c16520">00918</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#ad2575d815d6eadf798877c9ef6c16520">ulfe_event_3</a>                 : 6;
<a name="l00919"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a5ff13c2ebe0796362f3b42ad1ac36048">00919</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a5ff13c2ebe0796362f3b42ad1ac36048">reserved_30_31</a>               : 2;
<a name="l00920"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a08e24541f7e80f518bb767b72b743a2f">00920</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a08e24541f7e80f518bb767b72b743a2f">prch_rpt_done</a>                : 6;
<a name="l00921"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#afab101ca29f223676f42f6e96f183bed">00921</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#afab101ca29f223676f42f6e96f183bed">reserved_38_39</a>               : 2;
<a name="l00922"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a6b0241ffc0065b15684ba2e6b0889eb4">00922</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a6b0241ffc0065b15684ba2e6b0889eb4">prch_event_1</a>                 : 6;
<a name="l00923"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a973bee2e6afd374b49ba20923936900d">00923</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a973bee2e6afd374b49ba20923936900d">reserved_46_47</a>               : 2;
<a name="l00924"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a35be82185489a3613e6d5575503ac06e">00924</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a35be82185489a3613e6d5575503ac06e">djcnt_decr_id_6</a>              : 6;
<a name="l00925"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a9981d3839f1b2e99ffaa3be741336ae0">00925</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a9981d3839f1b2e99ffaa3be741336ae0">reserved_54_55</a>               : 2;
<a name="l00926"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a68f559ce66a91164166d507572ff0b2b">00926</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a68f559ce66a91164166d507572ff0b2b">djcnt_decr_id_7</a>              : 6;
<a name="l00927"></a><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a1baf3f0f60330bf5279131c79e3c5d89">00927</a>     uint64_t <a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html#a1baf3f0f60330bf5279131c79e3c5d89">reserved_62_63</a>               : 2;
<a name="l00928"></a>00928 <span class="preprocessor">#endif</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__djcnt__decr.html#abfccae7550f38a224791502dbd289f65">s</a>;
<a name="l00930"></a><a class="code" href="unioncvmx__psm__djcnt__decr.html#a490d511341d36915afde7d739d37a8a1">00930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__djcnt__decr_1_1cvmx__psm__djcnt__decr__s.html">cvmx_psm_djcnt_decr_s</a>          <a class="code" href="unioncvmx__psm__djcnt__decr.html#a490d511341d36915afde7d739d37a8a1">cnf75xx</a>;
<a name="l00931"></a>00931 };
<a name="l00932"></a><a class="code" href="cvmx-psm-defs_8h.html#abaec90c49f0a058d649a5ce19ab71717">00932</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__djcnt__decr.html" title="cvmx_psm_djcnt_decr">cvmx_psm_djcnt_decr</a> <a class="code" href="unioncvmx__psm__djcnt__decr.html" title="cvmx_psm_djcnt_decr">cvmx_psm_djcnt_decr_t</a>;
<a name="l00933"></a>00933 <span class="comment"></span>
<a name="l00934"></a>00934 <span class="comment">/**</span>
<a name="l00935"></a>00935 <span class="comment"> * cvmx_psm_ecc_ctl</span>
<a name="l00936"></a>00936 <span class="comment"> *</span>
<a name="l00937"></a>00937 <span class="comment"> * This register is used for controlling ECC and injecting errors</span>
<a name="l00938"></a>00938 <span class="comment"> * (SBE/DBE) into the PSM memories.  When error injection is enabled</span>
<a name="l00939"></a>00939 <span class="comment"> * and a write occurs to the specified address, the syndrome will be</span>
<a name="l00940"></a>00940 <span class="comment"> * flipped as directed.</span>
<a name="l00941"></a>00941 <span class="comment"> */</span>
<a name="l00942"></a><a class="code" href="unioncvmx__psm__ecc__ctl.html">00942</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__ecc__ctl.html" title="cvmx_psm_ecc_ctl">cvmx_psm_ecc_ctl</a> {
<a name="l00943"></a><a class="code" href="unioncvmx__psm__ecc__ctl.html#a5f0638acd9f7ea52ee1bf168b60919f0">00943</a>     uint64_t <a class="code" href="unioncvmx__psm__ecc__ctl.html#a5f0638acd9f7ea52ee1bf168b60919f0">u64</a>;
<a name="l00944"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html">00944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html">cvmx_psm_ecc_ctl_s</a> {
<a name="l00945"></a>00945 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a9a038ceb0fa4c5338945c76c8546edef">reserved_33_63</a>               : 31;
<a name="l00947"></a>00947     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#af7904f18b3c5aa36d337a3a83996dac7">qram_cor_dis</a>                 : 1;  <span class="comment">/**&lt; ECC correction disable for the QRAM. */</span>
<a name="l00948"></a>00948     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a875e441b098c58e3bd29b870c46b7cbb">reserved_25_31</a>               : 7;
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#af4ba9a7a87236a3e3517fa36b9e8c81a">err_inj_en</a>                   : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l00950"></a>00950     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#ab7e4f87a787a84f91d17b771be2fd5fa">reserved_18_23</a>               : 6;
<a name="l00951"></a>00951     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a8bf6448f64e46ab3c550b7e117118b37">err_inj_flip_synd</a>            : 2;  <span class="comment">/**&lt; N/A */</span>
<a name="l00952"></a>00952     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a3bda377dabb7ce2bca61dd9cce230321">reserved_13_15</a>               : 3;
<a name="l00953"></a>00953     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#aca8475df695f8b46897c80ed40cc1f51">err_inj_addr</a>                 : 13; <span class="comment">/**&lt; N/A */</span>
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#aca8475df695f8b46897c80ed40cc1f51">00955</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#aca8475df695f8b46897c80ed40cc1f51">err_inj_addr</a>                 : 13;
<a name="l00956"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a3bda377dabb7ce2bca61dd9cce230321">00956</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a3bda377dabb7ce2bca61dd9cce230321">reserved_13_15</a>               : 3;
<a name="l00957"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a8bf6448f64e46ab3c550b7e117118b37">00957</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a8bf6448f64e46ab3c550b7e117118b37">err_inj_flip_synd</a>            : 2;
<a name="l00958"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#ab7e4f87a787a84f91d17b771be2fd5fa">00958</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#ab7e4f87a787a84f91d17b771be2fd5fa">reserved_18_23</a>               : 6;
<a name="l00959"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#af4ba9a7a87236a3e3517fa36b9e8c81a">00959</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#af4ba9a7a87236a3e3517fa36b9e8c81a">err_inj_en</a>                   : 1;
<a name="l00960"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a875e441b098c58e3bd29b870c46b7cbb">00960</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a875e441b098c58e3bd29b870c46b7cbb">reserved_25_31</a>               : 7;
<a name="l00961"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#af7904f18b3c5aa36d337a3a83996dac7">00961</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#af7904f18b3c5aa36d337a3a83996dac7">qram_cor_dis</a>                 : 1;
<a name="l00962"></a><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a9a038ceb0fa4c5338945c76c8546edef">00962</a>     uint64_t <a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html#a9a038ceb0fa4c5338945c76c8546edef">reserved_33_63</a>               : 31;
<a name="l00963"></a>00963 <span class="preprocessor">#endif</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__ecc__ctl.html#ac93bcd971ed8fb7472883891754ba164">s</a>;
<a name="l00965"></a><a class="code" href="unioncvmx__psm__ecc__ctl.html#a516c14488c4de076ec24d133a0ec9205">00965</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__ecc__ctl_1_1cvmx__psm__ecc__ctl__s.html">cvmx_psm_ecc_ctl_s</a>             <a class="code" href="unioncvmx__psm__ecc__ctl.html#a516c14488c4de076ec24d133a0ec9205">cnf75xx</a>;
<a name="l00966"></a>00966 };
<a name="l00967"></a><a class="code" href="cvmx-psm-defs_8h.html#a36eb7eadd77b23b46b3935669ec22f7e">00967</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__ecc__ctl.html" title="cvmx_psm_ecc_ctl">cvmx_psm_ecc_ctl</a> <a class="code" href="unioncvmx__psm__ecc__ctl.html" title="cvmx_psm_ecc_ctl">cvmx_psm_ecc_ctl_t</a>;
<a name="l00968"></a>00968 <span class="comment"></span>
<a name="l00969"></a>00969 <span class="comment">/**</span>
<a name="l00970"></a>00970 <span class="comment"> * cvmx_psm_eco</span>
<a name="l00971"></a>00971 <span class="comment"> *</span>
<a name="l00972"></a>00972 <span class="comment"> * An ECO CSR.</span>
<a name="l00973"></a>00973 <span class="comment"> *</span>
<a name="l00974"></a>00974 <span class="comment"> */</span>
<a name="l00975"></a><a class="code" href="unioncvmx__psm__eco.html">00975</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__eco.html" title="cvmx_psm_eco">cvmx_psm_eco</a> {
<a name="l00976"></a><a class="code" href="unioncvmx__psm__eco.html#a5eb3909c567ec80207aedf931c00b748">00976</a>     uint64_t <a class="code" href="unioncvmx__psm__eco.html#a5eb3909c567ec80207aedf931c00b748">u64</a>;
<a name="l00977"></a><a class="code" href="structcvmx__psm__eco_1_1cvmx__psm__eco__s.html">00977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__eco_1_1cvmx__psm__eco__s.html">cvmx_psm_eco_s</a> {
<a name="l00978"></a>00978 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__eco_1_1cvmx__psm__eco__s.html#a6d9f5b886dbba466c0b3d67d9435d5a5">eco_rw</a>                       : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00980"></a>00980 <span class="preprocessor">#else</span>
<a name="l00981"></a><a class="code" href="structcvmx__psm__eco_1_1cvmx__psm__eco__s.html#a6d9f5b886dbba466c0b3d67d9435d5a5">00981</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__eco_1_1cvmx__psm__eco__s.html#a6d9f5b886dbba466c0b3d67d9435d5a5">eco_rw</a>                       : 64;
<a name="l00982"></a>00982 <span class="preprocessor">#endif</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__eco.html#a1fc1862af07820704e536208730f15df">s</a>;
<a name="l00984"></a><a class="code" href="unioncvmx__psm__eco.html#a12703a2b400949364d7f288a50374b23">00984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__eco_1_1cvmx__psm__eco__s.html">cvmx_psm_eco_s</a>                 <a class="code" href="unioncvmx__psm__eco.html#a12703a2b400949364d7f288a50374b23">cnf75xx</a>;
<a name="l00985"></a>00985 };
<a name="l00986"></a><a class="code" href="cvmx-psm-defs_8h.html#a573e4e9f17e8d7060b0c50ceab7d529c">00986</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__eco.html" title="cvmx_psm_eco">cvmx_psm_eco</a> <a class="code" href="unioncvmx__psm__eco.html" title="cvmx_psm_eco">cvmx_psm_eco_t</a>;
<a name="l00987"></a>00987 <span class="comment"></span>
<a name="l00988"></a>00988 <span class="comment">/**</span>
<a name="l00989"></a>00989 <span class="comment"> * cvmx_psm_errcap_mabfifo_badcmd</span>
<a name="l00990"></a>00990 <span class="comment"> *</span>
<a name="l00991"></a>00991 <span class="comment"> * This register reports the status of bad command errors reported by MHAB/MDAB FIFOs.</span>
<a name="l00992"></a>00992 <span class="comment"> *</span>
<a name="l00993"></a>00993 <span class="comment"> */</span>
<a name="l00994"></a><a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html">00994</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html" title="cvmx_psm_errcap_mabfifo_badcmd">cvmx_psm_errcap_mabfifo_badcmd</a> {
<a name="l00995"></a><a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html#a43a2b50e98deaeb7d37c6c2c1be3ac3d">00995</a>     uint64_t <a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html#a43a2b50e98deaeb7d37c6c2c1be3ac3d">u64</a>;
<a name="l00996"></a><a class="code" href="structcvmx__psm__errcap__mabfifo__badcmd_1_1cvmx__psm__errcap__mabfifo__badcmd__s.html">00996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__errcap__mabfifo__badcmd_1_1cvmx__psm__errcap__mabfifo__badcmd__s.html">cvmx_psm_errcap_mabfifo_badcmd_s</a> {
<a name="l00997"></a>00997 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__errcap__mabfifo__badcmd_1_1cvmx__psm__errcap__mabfifo__badcmd__s.html#a02ccd65d5da590ada0dfbfe09afa065e">mabfifo_bad_cmd</a>              : 64; <span class="comment">/**&lt; When a bit is set, the corresponding MHAB/MDAB FIFO has reported a bad command.</span>
<a name="l00999"></a>00999 <span class="comment">                                                         Bits 0-19 correspond to the MHABs. Bits 24-41 correspond to MDABs</span>
<a name="l01000"></a>01000 <span class="comment">                                                         0-17.  Write 1 to clear. */</span>
<a name="l01001"></a>01001 <span class="preprocessor">#else</span>
<a name="l01002"></a><a class="code" href="structcvmx__psm__errcap__mabfifo__badcmd_1_1cvmx__psm__errcap__mabfifo__badcmd__s.html#a02ccd65d5da590ada0dfbfe09afa065e">01002</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__errcap__mabfifo__badcmd_1_1cvmx__psm__errcap__mabfifo__badcmd__s.html#a02ccd65d5da590ada0dfbfe09afa065e">mabfifo_bad_cmd</a>              : 64;
<a name="l01003"></a>01003 <span class="preprocessor">#endif</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html#a22227f5c1375af57dc074924102dd45d">s</a>;
<a name="l01005"></a><a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html#aa2f54654c8c3c43a00408d2a4c498d72">01005</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__errcap__mabfifo__badcmd_1_1cvmx__psm__errcap__mabfifo__badcmd__s.html">cvmx_psm_errcap_mabfifo_badcmd_s</a> <a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html#aa2f54654c8c3c43a00408d2a4c498d72">cnf75xx</a>;
<a name="l01006"></a>01006 };
<a name="l01007"></a><a class="code" href="cvmx-psm-defs_8h.html#a2d5ceceef2aa7e1a9837592af925fc14">01007</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html" title="cvmx_psm_errcap_mabfifo_badcmd">cvmx_psm_errcap_mabfifo_badcmd</a> <a class="code" href="unioncvmx__psm__errcap__mabfifo__badcmd.html" title="cvmx_psm_errcap_mabfifo_badcmd">cvmx_psm_errcap_mabfifo_badcmd_t</a>;
<a name="l01008"></a>01008 <span class="comment"></span>
<a name="l01009"></a>01009 <span class="comment">/**</span>
<a name="l01010"></a>01010 <span class="comment"> * cvmx_psm_errcap_qecc</span>
<a name="l01011"></a>01011 <span class="comment"> *</span>
<a name="l01012"></a>01012 <span class="comment"> * This register reports the status of Queue RAM errors.  The details</span>
<a name="l01013"></a>01013 <span class="comment"> * of the most recent SBE and DBE are captured.</span>
<a name="l01014"></a>01014 <span class="comment"> */</span>
<a name="l01015"></a><a class="code" href="unioncvmx__psm__errcap__qecc.html">01015</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__errcap__qecc.html" title="cvmx_psm_errcap_qecc">cvmx_psm_errcap_qecc</a> {
<a name="l01016"></a><a class="code" href="unioncvmx__psm__errcap__qecc.html#af9e0a55e4ff2f03c67a44428f56a11ec">01016</a>     uint64_t <a class="code" href="unioncvmx__psm__errcap__qecc.html#af9e0a55e4ff2f03c67a44428f56a11ec">u64</a>;
<a name="l01017"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html">01017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html">cvmx_psm_errcap_qecc_s</a> {
<a name="l01018"></a>01018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ab340390c6e9b5c73a399f92f41f11c3e">reserved_61_63</a>               : 3;
<a name="l01020"></a>01020     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a318db696fcddbe59dbe6e3fb2cded778">sbe_addr</a>                     : 13; <span class="comment">/**&lt; N/A */</span>
<a name="l01021"></a>01021     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#aabd87b5426235396a6edf0d5d231fc73">sbe_ecc</a>                      : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01022"></a>01022     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ab5c8ca3e6b527a7d7011acdb03f509ee">sbe_synd</a>                     : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01023"></a>01023     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a610cf32c0f9f61f7407f6c17d3639c04">reserved_29_31</a>               : 3;
<a name="l01024"></a>01024     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a2264ab6aa4c75f326fce40530fd069ac">dbe_addr</a>                     : 13; <span class="comment">/**&lt; N/A */</span>
<a name="l01025"></a>01025     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#afca185d382371b216a15159536d8f0c9">dbe_ecc</a>                      : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01026"></a>01026     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ac94512bcf0605178ade482406b9e1aaa">dbe_synd</a>                     : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01027"></a>01027 <span class="preprocessor">#else</span>
<a name="l01028"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ac94512bcf0605178ade482406b9e1aaa">01028</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ac94512bcf0605178ade482406b9e1aaa">dbe_synd</a>                     : 8;
<a name="l01029"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#afca185d382371b216a15159536d8f0c9">01029</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#afca185d382371b216a15159536d8f0c9">dbe_ecc</a>                      : 8;
<a name="l01030"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a2264ab6aa4c75f326fce40530fd069ac">01030</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a2264ab6aa4c75f326fce40530fd069ac">dbe_addr</a>                     : 13;
<a name="l01031"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a610cf32c0f9f61f7407f6c17d3639c04">01031</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a610cf32c0f9f61f7407f6c17d3639c04">reserved_29_31</a>               : 3;
<a name="l01032"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ab5c8ca3e6b527a7d7011acdb03f509ee">01032</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ab5c8ca3e6b527a7d7011acdb03f509ee">sbe_synd</a>                     : 8;
<a name="l01033"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#aabd87b5426235396a6edf0d5d231fc73">01033</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#aabd87b5426235396a6edf0d5d231fc73">sbe_ecc</a>                      : 8;
<a name="l01034"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a318db696fcddbe59dbe6e3fb2cded778">01034</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#a318db696fcddbe59dbe6e3fb2cded778">sbe_addr</a>                     : 13;
<a name="l01035"></a><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ab340390c6e9b5c73a399f92f41f11c3e">01035</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html#ab340390c6e9b5c73a399f92f41f11c3e">reserved_61_63</a>               : 3;
<a name="l01036"></a>01036 <span class="preprocessor">#endif</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__errcap__qecc.html#a1a927173a95c7600005c68a3ccfc7164">s</a>;
<a name="l01038"></a><a class="code" href="unioncvmx__psm__errcap__qecc.html#afb349ac5fb2b9872acc6db1abdc65e92">01038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__errcap__qecc_1_1cvmx__psm__errcap__qecc__s.html">cvmx_psm_errcap_qecc_s</a>         <a class="code" href="unioncvmx__psm__errcap__qecc.html#afb349ac5fb2b9872acc6db1abdc65e92">cnf75xx</a>;
<a name="l01039"></a>01039 };
<a name="l01040"></a><a class="code" href="cvmx-psm-defs_8h.html#a2bb1031f17e8364521efdb2154b71b63">01040</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__errcap__qecc.html" title="cvmx_psm_errcap_qecc">cvmx_psm_errcap_qecc</a> <a class="code" href="unioncvmx__psm__errcap__qecc.html" title="cvmx_psm_errcap_qecc">cvmx_psm_errcap_qecc_t</a>;
<a name="l01041"></a>01041 <span class="comment"></span>
<a name="l01042"></a>01042 <span class="comment">/**</span>
<a name="l01043"></a>01043 <span class="comment"> * cvmx_psm_errcap_queue_badcmd</span>
<a name="l01044"></a>01044 <span class="comment"> *</span>
<a name="l01045"></a>01045 <span class="comment"> * This register reports the status of bad command errors reported by queues.</span>
<a name="l01046"></a>01046 <span class="comment"> *</span>
<a name="l01047"></a>01047 <span class="comment"> */</span>
<a name="l01048"></a><a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html">01048</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html" title="cvmx_psm_errcap_queue_badcmd">cvmx_psm_errcap_queue_badcmd</a> {
<a name="l01049"></a><a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html#af057481aed0b8312d3ead009d43b7781">01049</a>     uint64_t <a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html#af057481aed0b8312d3ead009d43b7781">u64</a>;
<a name="l01050"></a><a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html">01050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html">cvmx_psm_errcap_queue_badcmd_s</a> {
<a name="l01051"></a>01051 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html#a080671517bad2c19081f137ca390fd7a">reserved_48_63</a>               : 16;
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html#a58949fa29c17052e16549561cfb28efa">queue_bad_cmd</a>                : 48; <span class="comment">/**&lt; When a bit is set, the corresponding queue has reported a bad command.</span>
<a name="l01054"></a>01054 <span class="comment">                                                         Write 1 to clear. */</span>
<a name="l01055"></a>01055 <span class="preprocessor">#else</span>
<a name="l01056"></a><a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html#a58949fa29c17052e16549561cfb28efa">01056</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html#a58949fa29c17052e16549561cfb28efa">queue_bad_cmd</a>                : 48;
<a name="l01057"></a><a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html#a080671517bad2c19081f137ca390fd7a">01057</a>     uint64_t <a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html#a080671517bad2c19081f137ca390fd7a">reserved_48_63</a>               : 16;
<a name="l01058"></a>01058 <span class="preprocessor">#endif</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html#a8d0c0e2c2a51b94e0a23699c861d2ca3">s</a>;
<a name="l01060"></a><a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html#a8759b912f2383c7042e7f8b4d7cc6bb3">01060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__errcap__queue__badcmd_1_1cvmx__psm__errcap__queue__badcmd__s.html">cvmx_psm_errcap_queue_badcmd_s</a> <a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html#a8759b912f2383c7042e7f8b4d7cc6bb3">cnf75xx</a>;
<a name="l01061"></a>01061 };
<a name="l01062"></a><a class="code" href="cvmx-psm-defs_8h.html#a1b3f8898fc96a6d5e199d7d1f2d714f9">01062</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html" title="cvmx_psm_errcap_queue_badcmd">cvmx_psm_errcap_queue_badcmd</a> <a class="code" href="unioncvmx__psm__errcap__queue__badcmd.html" title="cvmx_psm_errcap_queue_badcmd">cvmx_psm_errcap_queue_badcmd_t</a>;
<a name="l01063"></a>01063 <span class="comment"></span>
<a name="l01064"></a>01064 <span class="comment">/**</span>
<a name="l01065"></a>01065 <span class="comment"> * cvmx_psm_gbl_dll_status</span>
<a name="l01066"></a>01066 <span class="comment"> *</span>
<a name="l01067"></a>01067 <span class="comment"> * Status of the global SCLK DLL.</span>
<a name="l01068"></a>01068 <span class="comment"> *</span>
<a name="l01069"></a>01069 <span class="comment"> */</span>
<a name="l01070"></a><a class="code" href="unioncvmx__psm__gbl__dll__status.html">01070</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__gbl__dll__status.html" title="cvmx_psm_gbl_dll_status">cvmx_psm_gbl_dll_status</a> {
<a name="l01071"></a><a class="code" href="unioncvmx__psm__gbl__dll__status.html#a015d2585754f55a5d30121cc4c1d2240">01071</a>     uint64_t <a class="code" href="unioncvmx__psm__gbl__dll__status.html#a015d2585754f55a5d30121cc4c1d2240">u64</a>;
<a name="l01072"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html">cvmx_psm_gbl_dll_status_s</a> {
<a name="l01073"></a>01073 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ad115ae270060f8b1006e3b33d5874368">reserved_20_63</a>               : 44;
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#a94e26718aa91a85b0d7566e33cc5556d">pdr_sclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdr_sclk_refclk from global SCLK DLL cmb0 phase detectors. */</span>
<a name="l01076"></a>01076     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#a0af4db39c477b0ab6efdfeff59a39160">pdl_sclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdl_sclk_refclk from global SCLK DLL cmb0 phase detectors. */</span>
<a name="l01077"></a>01077     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#aa7c6bd8980dd0c9f456a7301da419c40">pd_pos_sclk_refclk</a>           : 1;  <span class="comment">/**&lt; Synchronized pd_pos_sclk_refclk from global SCLK DLL cmb0 phase detectors. */</span>
<a name="l01078"></a>01078     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#afa535f66da4880818f26acb6c7144e32">dll_fsm_state_a</a>              : 3;  <span class="comment">/**&lt; State for the global SCLK DLL, from the positive edge of refclk.</span>
<a name="l01079"></a>01079 <span class="comment">                                                         0x0 = TMD_IDLE.</span>
<a name="l01080"></a>01080 <span class="comment">                                                         0x1 = TMD_STATE1.</span>
<a name="l01081"></a>01081 <span class="comment">                                                         0x2 = TMD_STATE2.</span>
<a name="l01082"></a>01082 <span class="comment">                                                         0x3 = TMD_STATE3.</span>
<a name="l01083"></a>01083 <span class="comment">                                                         0x4 = TMD_STATE4.</span>
<a name="l01084"></a>01084 <span class="comment">                                                         0x5 = TMD_LOCKED. */</span>
<a name="l01085"></a>01085     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ae1c93dc1d3b5f2f98551dd964bbc28a8">dll_lock</a>                     : 1;  <span class="comment">/**&lt; The dll_lock signal from global SCLK DLL, from the positive edge of refclk. */</span>
<a name="l01086"></a>01086     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#af1c4d5214ad172a2cbfd5f91ab22d99a">dll_clk_invert_out</a>           : 1;  <span class="comment">/**&lt; The clk_invert setting from the global SCLK DLL, from the negative edge of refclk. */</span>
<a name="l01087"></a>01087     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ad352783f8738ac2326fec9719b46203b">dll_setting</a>                  : 12; <span class="comment">/**&lt; The global SCLK DLL setting, from the negative edge of refclk. */</span>
<a name="l01088"></a>01088 <span class="preprocessor">#else</span>
<a name="l01089"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ad352783f8738ac2326fec9719b46203b">01089</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ad352783f8738ac2326fec9719b46203b">dll_setting</a>                  : 12;
<a name="l01090"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#af1c4d5214ad172a2cbfd5f91ab22d99a">01090</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#af1c4d5214ad172a2cbfd5f91ab22d99a">dll_clk_invert_out</a>           : 1;
<a name="l01091"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ae1c93dc1d3b5f2f98551dd964bbc28a8">01091</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ae1c93dc1d3b5f2f98551dd964bbc28a8">dll_lock</a>                     : 1;
<a name="l01092"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#afa535f66da4880818f26acb6c7144e32">01092</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#afa535f66da4880818f26acb6c7144e32">dll_fsm_state_a</a>              : 3;
<a name="l01093"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#aa7c6bd8980dd0c9f456a7301da419c40">01093</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#aa7c6bd8980dd0c9f456a7301da419c40">pd_pos_sclk_refclk</a>           : 1;
<a name="l01094"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#a0af4db39c477b0ab6efdfeff59a39160">01094</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#a0af4db39c477b0ab6efdfeff59a39160">pdl_sclk_refclk</a>              : 1;
<a name="l01095"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#a94e26718aa91a85b0d7566e33cc5556d">01095</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#a94e26718aa91a85b0d7566e33cc5556d">pdr_sclk_refclk</a>              : 1;
<a name="l01096"></a><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ad115ae270060f8b1006e3b33d5874368">01096</a>     uint64_t <a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html#ad115ae270060f8b1006e3b33d5874368">reserved_20_63</a>               : 44;
<a name="l01097"></a>01097 <span class="preprocessor">#endif</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__gbl__dll__status.html#a692cf2f6f6c9e21238a3722eb3e27423">s</a>;
<a name="l01099"></a><a class="code" href="unioncvmx__psm__gbl__dll__status.html#a1306c0ff7cf4d06ad7acf183e93d1cf7">01099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__gbl__dll__status_1_1cvmx__psm__gbl__dll__status__s.html">cvmx_psm_gbl_dll_status_s</a>      <a class="code" href="unioncvmx__psm__gbl__dll__status.html#a1306c0ff7cf4d06ad7acf183e93d1cf7">cnf75xx</a>;
<a name="l01100"></a>01100 };
<a name="l01101"></a><a class="code" href="cvmx-psm-defs_8h.html#aa6513ea2d6daff4024f9d85982cb38ac">01101</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__gbl__dll__status.html" title="cvmx_psm_gbl_dll_status">cvmx_psm_gbl_dll_status</a> <a class="code" href="unioncvmx__psm__gbl__dll__status.html" title="cvmx_psm_gbl_dll_status">cvmx_psm_gbl_dll_status_t</a>;
<a name="l01102"></a>01102 <span class="comment"></span>
<a name="l01103"></a>01103 <span class="comment">/**</span>
<a name="l01104"></a>01104 <span class="comment"> * cvmx_psm_gpint_sum_w1c</span>
<a name="l01105"></a>01105 <span class="comment"> *</span>
<a name="l01106"></a>01106 <span class="comment"> * This register reports the status of the general purpose interrupts. Writing</span>
<a name="l01107"></a>01107 <span class="comment"> * a 1 will clear the selected interupt. Writes of 0 are ignored.</span>
<a name="l01108"></a>01108 <span class="comment"> */</span>
<a name="l01109"></a><a class="code" href="unioncvmx__psm__gpint__sum__w1c.html">01109</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__gpint__sum__w1c.html" title="cvmx_psm_gpint_sum_w1c">cvmx_psm_gpint_sum_w1c</a> {
<a name="l01110"></a><a class="code" href="unioncvmx__psm__gpint__sum__w1c.html#a1b75f8c9844e90fb5a681aa87d0ff78f">01110</a>     uint64_t <a class="code" href="unioncvmx__psm__gpint__sum__w1c.html#a1b75f8c9844e90fb5a681aa87d0ff78f">u64</a>;
<a name="l01111"></a><a class="code" href="structcvmx__psm__gpint__sum__w1c_1_1cvmx__psm__gpint__sum__w1c__s.html">01111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__gpint__sum__w1c_1_1cvmx__psm__gpint__sum__w1c__s.html">cvmx_psm_gpint_sum_w1c_s</a> {
<a name="l01112"></a>01112 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__gpint__sum__w1c_1_1cvmx__psm__gpint__sum__w1c__s.html#aff1eec621b3b099728a2c1b1bc848d00">gp</a>                           : 64; <span class="comment">/**&lt; Status bit for each general purpose interrupt. */</span>
<a name="l01114"></a>01114 <span class="preprocessor">#else</span>
<a name="l01115"></a><a class="code" href="structcvmx__psm__gpint__sum__w1c_1_1cvmx__psm__gpint__sum__w1c__s.html#aff1eec621b3b099728a2c1b1bc848d00">01115</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__gpint__sum__w1c_1_1cvmx__psm__gpint__sum__w1c__s.html#aff1eec621b3b099728a2c1b1bc848d00">gp</a>                           : 64;
<a name="l01116"></a>01116 <span class="preprocessor">#endif</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__gpint__sum__w1c.html#adad6c25e123ee1d963dee951300d379c">s</a>;
<a name="l01118"></a><a class="code" href="unioncvmx__psm__gpint__sum__w1c.html#addd1ba5da9e3861df640de9d6cd221b6">01118</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__gpint__sum__w1c_1_1cvmx__psm__gpint__sum__w1c__s.html">cvmx_psm_gpint_sum_w1c_s</a>       <a class="code" href="unioncvmx__psm__gpint__sum__w1c.html#addd1ba5da9e3861df640de9d6cd221b6">cnf75xx</a>;
<a name="l01119"></a>01119 };
<a name="l01120"></a><a class="code" href="cvmx-psm-defs_8h.html#ada5bbe9a13978807c79763ab17916364">01120</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__gpint__sum__w1c.html" title="cvmx_psm_gpint_sum_w1c">cvmx_psm_gpint_sum_w1c</a> <a class="code" href="unioncvmx__psm__gpint__sum__w1c.html" title="cvmx_psm_gpint_sum_w1c">cvmx_psm_gpint_sum_w1c_t</a>;
<a name="l01121"></a>01121 <span class="comment"></span>
<a name="l01122"></a>01122 <span class="comment">/**</span>
<a name="l01123"></a>01123 <span class="comment"> * cvmx_psm_gpint_sum_w1s</span>
<a name="l01124"></a>01124 <span class="comment"> */</span>
<a name="l01125"></a><a class="code" href="unioncvmx__psm__gpint__sum__w1s.html">01125</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__gpint__sum__w1s.html" title="cvmx_psm_gpint_sum_w1s">cvmx_psm_gpint_sum_w1s</a> {
<a name="l01126"></a><a class="code" href="unioncvmx__psm__gpint__sum__w1s.html#a16de7a317b5609cf61a7f507eac60aa6">01126</a>     uint64_t <a class="code" href="unioncvmx__psm__gpint__sum__w1s.html#a16de7a317b5609cf61a7f507eac60aa6">u64</a>;
<a name="l01127"></a><a class="code" href="structcvmx__psm__gpint__sum__w1s_1_1cvmx__psm__gpint__sum__w1s__s.html">01127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__gpint__sum__w1s_1_1cvmx__psm__gpint__sum__w1s__s.html">cvmx_psm_gpint_sum_w1s_s</a> {
<a name="l01128"></a>01128 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__gpint__sum__w1s_1_1cvmx__psm__gpint__sum__w1s__s.html#a56d811196ac4cf7a8d7bc31fcd02eb82">gp</a>                           : 64; <span class="comment">/**&lt; Status bit for each general purpose interrupt. */</span>
<a name="l01130"></a>01130 <span class="preprocessor">#else</span>
<a name="l01131"></a><a class="code" href="structcvmx__psm__gpint__sum__w1s_1_1cvmx__psm__gpint__sum__w1s__s.html#a56d811196ac4cf7a8d7bc31fcd02eb82">01131</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__gpint__sum__w1s_1_1cvmx__psm__gpint__sum__w1s__s.html#a56d811196ac4cf7a8d7bc31fcd02eb82">gp</a>                           : 64;
<a name="l01132"></a>01132 <span class="preprocessor">#endif</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__gpint__sum__w1s.html#af8e999be77d1f0f65ce30b67d0f30a77">s</a>;
<a name="l01134"></a><a class="code" href="unioncvmx__psm__gpint__sum__w1s.html#a229528c41bf79dd558cca59a050636ea">01134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__gpint__sum__w1s_1_1cvmx__psm__gpint__sum__w1s__s.html">cvmx_psm_gpint_sum_w1s_s</a>       <a class="code" href="unioncvmx__psm__gpint__sum__w1s.html#a229528c41bf79dd558cca59a050636ea">cnf75xx</a>;
<a name="l01135"></a>01135 };
<a name="l01136"></a><a class="code" href="cvmx-psm-defs_8h.html#aeb4a569910403aa4d8bd17672dd95fec">01136</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__gpint__sum__w1s.html" title="cvmx_psm_gpint_sum_w1s">cvmx_psm_gpint_sum_w1s</a> <a class="code" href="unioncvmx__psm__gpint__sum__w1s.html" title="cvmx_psm_gpint_sum_w1s">cvmx_psm_gpint_sum_w1s_t</a>;
<a name="l01137"></a>01137 <span class="comment"></span>
<a name="l01138"></a>01138 <span class="comment">/**</span>
<a name="l01139"></a>01139 <span class="comment"> * cvmx_psm_grp_cdt#</span>
<a name="l01140"></a>01140 <span class="comment"> *</span>
<a name="l01141"></a>01141 <span class="comment"> * These registers define the total number of job credits available for</span>
<a name="l01142"></a>01142 <span class="comment"> * the MHAB/MDAB group.  It must match the total of the credits programmed</span>
<a name="l01143"></a>01143 <span class="comment"> * in the PSM_MAX_JOB_CDT() registers for the MHABs/MDABs selected by the</span>
<a name="l01144"></a>01144 <span class="comment"> * corresponding PSM_GRP_MASK[a] register.</span>
<a name="l01145"></a>01145 <span class="comment"> */</span>
<a name="l01146"></a><a class="code" href="unioncvmx__psm__grp__cdtx.html">01146</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__grp__cdtx.html" title="cvmx_psm_grp_cdt#">cvmx_psm_grp_cdtx</a> {
<a name="l01147"></a><a class="code" href="unioncvmx__psm__grp__cdtx.html#a0a786dc80b720ac8c40b579f8b8c7eb1">01147</a>     uint64_t <a class="code" href="unioncvmx__psm__grp__cdtx.html#a0a786dc80b720ac8c40b579f8b8c7eb1">u64</a>;
<a name="l01148"></a><a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html">01148</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html">cvmx_psm_grp_cdtx_s</a> {
<a name="l01149"></a>01149 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html#a76c446f8952a326e6a9e8cc1bcaf2fd9">reserved_4_63</a>                : 60;
<a name="l01151"></a>01151     uint64_t <a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html#acc30508f3bd96f83687a182ec23c469e">grp_cdt</a>                      : 4;  <span class="comment">/**&lt; Maximum number of jobs for the MHAB/MDABs selected by the</span>
<a name="l01152"></a>01152 <span class="comment">                                                         corresponding PSM_GROUP_MASK() register. Valid range is [0,15]. */</span>
<a name="l01153"></a>01153 <span class="preprocessor">#else</span>
<a name="l01154"></a><a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html#acc30508f3bd96f83687a182ec23c469e">01154</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html#acc30508f3bd96f83687a182ec23c469e">grp_cdt</a>                      : 4;
<a name="l01155"></a><a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html#a76c446f8952a326e6a9e8cc1bcaf2fd9">01155</a>     uint64_t <a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html#a76c446f8952a326e6a9e8cc1bcaf2fd9">reserved_4_63</a>                : 60;
<a name="l01156"></a>01156 <span class="preprocessor">#endif</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__grp__cdtx.html#af1a0ba2a4df4143eab29e8496e9f264d">s</a>;
<a name="l01158"></a><a class="code" href="unioncvmx__psm__grp__cdtx.html#a033555b8043b1d9a498760feec9c75ec">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__grp__cdtx_1_1cvmx__psm__grp__cdtx__s.html">cvmx_psm_grp_cdtx_s</a>            <a class="code" href="unioncvmx__psm__grp__cdtx.html#a033555b8043b1d9a498760feec9c75ec">cnf75xx</a>;
<a name="l01159"></a>01159 };
<a name="l01160"></a><a class="code" href="cvmx-psm-defs_8h.html#ada709bde76064d43651596edea447dc8">01160</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__grp__cdtx.html" title="cvmx_psm_grp_cdt#">cvmx_psm_grp_cdtx</a> <a class="code" href="unioncvmx__psm__grp__cdtx.html" title="cvmx_psm_grp_cdt#">cvmx_psm_grp_cdtx_t</a>;
<a name="l01161"></a>01161 <span class="comment"></span>
<a name="l01162"></a>01162 <span class="comment">/**</span>
<a name="l01163"></a>01163 <span class="comment"> * cvmx_psm_grp_mask#</span>
<a name="l01164"></a>01164 <span class="comment"> *</span>
<a name="l01165"></a>01165 <span class="comment"> * These registers define membership of MHABs/MDABs within each of six groups.</span>
<a name="l01166"></a>01166 <span class="comment"> * Along with the PSM_GRP_CDT() registers, these registers can be used to</span>
<a name="l01167"></a>01167 <span class="comment"> * load balance jobs across many homogenous MHABs/MDABs.</span>
<a name="l01168"></a>01168 <span class="comment"> *</span>
<a name="l01169"></a>01169 <span class="comment"> * Under normal circumstances, the six groups should be programmed to match</span>
<a name="l01170"></a>01170 <span class="comment"> * the six GHBs containing the 18 MDABs and ensure MDAB jobs are balanced</span>
<a name="l01171"></a>01171 <span class="comment"> * across GHBs.</span>
<a name="l01172"></a>01172 <span class="comment"> */</span>
<a name="l01173"></a><a class="code" href="unioncvmx__psm__grp__maskx.html">01173</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__grp__maskx.html" title="cvmx_psm_grp_mask#">cvmx_psm_grp_maskx</a> {
<a name="l01174"></a><a class="code" href="unioncvmx__psm__grp__maskx.html#a70e519f085c48ed615a3b1f61a876800">01174</a>     uint64_t <a class="code" href="unioncvmx__psm__grp__maskx.html#a70e519f085c48ed615a3b1f61a876800">u64</a>;
<a name="l01175"></a><a class="code" href="structcvmx__psm__grp__maskx_1_1cvmx__psm__grp__maskx__s.html">01175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__grp__maskx_1_1cvmx__psm__grp__maskx__s.html">cvmx_psm_grp_maskx_s</a> {
<a name="l01176"></a>01176 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__grp__maskx_1_1cvmx__psm__grp__maskx__s.html#a628c31e72f09480a45bb0e666df04077">mab_map</a>                      : 64; <span class="comment">/**&lt; Bit mask indicating which MHAB/MDABs belong to the MHAB/MDAB</span>
<a name="l01178"></a>01178 <span class="comment">                                                         group.  If this register is programmed, the corresponding group</span>
<a name="l01179"></a>01179 <span class="comment">                                                         credit register (PSM_GRP_CDT[a]) must be programmed with the correct</span>
<a name="l01180"></a>01180 <span class="comment">                                                         value. */</span>
<a name="l01181"></a>01181 <span class="preprocessor">#else</span>
<a name="l01182"></a><a class="code" href="structcvmx__psm__grp__maskx_1_1cvmx__psm__grp__maskx__s.html#a628c31e72f09480a45bb0e666df04077">01182</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__grp__maskx_1_1cvmx__psm__grp__maskx__s.html#a628c31e72f09480a45bb0e666df04077">mab_map</a>                      : 64;
<a name="l01183"></a>01183 <span class="preprocessor">#endif</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__grp__maskx.html#a88ac1128c3f35775b9e4d17afc5ea178">s</a>;
<a name="l01185"></a><a class="code" href="unioncvmx__psm__grp__maskx.html#a4741015a763515d08884eeff1fcc739c">01185</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__grp__maskx_1_1cvmx__psm__grp__maskx__s.html">cvmx_psm_grp_maskx_s</a>           <a class="code" href="unioncvmx__psm__grp__maskx.html#a4741015a763515d08884eeff1fcc739c">cnf75xx</a>;
<a name="l01186"></a>01186 };
<a name="l01187"></a><a class="code" href="cvmx-psm-defs_8h.html#aebd7e82c3ac6061c6f2fd86262eee8f0">01187</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__grp__maskx.html" title="cvmx_psm_grp_mask#">cvmx_psm_grp_maskx</a> <a class="code" href="unioncvmx__psm__grp__maskx.html" title="cvmx_psm_grp_mask#">cvmx_psm_grp_maskx_t</a>;
<a name="l01188"></a>01188 <span class="comment"></span>
<a name="l01189"></a>01189 <span class="comment">/**</span>
<a name="l01190"></a>01190 <span class="comment"> * cvmx_psm_int_sum_derr_w1c</span>
<a name="l01191"></a>01191 <span class="comment"> *</span>
<a name="l01192"></a>01192 <span class="comment"> * This register reports the status of the DMA error interrupts,</span>
<a name="l01193"></a>01193 <span class="comment"> * where a MHAB/MDAB has reported a DMA error. Writing a 1 will clear</span>
<a name="l01194"></a>01194 <span class="comment"> * the selected interupt.  Writes of 0 are ignored.</span>
<a name="l01195"></a>01195 <span class="comment"> */</span>
<a name="l01196"></a><a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html">01196</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html" title="cvmx_psm_int_sum_derr_w1c">cvmx_psm_int_sum_derr_w1c</a> {
<a name="l01197"></a><a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html#a9d3302fb5e0e78c01068108f0027e6ce">01197</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html#a9d3302fb5e0e78c01068108f0027e6ce">u64</a>;
<a name="l01198"></a><a class="code" href="structcvmx__psm__int__sum__derr__w1c_1_1cvmx__psm__int__sum__derr__w1c__s.html">01198</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__derr__w1c_1_1cvmx__psm__int__sum__derr__w1c__s.html">cvmx_psm_int_sum_derr_w1c_s</a> {
<a name="l01199"></a>01199 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__derr__w1c_1_1cvmx__psm__int__sum__derr__w1c__s.html#a2b3ac1c5c96cdd780c82b91b81cdf4d2">derr</a>                         : 64; <span class="comment">/**&lt; Status bit for each DMA error interrupt. */</span>
<a name="l01201"></a>01201 <span class="preprocessor">#else</span>
<a name="l01202"></a><a class="code" href="structcvmx__psm__int__sum__derr__w1c_1_1cvmx__psm__int__sum__derr__w1c__s.html#a2b3ac1c5c96cdd780c82b91b81cdf4d2">01202</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__derr__w1c_1_1cvmx__psm__int__sum__derr__w1c__s.html#a2b3ac1c5c96cdd780c82b91b81cdf4d2">derr</a>                         : 64;
<a name="l01203"></a>01203 <span class="preprocessor">#endif</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html#ae7239e86a18d0d52eac96d7ae01846a6">s</a>;
<a name="l01205"></a><a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html#a4fb07d1491f03fe41e12ea78fa43003c">01205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__derr__w1c_1_1cvmx__psm__int__sum__derr__w1c__s.html">cvmx_psm_int_sum_derr_w1c_s</a>    <a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html#a4fb07d1491f03fe41e12ea78fa43003c">cnf75xx</a>;
<a name="l01206"></a>01206 };
<a name="l01207"></a><a class="code" href="cvmx-psm-defs_8h.html#a79b5c4ec45474eba2d411f0c207ed9e1">01207</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html" title="cvmx_psm_int_sum_derr_w1c">cvmx_psm_int_sum_derr_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__derr__w1c.html" title="cvmx_psm_int_sum_derr_w1c">cvmx_psm_int_sum_derr_w1c_t</a>;
<a name="l01208"></a>01208 <span class="comment"></span>
<a name="l01209"></a>01209 <span class="comment">/**</span>
<a name="l01210"></a>01210 <span class="comment"> * cvmx_psm_int_sum_derr_w1s</span>
<a name="l01211"></a>01211 <span class="comment"> */</span>
<a name="l01212"></a><a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html">01212</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html" title="cvmx_psm_int_sum_derr_w1s">cvmx_psm_int_sum_derr_w1s</a> {
<a name="l01213"></a><a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html#acd847fa11ed057b3a88f1a5dcda55e2e">01213</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html#acd847fa11ed057b3a88f1a5dcda55e2e">u64</a>;
<a name="l01214"></a><a class="code" href="structcvmx__psm__int__sum__derr__w1s_1_1cvmx__psm__int__sum__derr__w1s__s.html">01214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__derr__w1s_1_1cvmx__psm__int__sum__derr__w1s__s.html">cvmx_psm_int_sum_derr_w1s_s</a> {
<a name="l01215"></a>01215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__derr__w1s_1_1cvmx__psm__int__sum__derr__w1s__s.html#a264c972f08d35d7af8ec605091bf57ed">derr</a>                         : 64; <span class="comment">/**&lt; Status bit for each DMA error interrupt. */</span>
<a name="l01217"></a>01217 <span class="preprocessor">#else</span>
<a name="l01218"></a><a class="code" href="structcvmx__psm__int__sum__derr__w1s_1_1cvmx__psm__int__sum__derr__w1s__s.html#a264c972f08d35d7af8ec605091bf57ed">01218</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__derr__w1s_1_1cvmx__psm__int__sum__derr__w1s__s.html#a264c972f08d35d7af8ec605091bf57ed">derr</a>                         : 64;
<a name="l01219"></a>01219 <span class="preprocessor">#endif</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html#a6316c2a03451b2895c7e66ce6d113ea6">s</a>;
<a name="l01221"></a><a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html#ab304e84f78084e990339cebcfe30692e">01221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__derr__w1s_1_1cvmx__psm__int__sum__derr__w1s__s.html">cvmx_psm_int_sum_derr_w1s_s</a>    <a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html#ab304e84f78084e990339cebcfe30692e">cnf75xx</a>;
<a name="l01222"></a>01222 };
<a name="l01223"></a><a class="code" href="cvmx-psm-defs_8h.html#af9163c59318deed0a56a6348eaa46257">01223</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html" title="cvmx_psm_int_sum_derr_w1s">cvmx_psm_int_sum_derr_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__derr__w1s.html" title="cvmx_psm_int_sum_derr_w1s">cvmx_psm_int_sum_derr_w1s_t</a>;
<a name="l01224"></a>01224 <span class="comment"></span>
<a name="l01225"></a>01225 <span class="comment">/**</span>
<a name="l01226"></a>01226 <span class="comment"> * cvmx_psm_int_sum_jerr_w1c</span>
<a name="l01227"></a>01227 <span class="comment"> *</span>
<a name="l01228"></a>01228 <span class="comment"> * This register reports the status of the job error interrupts for each</span>
<a name="l01229"></a>01229 <span class="comment"> * MHAB/MDAB. Writing a 1 will clear the selected interupt. Writes of 0 are</span>
<a name="l01230"></a>01230 <span class="comment"> * ignored.</span>
<a name="l01231"></a>01231 <span class="comment"> */</span>
<a name="l01232"></a><a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html">01232</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html" title="cvmx_psm_int_sum_jerr_w1c">cvmx_psm_int_sum_jerr_w1c</a> {
<a name="l01233"></a><a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html#a3734cd84a63849d292227ff5d99dee21">01233</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html#a3734cd84a63849d292227ff5d99dee21">u64</a>;
<a name="l01234"></a><a class="code" href="structcvmx__psm__int__sum__jerr__w1c_1_1cvmx__psm__int__sum__jerr__w1c__s.html">01234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jerr__w1c_1_1cvmx__psm__int__sum__jerr__w1c__s.html">cvmx_psm_int_sum_jerr_w1c_s</a> {
<a name="l01235"></a>01235 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jerr__w1c_1_1cvmx__psm__int__sum__jerr__w1c__s.html#a7825d51f87ad268f477b24c7659c50c5">jerr</a>                         : 64; <span class="comment">/**&lt; Status bit for each job error interrupt. */</span>
<a name="l01237"></a>01237 <span class="preprocessor">#else</span>
<a name="l01238"></a><a class="code" href="structcvmx__psm__int__sum__jerr__w1c_1_1cvmx__psm__int__sum__jerr__w1c__s.html#a7825d51f87ad268f477b24c7659c50c5">01238</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jerr__w1c_1_1cvmx__psm__int__sum__jerr__w1c__s.html#a7825d51f87ad268f477b24c7659c50c5">jerr</a>                         : 64;
<a name="l01239"></a>01239 <span class="preprocessor">#endif</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html#a7ae53fd0ad92f2572e727323aeab736a">s</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html#a82819414fbf49dfc9d17212e8e2d2691">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jerr__w1c_1_1cvmx__psm__int__sum__jerr__w1c__s.html">cvmx_psm_int_sum_jerr_w1c_s</a>    <a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html#a82819414fbf49dfc9d17212e8e2d2691">cnf75xx</a>;
<a name="l01242"></a>01242 };
<a name="l01243"></a><a class="code" href="cvmx-psm-defs_8h.html#ac5da604b1e04f05841b289ecc5823dee">01243</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html" title="cvmx_psm_int_sum_jerr_w1c">cvmx_psm_int_sum_jerr_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__jerr__w1c.html" title="cvmx_psm_int_sum_jerr_w1c">cvmx_psm_int_sum_jerr_w1c_t</a>;
<a name="l01244"></a>01244 <span class="comment"></span>
<a name="l01245"></a>01245 <span class="comment">/**</span>
<a name="l01246"></a>01246 <span class="comment"> * cvmx_psm_int_sum_jerr_w1s</span>
<a name="l01247"></a>01247 <span class="comment"> */</span>
<a name="l01248"></a><a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html">01248</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html" title="cvmx_psm_int_sum_jerr_w1s">cvmx_psm_int_sum_jerr_w1s</a> {
<a name="l01249"></a><a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html#ad54453db0c6030417e5a95d1bc556925">01249</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html#ad54453db0c6030417e5a95d1bc556925">u64</a>;
<a name="l01250"></a><a class="code" href="structcvmx__psm__int__sum__jerr__w1s_1_1cvmx__psm__int__sum__jerr__w1s__s.html">01250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jerr__w1s_1_1cvmx__psm__int__sum__jerr__w1s__s.html">cvmx_psm_int_sum_jerr_w1s_s</a> {
<a name="l01251"></a>01251 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jerr__w1s_1_1cvmx__psm__int__sum__jerr__w1s__s.html#aa6ea3f21f4b13d817b0d7c3f8671faa4">jerr</a>                         : 64; <span class="comment">/**&lt; Status bit for each job error interrupt. */</span>
<a name="l01253"></a>01253 <span class="preprocessor">#else</span>
<a name="l01254"></a><a class="code" href="structcvmx__psm__int__sum__jerr__w1s_1_1cvmx__psm__int__sum__jerr__w1s__s.html#aa6ea3f21f4b13d817b0d7c3f8671faa4">01254</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jerr__w1s_1_1cvmx__psm__int__sum__jerr__w1s__s.html#aa6ea3f21f4b13d817b0d7c3f8671faa4">jerr</a>                         : 64;
<a name="l01255"></a>01255 <span class="preprocessor">#endif</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html#a0a39f5d9632fad8f0320c2af8e84ff2b">s</a>;
<a name="l01257"></a><a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html#a490c1791abd91161fcdfee463b553c38">01257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jerr__w1s_1_1cvmx__psm__int__sum__jerr__w1s__s.html">cvmx_psm_int_sum_jerr_w1s_s</a>    <a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html#a490c1791abd91161fcdfee463b553c38">cnf75xx</a>;
<a name="l01258"></a>01258 };
<a name="l01259"></a><a class="code" href="cvmx-psm-defs_8h.html#a9319fd89506f0baea82867bda9fbe512">01259</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html" title="cvmx_psm_int_sum_jerr_w1s">cvmx_psm_int_sum_jerr_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__jerr__w1s.html" title="cvmx_psm_int_sum_jerr_w1s">cvmx_psm_int_sum_jerr_w1s_t</a>;
<a name="l01260"></a>01260 <span class="comment"></span>
<a name="l01261"></a>01261 <span class="comment">/**</span>
<a name="l01262"></a>01262 <span class="comment"> * cvmx_psm_int_sum_jnfat_w1c</span>
<a name="l01263"></a>01263 <span class="comment"> *</span>
<a name="l01264"></a>01264 <span class="comment"> * This register reports the status of the non-fatal job error</span>
<a name="l01265"></a>01265 <span class="comment"> * interrupts for all MHABs/MDABs. Writing a 1 will clear the selected interupt.</span>
<a name="l01266"></a>01266 <span class="comment"> * Writes of 0 are ignored.</span>
<a name="l01267"></a>01267 <span class="comment"> */</span>
<a name="l01268"></a><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html">01268</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html" title="cvmx_psm_int_sum_jnfat_w1c">cvmx_psm_int_sum_jnfat_w1c</a> {
<a name="l01269"></a><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html#ab2f3e6f7c0a0087fc6e14cbf75e7d588">01269</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html#ab2f3e6f7c0a0087fc6e14cbf75e7d588">u64</a>;
<a name="l01270"></a><a class="code" href="structcvmx__psm__int__sum__jnfat__w1c_1_1cvmx__psm__int__sum__jnfat__w1c__s.html">01270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jnfat__w1c_1_1cvmx__psm__int__sum__jnfat__w1c__s.html">cvmx_psm_int_sum_jnfat_w1c_s</a> {
<a name="l01271"></a>01271 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jnfat__w1c_1_1cvmx__psm__int__sum__jnfat__w1c__s.html#a008dd1c5732a2a11e09a00827ad5844c">jnfat</a>                        : 64; <span class="comment">/**&lt; Status bit for each non-fatal job error interrupt. */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#else</span>
<a name="l01274"></a><a class="code" href="structcvmx__psm__int__sum__jnfat__w1c_1_1cvmx__psm__int__sum__jnfat__w1c__s.html#a008dd1c5732a2a11e09a00827ad5844c">01274</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jnfat__w1c_1_1cvmx__psm__int__sum__jnfat__w1c__s.html#a008dd1c5732a2a11e09a00827ad5844c">jnfat</a>                        : 64;
<a name="l01275"></a>01275 <span class="preprocessor">#endif</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html#aa130e1e14f8dbb7bb2a9117a88e5e063">s</a>;
<a name="l01277"></a><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html#a3688f7b243936354c738c0700b925b2b">01277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jnfat__w1c_1_1cvmx__psm__int__sum__jnfat__w1c__s.html">cvmx_psm_int_sum_jnfat_w1c_s</a>   <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html#a3688f7b243936354c738c0700b925b2b">cnf75xx</a>;
<a name="l01278"></a>01278 };
<a name="l01279"></a><a class="code" href="cvmx-psm-defs_8h.html#a86ebb8fc68842658c97dbdd7f3a83907">01279</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html" title="cvmx_psm_int_sum_jnfat_w1c">cvmx_psm_int_sum_jnfat_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1c.html" title="cvmx_psm_int_sum_jnfat_w1c">cvmx_psm_int_sum_jnfat_w1c_t</a>;
<a name="l01280"></a>01280 <span class="comment"></span>
<a name="l01281"></a>01281 <span class="comment">/**</span>
<a name="l01282"></a>01282 <span class="comment"> * cvmx_psm_int_sum_jnfat_w1s</span>
<a name="l01283"></a>01283 <span class="comment"> */</span>
<a name="l01284"></a><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html">01284</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html" title="cvmx_psm_int_sum_jnfat_w1s">cvmx_psm_int_sum_jnfat_w1s</a> {
<a name="l01285"></a><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html#ac542f828644034761b20842aebf24332">01285</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html#ac542f828644034761b20842aebf24332">u64</a>;
<a name="l01286"></a><a class="code" href="structcvmx__psm__int__sum__jnfat__w1s_1_1cvmx__psm__int__sum__jnfat__w1s__s.html">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jnfat__w1s_1_1cvmx__psm__int__sum__jnfat__w1s__s.html">cvmx_psm_int_sum_jnfat_w1s_s</a> {
<a name="l01287"></a>01287 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jnfat__w1s_1_1cvmx__psm__int__sum__jnfat__w1s__s.html#aa4be4478723488eeb9f0ccca0950f7b7">jnfat</a>                        : 64; <span class="comment">/**&lt; Status bit for each non-fatal job error interrupt. */</span>
<a name="l01289"></a>01289 <span class="preprocessor">#else</span>
<a name="l01290"></a><a class="code" href="structcvmx__psm__int__sum__jnfat__w1s_1_1cvmx__psm__int__sum__jnfat__w1s__s.html#aa4be4478723488eeb9f0ccca0950f7b7">01290</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jnfat__w1s_1_1cvmx__psm__int__sum__jnfat__w1s__s.html#aa4be4478723488eeb9f0ccca0950f7b7">jnfat</a>                        : 64;
<a name="l01291"></a>01291 <span class="preprocessor">#endif</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html#a2288baa6a02703a4df16d724f3b2ada2">s</a>;
<a name="l01293"></a><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html#a4b8f85c78f6cfe4b437d456c67a90b80">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jnfat__w1s_1_1cvmx__psm__int__sum__jnfat__w1s__s.html">cvmx_psm_int_sum_jnfat_w1s_s</a>   <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html#a4b8f85c78f6cfe4b437d456c67a90b80">cnf75xx</a>;
<a name="l01294"></a>01294 };
<a name="l01295"></a><a class="code" href="cvmx-psm-defs_8h.html#aeb1dedad43c9f4dc724cce37cc091f27">01295</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html" title="cvmx_psm_int_sum_jnfat_w1s">cvmx_psm_int_sum_jnfat_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__jnfat__w1s.html" title="cvmx_psm_int_sum_jnfat_w1s">cvmx_psm_int_sum_jnfat_w1s_t</a>;
<a name="l01296"></a>01296 <span class="comment"></span>
<a name="l01297"></a>01297 <span class="comment">/**</span>
<a name="l01298"></a>01298 <span class="comment"> * cvmx_psm_int_sum_jto_w1c</span>
<a name="l01299"></a>01299 <span class="comment"> *</span>
<a name="l01300"></a>01300 <span class="comment"> * This register reports the status of the job timeout</span>
<a name="l01301"></a>01301 <span class="comment"> * interrupts for all MHABs/MDABs. Writing a 1 will clear the selected interupt.</span>
<a name="l01302"></a>01302 <span class="comment"> * Writes of 0 are ignored.</span>
<a name="l01303"></a>01303 <span class="comment"> */</span>
<a name="l01304"></a><a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html">01304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html" title="cvmx_psm_int_sum_jto_w1c">cvmx_psm_int_sum_jto_w1c</a> {
<a name="l01305"></a><a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html#a31249b3b0dd5e0d44eccff3933b1c12e">01305</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html#a31249b3b0dd5e0d44eccff3933b1c12e">u64</a>;
<a name="l01306"></a><a class="code" href="structcvmx__psm__int__sum__jto__w1c_1_1cvmx__psm__int__sum__jto__w1c__s.html">01306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jto__w1c_1_1cvmx__psm__int__sum__jto__w1c__s.html">cvmx_psm_int_sum_jto_w1c_s</a> {
<a name="l01307"></a>01307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jto__w1c_1_1cvmx__psm__int__sum__jto__w1c__s.html#a0305a2d612044c5a57afc7e9498c5814">jto</a>                          : 64; <span class="comment">/**&lt; Status bit for each job timeout interrupt. */</span>
<a name="l01309"></a>01309 <span class="preprocessor">#else</span>
<a name="l01310"></a><a class="code" href="structcvmx__psm__int__sum__jto__w1c_1_1cvmx__psm__int__sum__jto__w1c__s.html#a0305a2d612044c5a57afc7e9498c5814">01310</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jto__w1c_1_1cvmx__psm__int__sum__jto__w1c__s.html#a0305a2d612044c5a57afc7e9498c5814">jto</a>                          : 64;
<a name="l01311"></a>01311 <span class="preprocessor">#endif</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html#aed2af2fa0354bc54f596b5de958e5924">s</a>;
<a name="l01313"></a><a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html#a351a74ef83dbd12957f39f3643b44a26">01313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jto__w1c_1_1cvmx__psm__int__sum__jto__w1c__s.html">cvmx_psm_int_sum_jto_w1c_s</a>     <a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html#a351a74ef83dbd12957f39f3643b44a26">cnf75xx</a>;
<a name="l01314"></a>01314 };
<a name="l01315"></a><a class="code" href="cvmx-psm-defs_8h.html#a58fb1d491a1853943906f09b3be26c66">01315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html" title="cvmx_psm_int_sum_jto_w1c">cvmx_psm_int_sum_jto_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__jto__w1c.html" title="cvmx_psm_int_sum_jto_w1c">cvmx_psm_int_sum_jto_w1c_t</a>;
<a name="l01316"></a>01316 <span class="comment"></span>
<a name="l01317"></a>01317 <span class="comment">/**</span>
<a name="l01318"></a>01318 <span class="comment"> * cvmx_psm_int_sum_jto_w1s</span>
<a name="l01319"></a>01319 <span class="comment"> */</span>
<a name="l01320"></a><a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html">01320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html" title="cvmx_psm_int_sum_jto_w1s">cvmx_psm_int_sum_jto_w1s</a> {
<a name="l01321"></a><a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html#a482101c90f397ec190460cf60076fb11">01321</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html#a482101c90f397ec190460cf60076fb11">u64</a>;
<a name="l01322"></a><a class="code" href="structcvmx__psm__int__sum__jto__w1s_1_1cvmx__psm__int__sum__jto__w1s__s.html">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jto__w1s_1_1cvmx__psm__int__sum__jto__w1s__s.html">cvmx_psm_int_sum_jto_w1s_s</a> {
<a name="l01323"></a>01323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jto__w1s_1_1cvmx__psm__int__sum__jto__w1s__s.html#af28bc2b76a6d86034e361c224df66af1">jto</a>                          : 64; <span class="comment">/**&lt; Status bit for each job timeout interrupt. */</span>
<a name="l01325"></a>01325 <span class="preprocessor">#else</span>
<a name="l01326"></a><a class="code" href="structcvmx__psm__int__sum__jto__w1s_1_1cvmx__psm__int__sum__jto__w1s__s.html#af28bc2b76a6d86034e361c224df66af1">01326</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__jto__w1s_1_1cvmx__psm__int__sum__jto__w1s__s.html#af28bc2b76a6d86034e361c224df66af1">jto</a>                          : 64;
<a name="l01327"></a>01327 <span class="preprocessor">#endif</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html#abe4f8b5d1fd3b67287e61f309585ff3d">s</a>;
<a name="l01329"></a><a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html#a970911b1bc0179795a36929b1e5c1a61">01329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__jto__w1s_1_1cvmx__psm__int__sum__jto__w1s__s.html">cvmx_psm_int_sum_jto_w1s_s</a>     <a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html#a970911b1bc0179795a36929b1e5c1a61">cnf75xx</a>;
<a name="l01330"></a>01330 };
<a name="l01331"></a><a class="code" href="cvmx-psm-defs_8h.html#ace35b5c229dc6b8f614a5cb2ed38fa6b">01331</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html" title="cvmx_psm_int_sum_jto_w1s">cvmx_psm_int_sum_jto_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__jto__w1s.html" title="cvmx_psm_int_sum_jto_w1s">cvmx_psm_int_sum_jto_w1s_t</a>;
<a name="l01332"></a>01332 <span class="comment"></span>
<a name="l01333"></a>01333 <span class="comment">/**</span>
<a name="l01334"></a>01334 <span class="comment"> * cvmx_psm_int_sum_qovf_w1c</span>
<a name="l01335"></a>01335 <span class="comment"> *</span>
<a name="l01336"></a>01336 <span class="comment"> * This register reports the status of the queue overflow interrupts,</span>
<a name="l01337"></a>01337 <span class="comment"> * where a command was added to an already full queue. Each bit corresponds</span>
<a name="l01338"></a>01338 <span class="comment"> * to one of the 48 PSM queues.  Writing a 1</span>
<a name="l01339"></a>01339 <span class="comment"> * will clear the selected interupt.  Writes of 0 are ignored.</span>
<a name="l01340"></a>01340 <span class="comment"> */</span>
<a name="l01341"></a><a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html">01341</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html" title="cvmx_psm_int_sum_qovf_w1c">cvmx_psm_int_sum_qovf_w1c</a> {
<a name="l01342"></a><a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html#a83886accba20e2d5bf9d0de518c5ae03">01342</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html#a83886accba20e2d5bf9d0de518c5ae03">u64</a>;
<a name="l01343"></a><a class="code" href="structcvmx__psm__int__sum__qovf__w1c_1_1cvmx__psm__int__sum__qovf__w1c__s.html">01343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qovf__w1c_1_1cvmx__psm__int__sum__qovf__w1c__s.html">cvmx_psm_int_sum_qovf_w1c_s</a> {
<a name="l01344"></a>01344 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qovf__w1c_1_1cvmx__psm__int__sum__qovf__w1c__s.html#a585358d45a37904b6d03a4ccb16788b5">qovf</a>                         : 64; <span class="comment">/**&lt; Status bit for each queue overflow interrupt. */</span>
<a name="l01346"></a>01346 <span class="preprocessor">#else</span>
<a name="l01347"></a><a class="code" href="structcvmx__psm__int__sum__qovf__w1c_1_1cvmx__psm__int__sum__qovf__w1c__s.html#a585358d45a37904b6d03a4ccb16788b5">01347</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qovf__w1c_1_1cvmx__psm__int__sum__qovf__w1c__s.html#a585358d45a37904b6d03a4ccb16788b5">qovf</a>                         : 64;
<a name="l01348"></a>01348 <span class="preprocessor">#endif</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html#ab8956aa5cf688f3560ddb4643da0172f">s</a>;
<a name="l01350"></a><a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html#a7866b8bce362bd5cabd8d4c4eed3ceca">01350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qovf__w1c_1_1cvmx__psm__int__sum__qovf__w1c__s.html">cvmx_psm_int_sum_qovf_w1c_s</a>    <a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html#a7866b8bce362bd5cabd8d4c4eed3ceca">cnf75xx</a>;
<a name="l01351"></a>01351 };
<a name="l01352"></a><a class="code" href="cvmx-psm-defs_8h.html#a528170f51c4401228cff8687687b4f50">01352</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html" title="cvmx_psm_int_sum_qovf_w1c">cvmx_psm_int_sum_qovf_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__qovf__w1c.html" title="cvmx_psm_int_sum_qovf_w1c">cvmx_psm_int_sum_qovf_w1c_t</a>;
<a name="l01353"></a>01353 <span class="comment"></span>
<a name="l01354"></a>01354 <span class="comment">/**</span>
<a name="l01355"></a>01355 <span class="comment"> * cvmx_psm_int_sum_qovf_w1s</span>
<a name="l01356"></a>01356 <span class="comment"> */</span>
<a name="l01357"></a><a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html">01357</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html" title="cvmx_psm_int_sum_qovf_w1s">cvmx_psm_int_sum_qovf_w1s</a> {
<a name="l01358"></a><a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html#a1ab0c5aeeeff8ba98f9fb9856fdd3338">01358</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html#a1ab0c5aeeeff8ba98f9fb9856fdd3338">u64</a>;
<a name="l01359"></a><a class="code" href="structcvmx__psm__int__sum__qovf__w1s_1_1cvmx__psm__int__sum__qovf__w1s__s.html">01359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qovf__w1s_1_1cvmx__psm__int__sum__qovf__w1s__s.html">cvmx_psm_int_sum_qovf_w1s_s</a> {
<a name="l01360"></a>01360 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qovf__w1s_1_1cvmx__psm__int__sum__qovf__w1s__s.html#a68b45fc89101766399b275487a92b6d4">qovf</a>                         : 64; <span class="comment">/**&lt; Status bit for each queue overflow interrupt. */</span>
<a name="l01362"></a>01362 <span class="preprocessor">#else</span>
<a name="l01363"></a><a class="code" href="structcvmx__psm__int__sum__qovf__w1s_1_1cvmx__psm__int__sum__qovf__w1s__s.html#a68b45fc89101766399b275487a92b6d4">01363</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qovf__w1s_1_1cvmx__psm__int__sum__qovf__w1s__s.html#a68b45fc89101766399b275487a92b6d4">qovf</a>                         : 64;
<a name="l01364"></a>01364 <span class="preprocessor">#endif</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html#a38f27e337fe80ed89f4ee039c3cbf7c0">s</a>;
<a name="l01366"></a><a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html#ad4ca5ce7c71f1bf41e3a2ca03fc78657">01366</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qovf__w1s_1_1cvmx__psm__int__sum__qovf__w1s__s.html">cvmx_psm_int_sum_qovf_w1s_s</a>    <a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html#ad4ca5ce7c71f1bf41e3a2ca03fc78657">cnf75xx</a>;
<a name="l01367"></a>01367 };
<a name="l01368"></a><a class="code" href="cvmx-psm-defs_8h.html#a9bfe329a8a1bdfb2ac56e632af3a2967">01368</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html" title="cvmx_psm_int_sum_qovf_w1s">cvmx_psm_int_sum_qovf_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__qovf__w1s.html" title="cvmx_psm_int_sum_qovf_w1s">cvmx_psm_int_sum_qovf_w1s_t</a>;
<a name="l01369"></a>01369 <span class="comment"></span>
<a name="l01370"></a>01370 <span class="comment">/**</span>
<a name="l01371"></a>01371 <span class="comment"> * cvmx_psm_int_sum_qto_w1c</span>
<a name="l01372"></a>01372 <span class="comment"> *</span>
<a name="l01373"></a>01373 <span class="comment"> * This register reports the status of the queue timeout interrupts.</span>
<a name="l01374"></a>01374 <span class="comment"> * Writing a 1 will clear the selected interupt.  Writes of 0 are ignored.</span>
<a name="l01375"></a>01375 <span class="comment"> */</span>
<a name="l01376"></a><a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html">01376</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html" title="cvmx_psm_int_sum_qto_w1c">cvmx_psm_int_sum_qto_w1c</a> {
<a name="l01377"></a><a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html#a6af50f212b32cdca2200e5aa9e0155a5">01377</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html#a6af50f212b32cdca2200e5aa9e0155a5">u64</a>;
<a name="l01378"></a><a class="code" href="structcvmx__psm__int__sum__qto__w1c_1_1cvmx__psm__int__sum__qto__w1c__s.html">01378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qto__w1c_1_1cvmx__psm__int__sum__qto__w1c__s.html">cvmx_psm_int_sum_qto_w1c_s</a> {
<a name="l01379"></a>01379 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qto__w1c_1_1cvmx__psm__int__sum__qto__w1c__s.html#a69bdefb9eef1c7684ab90c9dc32d34c8">qto</a>                          : 64; <span class="comment">/**&lt; Status bit for each queue timeout interrupt. */</span>
<a name="l01381"></a>01381 <span class="preprocessor">#else</span>
<a name="l01382"></a><a class="code" href="structcvmx__psm__int__sum__qto__w1c_1_1cvmx__psm__int__sum__qto__w1c__s.html#a69bdefb9eef1c7684ab90c9dc32d34c8">01382</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qto__w1c_1_1cvmx__psm__int__sum__qto__w1c__s.html#a69bdefb9eef1c7684ab90c9dc32d34c8">qto</a>                          : 64;
<a name="l01383"></a>01383 <span class="preprocessor">#endif</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html#a6bfbfd761dbb54b5e0548a9b256cf7f4">s</a>;
<a name="l01385"></a><a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html#a300787c4667aff2ed354855a6ac24f12">01385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qto__w1c_1_1cvmx__psm__int__sum__qto__w1c__s.html">cvmx_psm_int_sum_qto_w1c_s</a>     <a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html#a300787c4667aff2ed354855a6ac24f12">cnf75xx</a>;
<a name="l01386"></a>01386 };
<a name="l01387"></a><a class="code" href="cvmx-psm-defs_8h.html#a4980c7c58a1756c3c59ebe6182898a78">01387</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html" title="cvmx_psm_int_sum_qto_w1c">cvmx_psm_int_sum_qto_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__qto__w1c.html" title="cvmx_psm_int_sum_qto_w1c">cvmx_psm_int_sum_qto_w1c_t</a>;
<a name="l01388"></a>01388 <span class="comment"></span>
<a name="l01389"></a>01389 <span class="comment">/**</span>
<a name="l01390"></a>01390 <span class="comment"> * cvmx_psm_int_sum_qto_w1s</span>
<a name="l01391"></a>01391 <span class="comment"> */</span>
<a name="l01392"></a><a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html">01392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html" title="cvmx_psm_int_sum_qto_w1s">cvmx_psm_int_sum_qto_w1s</a> {
<a name="l01393"></a><a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html#aa514aa31d93e8f8f6702ec2c0c9c931e">01393</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html#aa514aa31d93e8f8f6702ec2c0c9c931e">u64</a>;
<a name="l01394"></a><a class="code" href="structcvmx__psm__int__sum__qto__w1s_1_1cvmx__psm__int__sum__qto__w1s__s.html">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qto__w1s_1_1cvmx__psm__int__sum__qto__w1s__s.html">cvmx_psm_int_sum_qto_w1s_s</a> {
<a name="l01395"></a>01395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qto__w1s_1_1cvmx__psm__int__sum__qto__w1s__s.html#ae6b000009798bec0854b9a2fdd1edc10">qto</a>                          : 64; <span class="comment">/**&lt; Status bit for each queue timeout interrupt. */</span>
<a name="l01397"></a>01397 <span class="preprocessor">#else</span>
<a name="l01398"></a><a class="code" href="structcvmx__psm__int__sum__qto__w1s_1_1cvmx__psm__int__sum__qto__w1s__s.html#ae6b000009798bec0854b9a2fdd1edc10">01398</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__qto__w1s_1_1cvmx__psm__int__sum__qto__w1s__s.html#ae6b000009798bec0854b9a2fdd1edc10">qto</a>                          : 64;
<a name="l01399"></a>01399 <span class="preprocessor">#endif</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html#a247b3c1ccdb0e5bc356d051a0d0d0835">s</a>;
<a name="l01401"></a><a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html#a7d6cbf504300893e82c43a570b07f33b">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__qto__w1s_1_1cvmx__psm__int__sum__qto__w1s__s.html">cvmx_psm_int_sum_qto_w1s_s</a>     <a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html#a7d6cbf504300893e82c43a570b07f33b">cnf75xx</a>;
<a name="l01402"></a>01402 };
<a name="l01403"></a><a class="code" href="cvmx-psm-defs_8h.html#a019168dc97faf9ffac875eeee3f706aa">01403</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html" title="cvmx_psm_int_sum_qto_w1s">cvmx_psm_int_sum_qto_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__qto__w1s.html" title="cvmx_psm_int_sum_qto_w1s">cvmx_psm_int_sum_qto_w1s_t</a>;
<a name="l01404"></a>01404 <span class="comment"></span>
<a name="l01405"></a>01405 <span class="comment">/**</span>
<a name="l01406"></a>01406 <span class="comment"> * cvmx_psm_int_sum_w1c</span>
<a name="l01407"></a>01407 <span class="comment"> *</span>
<a name="l01408"></a>01408 <span class="comment"> * This register returns the interrupt status indicating which errors and</span>
<a name="l01409"></a>01409 <span class="comment"> * events have occurred.  Writing a bit with 1 will clear that bit.</span>
<a name="l01410"></a>01410 <span class="comment"> * Writes of 0 are ignored.</span>
<a name="l01411"></a>01411 <span class="comment"> */</span>
<a name="l01412"></a><a class="code" href="unioncvmx__psm__int__sum__w1c.html">01412</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__w1c.html" title="cvmx_psm_int_sum_w1c">cvmx_psm_int_sum_w1c</a> {
<a name="l01413"></a><a class="code" href="unioncvmx__psm__int__sum__w1c.html#a4406c8264b158c74832531136f65c467">01413</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__w1c.html#a4406c8264b158c74832531136f65c467">u64</a>;
<a name="l01414"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html">01414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html">cvmx_psm_int_sum_w1c_s</a> {
<a name="l01415"></a>01415 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#ae136612e9cd1f14f2c46bff685f8cb2e">reserved_8_63</a>                : 56;
<a name="l01417"></a>01417     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#af794980d8bd19575b3c432ad91bab8e2">qsbe</a>                         : 1;  <span class="comment">/**&lt; A correctable ECC error (single-bit error) was detected during</span>
<a name="l01418"></a>01418 <span class="comment">                                                         a read from the queue RAM. */</span>
<a name="l01419"></a>01419     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a33e0431f88f82d2c10ce11b37fb76c97">nerr</a>                         : 1;  <span class="comment">/**&lt; An error occurred during an NCB operation.  This can include an</span>
<a name="l01420"></a>01420 <span class="comment">                                                         unsupported operation such as a byte-write, or a STDN response</span>
<a name="l01421"></a>01421 <span class="comment">                                                         with an error. */</span>
<a name="l01422"></a>01422     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#ab4f68ebec7b3124884be7d34650515b3">bcmd</a>                         : 1;  <span class="comment">/**&lt; An undefined or illegal queue command was encountered.  This can</span>
<a name="l01423"></a>01423 <span class="comment">                                                         result from an undefined command opcode, a job (ADDJOB/CONTJOB) with</span>
<a name="l01424"></a>01424 <span class="comment">                                                         an immediate-execution QID, a MAB response command in a queue, or a</span>
<a name="l01425"></a>01425 <span class="comment">                                                         command from a MAB with an invalid QID.</span>
<a name="l01426"></a>01426 <span class="comment">                                                         PSM_ERRCAP_QUEUE_BADCMD and PSM_ERRCAP_MABFIFO_BADCMD report which</span>
<a name="l01427"></a>01427 <span class="comment">                                                         queue or MAB had a bad command. Details on the QID and op-code for the</span>
<a name="l01428"></a>01428 <span class="comment">                                                         bad command can be found in either PSM_QUEUE_INFO() or</span>
<a name="l01429"></a>01429 <span class="comment">                                                         PSM_MABFIFO_CTRL() registers. */</span>
<a name="l01430"></a>01430     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a55eb6f7d8fb83fee99b60980aa5bff50">lroll</a>                        : 1;  <span class="comment">/**&lt; The job log pointer rolled over within the circular buffer. */</span>
<a name="l01431"></a>01431     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a39e21dd5be927671fad201bdf2d6e3a9">lovf</a>                         : 1;  <span class="comment">/**&lt; The job log write buffer overflowed before the log data could be</span>
<a name="l01432"></a>01432 <span class="comment">                                                         written to system memory. */</span>
<a name="l01433"></a>01433     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a6852faf40010daa508b4bdb580259fa8">qecc</a>                         : 1;  <span class="comment">/**&lt; An uncorrectable ECC error (double-bit error) was detected during</span>
<a name="l01434"></a>01434 <span class="comment">                                                         a read from the queue RAM. */</span>
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a125173af4559c46f542a7e906ed4385e">bkpt</a>                         : 1;  <span class="comment">/**&lt; Trace interrupt from either a job completion or a job dispatch according</span>
<a name="l01436"></a>01436 <span class="comment">                                                         to the debug breakpoint settings. */</span>
<a name="l01437"></a>01437     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#adfd362d36f610021f3761e355b358f7d">sferr</a>                        : 1;  <span class="comment">/**&lt; The tick counter reached the maximum programmed value without</span>
<a name="l01438"></a>01438 <span class="comment">                                                         a SOSF being received. */</span>
<a name="l01439"></a>01439 <span class="preprocessor">#else</span>
<a name="l01440"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#adfd362d36f610021f3761e355b358f7d">01440</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#adfd362d36f610021f3761e355b358f7d">sferr</a>                        : 1;
<a name="l01441"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a125173af4559c46f542a7e906ed4385e">01441</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a125173af4559c46f542a7e906ed4385e">bkpt</a>                         : 1;
<a name="l01442"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a6852faf40010daa508b4bdb580259fa8">01442</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a6852faf40010daa508b4bdb580259fa8">qecc</a>                         : 1;
<a name="l01443"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a39e21dd5be927671fad201bdf2d6e3a9">01443</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a39e21dd5be927671fad201bdf2d6e3a9">lovf</a>                         : 1;
<a name="l01444"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a55eb6f7d8fb83fee99b60980aa5bff50">01444</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a55eb6f7d8fb83fee99b60980aa5bff50">lroll</a>                        : 1;
<a name="l01445"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#ab4f68ebec7b3124884be7d34650515b3">01445</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#ab4f68ebec7b3124884be7d34650515b3">bcmd</a>                         : 1;
<a name="l01446"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a33e0431f88f82d2c10ce11b37fb76c97">01446</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#a33e0431f88f82d2c10ce11b37fb76c97">nerr</a>                         : 1;
<a name="l01447"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#af794980d8bd19575b3c432ad91bab8e2">01447</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#af794980d8bd19575b3c432ad91bab8e2">qsbe</a>                         : 1;
<a name="l01448"></a><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#ae136612e9cd1f14f2c46bff685f8cb2e">01448</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html#ae136612e9cd1f14f2c46bff685f8cb2e">reserved_8_63</a>                : 56;
<a name="l01449"></a>01449 <span class="preprocessor">#endif</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__w1c.html#a3ec18f37f4b713b022ffee6cd7110a4f">s</a>;
<a name="l01451"></a><a class="code" href="unioncvmx__psm__int__sum__w1c.html#a0554db40053203aeda9f4bb4284734b3">01451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__w1c_1_1cvmx__psm__int__sum__w1c__s.html">cvmx_psm_int_sum_w1c_s</a>         <a class="code" href="unioncvmx__psm__int__sum__w1c.html#a0554db40053203aeda9f4bb4284734b3">cnf75xx</a>;
<a name="l01452"></a>01452 };
<a name="l01453"></a><a class="code" href="cvmx-psm-defs_8h.html#a3d97f253deed56df4b1553708008c06b">01453</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__w1c.html" title="cvmx_psm_int_sum_w1c">cvmx_psm_int_sum_w1c</a> <a class="code" href="unioncvmx__psm__int__sum__w1c.html" title="cvmx_psm_int_sum_w1c">cvmx_psm_int_sum_w1c_t</a>;
<a name="l01454"></a>01454 <span class="comment"></span>
<a name="l01455"></a>01455 <span class="comment">/**</span>
<a name="l01456"></a>01456 <span class="comment"> * cvmx_psm_int_sum_w1s</span>
<a name="l01457"></a>01457 <span class="comment"> */</span>
<a name="l01458"></a><a class="code" href="unioncvmx__psm__int__sum__w1s.html">01458</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__w1s.html" title="cvmx_psm_int_sum_w1s">cvmx_psm_int_sum_w1s</a> {
<a name="l01459"></a><a class="code" href="unioncvmx__psm__int__sum__w1s.html#ab288419d8992f90d0027de70936711e8">01459</a>     uint64_t <a class="code" href="unioncvmx__psm__int__sum__w1s.html#ab288419d8992f90d0027de70936711e8">u64</a>;
<a name="l01460"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html">01460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html">cvmx_psm_int_sum_w1s_s</a> {
<a name="l01461"></a>01461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#ac94c037ffbf2db258e7a043ad6f64a43">reserved_8_63</a>                : 56;
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a73ca25b2d792a39d242ad09c076eec1b">qsbe</a>                         : 1;  <span class="comment">/**&lt; A correctable ECC error (single-bit error) was detected during</span>
<a name="l01464"></a>01464 <span class="comment">                                                         a read from the queue RAM. */</span>
<a name="l01465"></a>01465     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a181f69c75d2340d62bf8884a14a4df21">nerr</a>                         : 1;  <span class="comment">/**&lt; An error occurred during an NCB operation.  This can include an</span>
<a name="l01466"></a>01466 <span class="comment">                                                         unsupported operation such as a byte-write, or a STDN response</span>
<a name="l01467"></a>01467 <span class="comment">                                                         with an error. */</span>
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#aaf33eab1c1e937920313b0457bc2d63d">bcmd</a>                         : 1;  <span class="comment">/**&lt; An undefined or illegal queue command was encountered.  This can</span>
<a name="l01469"></a>01469 <span class="comment">                                                         result from an undefined command opcode, a job (ADDJOB/CONTJOB) with</span>
<a name="l01470"></a>01470 <span class="comment">                                                         an immediate-execution QID, a MAB response command in a queue, or a</span>
<a name="l01471"></a>01471 <span class="comment">                                                         command from a MAB with an invalid QID.</span>
<a name="l01472"></a>01472 <span class="comment">                                                         PSM_ERRCAP_QUEUE_BADCMD and PSM_ERRCAP_MABFIFO_BADCMD report which</span>
<a name="l01473"></a>01473 <span class="comment">                                                         queue or MAB had a bad command. Details on the QID and op-code for the</span>
<a name="l01474"></a>01474 <span class="comment">                                                         bad command can be found in either PSM_QUEUE_INFO() or</span>
<a name="l01475"></a>01475 <span class="comment">                                                         PSM_MABFIFO_CTRL() registers. */</span>
<a name="l01476"></a>01476     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a9d6f3739c474434101925c6ee6127609">lroll</a>                        : 1;  <span class="comment">/**&lt; The job log pointer rolled over within the circular buffer. */</span>
<a name="l01477"></a>01477     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a18e8174e6068b3343d30381548a333b6">lovf</a>                         : 1;  <span class="comment">/**&lt; The job log write buffer overflowed before the log data could be</span>
<a name="l01478"></a>01478 <span class="comment">                                                         written to system memory. */</span>
<a name="l01479"></a>01479     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a23bda23ca2e5db9241c3227a5b7d1994">qecc</a>                         : 1;  <span class="comment">/**&lt; An uncorrectable ECC error (double-bit error) was detected during</span>
<a name="l01480"></a>01480 <span class="comment">                                                         a read from the queue RAM. */</span>
<a name="l01481"></a>01481     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a931e0142b4a92bffbb11fa362c1b5993">bkpt</a>                         : 1;  <span class="comment">/**&lt; Trace interrupt from either a job completion or a job dispatch according</span>
<a name="l01482"></a>01482 <span class="comment">                                                         to the debug breakpoint settings. */</span>
<a name="l01483"></a>01483     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#ab9a935fc6ea8912b060a46f74c30a877">sferr</a>                        : 1;  <span class="comment">/**&lt; The tick counter reached the maximum programmed value without</span>
<a name="l01484"></a>01484 <span class="comment">                                                         a SOSF being received. */</span>
<a name="l01485"></a>01485 <span class="preprocessor">#else</span>
<a name="l01486"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#ab9a935fc6ea8912b060a46f74c30a877">01486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#ab9a935fc6ea8912b060a46f74c30a877">sferr</a>                        : 1;
<a name="l01487"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a931e0142b4a92bffbb11fa362c1b5993">01487</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a931e0142b4a92bffbb11fa362c1b5993">bkpt</a>                         : 1;
<a name="l01488"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a23bda23ca2e5db9241c3227a5b7d1994">01488</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a23bda23ca2e5db9241c3227a5b7d1994">qecc</a>                         : 1;
<a name="l01489"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a18e8174e6068b3343d30381548a333b6">01489</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a18e8174e6068b3343d30381548a333b6">lovf</a>                         : 1;
<a name="l01490"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a9d6f3739c474434101925c6ee6127609">01490</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a9d6f3739c474434101925c6ee6127609">lroll</a>                        : 1;
<a name="l01491"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#aaf33eab1c1e937920313b0457bc2d63d">01491</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#aaf33eab1c1e937920313b0457bc2d63d">bcmd</a>                         : 1;
<a name="l01492"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a181f69c75d2340d62bf8884a14a4df21">01492</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a181f69c75d2340d62bf8884a14a4df21">nerr</a>                         : 1;
<a name="l01493"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a73ca25b2d792a39d242ad09c076eec1b">01493</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#a73ca25b2d792a39d242ad09c076eec1b">qsbe</a>                         : 1;
<a name="l01494"></a><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#ac94c037ffbf2db258e7a043ad6f64a43">01494</a>     uint64_t <a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html#ac94c037ffbf2db258e7a043ad6f64a43">reserved_8_63</a>                : 56;
<a name="l01495"></a>01495 <span class="preprocessor">#endif</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__int__sum__w1s.html#a917a7bb52128e943cd3a648e214db083">s</a>;
<a name="l01497"></a><a class="code" href="unioncvmx__psm__int__sum__w1s.html#a459841a2b645a461b7db9cfb3d64ff3e">01497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__int__sum__w1s_1_1cvmx__psm__int__sum__w1s__s.html">cvmx_psm_int_sum_w1s_s</a>         <a class="code" href="unioncvmx__psm__int__sum__w1s.html#a459841a2b645a461b7db9cfb3d64ff3e">cnf75xx</a>;
<a name="l01498"></a>01498 };
<a name="l01499"></a><a class="code" href="cvmx-psm-defs_8h.html#aee97e13f973d335a50029b73c266eafe">01499</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__int__sum__w1s.html" title="cvmx_psm_int_sum_w1s">cvmx_psm_int_sum_w1s</a> <a class="code" href="unioncvmx__psm__int__sum__w1s.html" title="cvmx_psm_int_sum_w1s">cvmx_psm_int_sum_w1s_t</a>;
<a name="l01500"></a>01500 <span class="comment"></span>
<a name="l01501"></a>01501 <span class="comment">/**</span>
<a name="l01502"></a>01502 <span class="comment"> * cvmx_psm_job_req#</span>
<a name="l01503"></a>01503 <span class="comment"> *</span>
<a name="l01504"></a>01504 <span class="comment"> * These registers reports the current value of the job request signals of the queues, at various</span>
<a name="l01505"></a>01505 <span class="comment"> * priority levels.</span>
<a name="l01506"></a>01506 <span class="comment"> */</span>
<a name="l01507"></a><a class="code" href="unioncvmx__psm__job__reqx.html">01507</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__job__reqx.html" title="cvmx_psm_job_req#">cvmx_psm_job_reqx</a> {
<a name="l01508"></a><a class="code" href="unioncvmx__psm__job__reqx.html#affc3e59322a34d8fcacdcd595687dbcb">01508</a>     uint64_t <a class="code" href="unioncvmx__psm__job__reqx.html#affc3e59322a34d8fcacdcd595687dbcb">u64</a>;
<a name="l01509"></a><a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html">01509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html">cvmx_psm_job_reqx_s</a> {
<a name="l01510"></a>01510 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html#a691646d0ecc1bf9cce67b150fee43db8">reserved_48_63</a>               : 16;
<a name="l01512"></a>01512     uint64_t <a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html#a0d24e46c23b359b03fdf46f8c205128f">job_req</a>                      : 48; <span class="comment">/**&lt; This field indicates the current value of the job request signals of the queues. */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#else</span>
<a name="l01514"></a><a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html#a0d24e46c23b359b03fdf46f8c205128f">01514</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html#a0d24e46c23b359b03fdf46f8c205128f">job_req</a>                      : 48;
<a name="l01515"></a><a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html#a691646d0ecc1bf9cce67b150fee43db8">01515</a>     uint64_t <a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html#a691646d0ecc1bf9cce67b150fee43db8">reserved_48_63</a>               : 16;
<a name="l01516"></a>01516 <span class="preprocessor">#endif</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__job__reqx.html#a98b34b762e60c7236d7d69d8fc718745">s</a>;
<a name="l01518"></a><a class="code" href="unioncvmx__psm__job__reqx.html#a0a2c79bbabfa40189f2084fc4c07595e">01518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__job__reqx_1_1cvmx__psm__job__reqx__s.html">cvmx_psm_job_reqx_s</a>            <a class="code" href="unioncvmx__psm__job__reqx.html#a0a2c79bbabfa40189f2084fc4c07595e">cnf75xx</a>;
<a name="l01519"></a>01519 };
<a name="l01520"></a><a class="code" href="cvmx-psm-defs_8h.html#a9171dbcd1ac00a5233c6e9d46ea52856">01520</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__job__reqx.html" title="cvmx_psm_job_req#">cvmx_psm_job_reqx</a> <a class="code" href="unioncvmx__psm__job__reqx.html" title="cvmx_psm_job_req#">cvmx_psm_job_reqx_t</a>;
<a name="l01521"></a>01521 <span class="comment"></span>
<a name="l01522"></a>01522 <span class="comment">/**</span>
<a name="l01523"></a>01523 <span class="comment"> * cvmx_psm_job_unserved#</span>
<a name="l01524"></a>01524 <span class="comment"> *</span>
<a name="l01525"></a>01525 <span class="comment"> * These registers reports the current value of the job unserved vector of the queues, at various</span>
<a name="l01526"></a>01526 <span class="comment"> * priority levels.</span>
<a name="l01527"></a>01527 <span class="comment"> */</span>
<a name="l01528"></a><a class="code" href="unioncvmx__psm__job__unservedx.html">01528</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__job__unservedx.html" title="cvmx_psm_job_unserved#">cvmx_psm_job_unservedx</a> {
<a name="l01529"></a><a class="code" href="unioncvmx__psm__job__unservedx.html#a48120b0f3048a1a6a177548b89528cb6">01529</a>     uint64_t <a class="code" href="unioncvmx__psm__job__unservedx.html#a48120b0f3048a1a6a177548b89528cb6">u64</a>;
<a name="l01530"></a><a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html">01530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html">cvmx_psm_job_unservedx_s</a> {
<a name="l01531"></a>01531 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html#a22a61aacac851a7877d4b80d92092cbe">reserved_48_63</a>               : 16;
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html#a657ab62fea6a9b80a513967ac7beda57">unserved_vec</a>                 : 48; <span class="comment">/**&lt; This register reports the current value of the job unserved vector of the queues, at</span>
<a name="l01534"></a>01534 <span class="comment">                                                         various priority levels. */</span>
<a name="l01535"></a>01535 <span class="preprocessor">#else</span>
<a name="l01536"></a><a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html#a657ab62fea6a9b80a513967ac7beda57">01536</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html#a657ab62fea6a9b80a513967ac7beda57">unserved_vec</a>                 : 48;
<a name="l01537"></a><a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html#a22a61aacac851a7877d4b80d92092cbe">01537</a>     uint64_t <a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html#a22a61aacac851a7877d4b80d92092cbe">reserved_48_63</a>               : 16;
<a name="l01538"></a>01538 <span class="preprocessor">#endif</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__job__unservedx.html#a8a5c6ed8aae3910e228a1fbac4cee643">s</a>;
<a name="l01540"></a><a class="code" href="unioncvmx__psm__job__unservedx.html#a1af19b0f7b58a70e69c67f5de4e5b163">01540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__job__unservedx_1_1cvmx__psm__job__unservedx__s.html">cvmx_psm_job_unservedx_s</a>       <a class="code" href="unioncvmx__psm__job__unservedx.html#a1af19b0f7b58a70e69c67f5de4e5b163">cnf75xx</a>;
<a name="l01541"></a>01541 };
<a name="l01542"></a><a class="code" href="cvmx-psm-defs_8h.html#aa8944baba606ffffbfd4c87f1a5e0df4">01542</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__job__unservedx.html" title="cvmx_psm_job_unserved#">cvmx_psm_job_unservedx</a> <a class="code" href="unioncvmx__psm__job__unservedx.html" title="cvmx_psm_job_unserved#">cvmx_psm_job_unservedx_t</a>;
<a name="l01543"></a>01543 <span class="comment"></span>
<a name="l01544"></a>01544 <span class="comment">/**</span>
<a name="l01545"></a>01545 <span class="comment"> * cvmx_psm_log_base</span>
<a name="l01546"></a>01546 <span class="comment"> *</span>
<a name="l01547"></a>01547 <span class="comment"> * This register sets the location in memory of the PSM log circular buffer.</span>
<a name="l01548"></a>01548 <span class="comment"> * Note that this must point to a main memory address, the log cannot be</span>
<a name="l01549"></a>01549 <span class="comment"> * stored in BPHY SMEM.</span>
<a name="l01550"></a>01550 <span class="comment"> */</span>
<a name="l01551"></a><a class="code" href="unioncvmx__psm__log__base.html">01551</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__log__base.html" title="cvmx_psm_log_base">cvmx_psm_log_base</a> {
<a name="l01552"></a><a class="code" href="unioncvmx__psm__log__base.html#abedc886193885bceb40801024ae70d6f">01552</a>     uint64_t <a class="code" href="unioncvmx__psm__log__base.html#abedc886193885bceb40801024ae70d6f">u64</a>;
<a name="l01553"></a><a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html">01553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html">cvmx_psm_log_base_s</a> {
<a name="l01554"></a>01554 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01555"></a>01555 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html#af565042edef7fd9603ad0615c6d4068f">reserved_49_63</a>               : 15;
<a name="l01556"></a>01556     uint64_t <a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html#ae16b80bee8119cf38c7a344d6c3dff9f">base_ptr</a>                     : 49; <span class="comment">/**&lt; Base address for the job log. Must be cacheline (128 byte) aligned. */</span>
<a name="l01557"></a>01557 <span class="preprocessor">#else</span>
<a name="l01558"></a><a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html#ae16b80bee8119cf38c7a344d6c3dff9f">01558</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html#ae16b80bee8119cf38c7a344d6c3dff9f">base_ptr</a>                     : 49;
<a name="l01559"></a><a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html#af565042edef7fd9603ad0615c6d4068f">01559</a>     uint64_t <a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html#af565042edef7fd9603ad0615c6d4068f">reserved_49_63</a>               : 15;
<a name="l01560"></a>01560 <span class="preprocessor">#endif</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__log__base.html#ade072b5940a5f5265f39d719040ff1d1">s</a>;
<a name="l01562"></a><a class="code" href="unioncvmx__psm__log__base.html#a85758ca21c9c2256e85b19758867110e">01562</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__log__base_1_1cvmx__psm__log__base__s.html">cvmx_psm_log_base_s</a>            <a class="code" href="unioncvmx__psm__log__base.html#a85758ca21c9c2256e85b19758867110e">cnf75xx</a>;
<a name="l01563"></a>01563 };
<a name="l01564"></a><a class="code" href="cvmx-psm-defs_8h.html#a8720c99d6d3526519edd9359742890bb">01564</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__log__base.html" title="cvmx_psm_log_base">cvmx_psm_log_base</a> <a class="code" href="unioncvmx__psm__log__base.html" title="cvmx_psm_log_base">cvmx_psm_log_base_t</a>;
<a name="l01565"></a>01565 <span class="comment"></span>
<a name="l01566"></a>01566 <span class="comment">/**</span>
<a name="l01567"></a>01567 <span class="comment"> * cvmx_psm_log_cfg</span>
<a name="l01568"></a>01568 <span class="comment"> *</span>
<a name="l01569"></a>01569 <span class="comment"> * This register configures the job log circular buffer and enables the</span>
<a name="l01570"></a>01570 <span class="comment"> * job logging feature. The progress of written log entries can be tracked</span>
<a name="l01571"></a>01571 <span class="comment"> * usign the PSM_LOG_PTR register. When the pointer wraps around to the</span>
<a name="l01572"></a>01572 <span class="comment"> * beginning of the circular buffer, the PSM_LOG_ROLLOVER interrupt is</span>
<a name="l01573"></a>01573 <span class="comment"> * triggered.</span>
<a name="l01574"></a>01574 <span class="comment"> *</span>
<a name="l01575"></a>01575 <span class="comment"> * Each log entry is 128 bits. Entries for job starts use the format</span>
<a name="l01576"></a>01576 <span class="comment"> * specified by PSM_START_LOG_S, and job completions and errors are logged</span>
<a name="l01577"></a>01577 <span class="comment"> * using the format specified by PSM_RESP_LOG_S.</span>
<a name="l01578"></a>01578 <span class="comment"> *</span>
<a name="l01579"></a>01579 <span class="comment"> * Log entries are buffered in an internal buffer before being written 128</span>
<a name="l01580"></a>01580 <span class="comment"> * bytes at a time (i.e., 8 entries at a time). If PSM_LOG_CFG[FLUSH] is</span>
<a name="l01581"></a>01581 <span class="comment"> * written and the number of entries in the internal buffer is not a multiple</span>
<a name="l01582"></a>01582 <span class="comment"> * of 8, then the log will be padded with zeros to account for missing</span>
<a name="l01583"></a>01583 <span class="comment"> * entries. The internal buffer can store up to 32 entries. If a new job</span>
<a name="l01584"></a>01584 <span class="comment"> * starts or a job completes while the buffer is full and waiting for a write</span>
<a name="l01585"></a>01585 <span class="comment"> * to complete, then a PSM_LOG_WRBUF_OVERFLOW interrupt is triggered.</span>
<a name="l01586"></a>01586 <span class="comment"> */</span>
<a name="l01587"></a><a class="code" href="unioncvmx__psm__log__cfg.html">01587</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__log__cfg.html" title="cvmx_psm_log_cfg">cvmx_psm_log_cfg</a> {
<a name="l01588"></a><a class="code" href="unioncvmx__psm__log__cfg.html#a29df1ab628f93c781296a31d3a0d0048">01588</a>     uint64_t <a class="code" href="unioncvmx__psm__log__cfg.html#a29df1ab628f93c781296a31d3a0d0048">u64</a>;
<a name="l01589"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html">01589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html">cvmx_psm_log_cfg_s</a> {
<a name="l01590"></a>01590 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a04b5056925c48f944a961c0a653421be">reserved_51_63</a>               : 13;
<a name="l01592"></a>01592     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a9d84dc3cdfb8c1ed3b81f8a3435e4885">log_thold</a>                    : 3;  <span class="comment">/**&lt; Job log write buffer threshhold for initiating a write operation</span>
<a name="l01593"></a>01593 <span class="comment">                                                         for dumping log entries to memory.  The threshhold value is in</span>
<a name="l01594"></a>01594 <span class="comment">                                                         units of 8 log entry chunks (128 bytes). The valid range is 1-4, and a</span>
<a name="l01595"></a>01595 <span class="comment">                                                         threshold of 4 will likely result in frequent overflow errors. */</span>
<a name="l01596"></a>01596     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a7f67750c693e19544e4f6ab23e015e5e">reserved_41_47</a>               : 7;
<a name="l01597"></a>01597     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#aa5a2ebb5839403049b8d8f644bce6c3b">flush</a>                        : 1;  <span class="comment">/**&lt; When written 1, flushes any pending log writes remaining</span>
<a name="l01598"></a>01598 <span class="comment">                                                         in the internal buffer. */</span>
<a name="l01599"></a>01599     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a1faba0419482b89015b897dd6c2915c9">reserved_34_39</a>               : 6;
<a name="l01600"></a>01600     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a2ee1b4c37fe9c38f2a382a1ca466912b">log_done_en</a>                  : 1;  <span class="comment">/**&lt; Enable output log of all job completions and errors. */</span>
<a name="l01601"></a>01601     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a39af2578ba10f9aea4d876009ff457f8">log_start_en</a>                 : 1;  <span class="comment">/**&lt; Enable output log of all job starts. */</span>
<a name="l01602"></a>01602     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#abfa1015974b2f670ce17fb993a645b09">reserved_16_31</a>               : 16;
<a name="l01603"></a>01603     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a7f54dcabcf20089e76cd9f67ab0d8279">log_size</a>                     : 16; <span class="comment">/**&lt; Size in cache lines (128 byte units) of the circular buffer log. */</span>
<a name="l01604"></a>01604 <span class="preprocessor">#else</span>
<a name="l01605"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a7f54dcabcf20089e76cd9f67ab0d8279">01605</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a7f54dcabcf20089e76cd9f67ab0d8279">log_size</a>                     : 16;
<a name="l01606"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#abfa1015974b2f670ce17fb993a645b09">01606</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#abfa1015974b2f670ce17fb993a645b09">reserved_16_31</a>               : 16;
<a name="l01607"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a39af2578ba10f9aea4d876009ff457f8">01607</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a39af2578ba10f9aea4d876009ff457f8">log_start_en</a>                 : 1;
<a name="l01608"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a2ee1b4c37fe9c38f2a382a1ca466912b">01608</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a2ee1b4c37fe9c38f2a382a1ca466912b">log_done_en</a>                  : 1;
<a name="l01609"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a1faba0419482b89015b897dd6c2915c9">01609</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a1faba0419482b89015b897dd6c2915c9">reserved_34_39</a>               : 6;
<a name="l01610"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#aa5a2ebb5839403049b8d8f644bce6c3b">01610</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#aa5a2ebb5839403049b8d8f644bce6c3b">flush</a>                        : 1;
<a name="l01611"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a7f67750c693e19544e4f6ab23e015e5e">01611</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a7f67750c693e19544e4f6ab23e015e5e">reserved_41_47</a>               : 7;
<a name="l01612"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a9d84dc3cdfb8c1ed3b81f8a3435e4885">01612</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a9d84dc3cdfb8c1ed3b81f8a3435e4885">log_thold</a>                    : 3;
<a name="l01613"></a><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a04b5056925c48f944a961c0a653421be">01613</a>     uint64_t <a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html#a04b5056925c48f944a961c0a653421be">reserved_51_63</a>               : 13;
<a name="l01614"></a>01614 <span class="preprocessor">#endif</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__log__cfg.html#aea0611b9cb3776bde59748d1a8851a61">s</a>;
<a name="l01616"></a><a class="code" href="unioncvmx__psm__log__cfg.html#a0b990aafc7b6ed677faf11a54a9f769d">01616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__log__cfg_1_1cvmx__psm__log__cfg__s.html">cvmx_psm_log_cfg_s</a>             <a class="code" href="unioncvmx__psm__log__cfg.html#a0b990aafc7b6ed677faf11a54a9f769d">cnf75xx</a>;
<a name="l01617"></a>01617 };
<a name="l01618"></a><a class="code" href="cvmx-psm-defs_8h.html#a6009a3bc3cd04f2464599fc0b58ef83f">01618</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__log__cfg.html" title="cvmx_psm_log_cfg">cvmx_psm_log_cfg</a> <a class="code" href="unioncvmx__psm__log__cfg.html" title="cvmx_psm_log_cfg">cvmx_psm_log_cfg_t</a>;
<a name="l01619"></a>01619 <span class="comment"></span>
<a name="l01620"></a>01620 <span class="comment">/**</span>
<a name="l01621"></a>01621 <span class="comment"> * cvmx_psm_log_ptr</span>
<a name="l01622"></a>01622 <span class="comment"> *</span>
<a name="l01623"></a>01623 <span class="comment"> * This register indicates the current job log pointer, where the next</span>
<a name="l01624"></a>01624 <span class="comment"> * job log entry will be written. When the pointer wraps around to the</span>
<a name="l01625"></a>01625 <span class="comment"> * beginning of the circular buffer, the PSM_LOG_ROLLOVER interrupt is</span>
<a name="l01626"></a>01626 <span class="comment"> * triggered.</span>
<a name="l01627"></a>01627 <span class="comment"> */</span>
<a name="l01628"></a><a class="code" href="unioncvmx__psm__log__ptr.html">01628</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__log__ptr.html" title="cvmx_psm_log_ptr">cvmx_psm_log_ptr</a> {
<a name="l01629"></a><a class="code" href="unioncvmx__psm__log__ptr.html#a34d514a25c9c9e409f0e6f2f4c7830d9">01629</a>     uint64_t <a class="code" href="unioncvmx__psm__log__ptr.html#a34d514a25c9c9e409f0e6f2f4c7830d9">u64</a>;
<a name="l01630"></a><a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html">01630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html">cvmx_psm_log_ptr_s</a> {
<a name="l01631"></a>01631 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html#a90949f5d4d38f27c5d370a4428da0bb9">reserved_49_63</a>               : 15;
<a name="l01633"></a>01633     uint64_t <a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html#a260c22c8c95400b5c1115c5d4fb48687">log_ptr</a>                      : 49; <span class="comment">/**&lt; Address of the current output pointer for the job trace log. Note that</span>
<a name="l01634"></a>01634 <span class="comment">                                                         PSM always writes the log 128 bytes at a time. */</span>
<a name="l01635"></a>01635 <span class="preprocessor">#else</span>
<a name="l01636"></a><a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html#a260c22c8c95400b5c1115c5d4fb48687">01636</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html#a260c22c8c95400b5c1115c5d4fb48687">log_ptr</a>                      : 49;
<a name="l01637"></a><a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html#a90949f5d4d38f27c5d370a4428da0bb9">01637</a>     uint64_t <a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html#a90949f5d4d38f27c5d370a4428da0bb9">reserved_49_63</a>               : 15;
<a name="l01638"></a>01638 <span class="preprocessor">#endif</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__log__ptr.html#a00f0efbf6fdadf81ec2fc5824e795ec0">s</a>;
<a name="l01640"></a><a class="code" href="unioncvmx__psm__log__ptr.html#a73f013af38f8984795d8dcfc8191f8b1">01640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__log__ptr_1_1cvmx__psm__log__ptr__s.html">cvmx_psm_log_ptr_s</a>             <a class="code" href="unioncvmx__psm__log__ptr.html#a73f013af38f8984795d8dcfc8191f8b1">cnf75xx</a>;
<a name="l01641"></a>01641 };
<a name="l01642"></a><a class="code" href="cvmx-psm-defs_8h.html#a8649357fec8fce0dca5cd059ffbbbdf4">01642</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__log__ptr.html" title="cvmx_psm_log_ptr">cvmx_psm_log_ptr</a> <a class="code" href="unioncvmx__psm__log__ptr.html" title="cvmx_psm_log_ptr">cvmx_psm_log_ptr_t</a>;
<a name="l01643"></a>01643 <span class="comment"></span>
<a name="l01644"></a>01644 <span class="comment">/**</span>
<a name="l01645"></a>01645 <span class="comment"> * cvmx_psm_mab_res</span>
<a name="l01646"></a>01646 <span class="comment"> *</span>
<a name="l01647"></a>01647 <span class="comment"> * This register reports the current value of the per-MegaAB reservation vector, for CONT_JOB</span>
<a name="l01648"></a>01648 <span class="comment"> * commands.</span>
<a name="l01649"></a>01649 <span class="comment"> */</span>
<a name="l01650"></a><a class="code" href="unioncvmx__psm__mab__res.html">01650</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mab__res.html" title="cvmx_psm_mab_res">cvmx_psm_mab_res</a> {
<a name="l01651"></a><a class="code" href="unioncvmx__psm__mab__res.html#a35e606b9805527913f11dec7f3d6ca97">01651</a>     uint64_t <a class="code" href="unioncvmx__psm__mab__res.html#a35e606b9805527913f11dec7f3d6ca97">u64</a>;
<a name="l01652"></a><a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html">cvmx_psm_mab_res_s</a> {
<a name="l01653"></a>01653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html#aabba567f35c4e7b49f2c19e2e7b755ec">reserved_48_63</a>               : 16;
<a name="l01655"></a>01655     uint64_t <a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html#ae75007d9b26bfe3d061d5c695522dd14">mabres</a>                       : 48; <span class="comment">/**&lt; This field reports the current value of the per-MegaAB reservation vector, for CONT_JOB</span>
<a name="l01656"></a>01656 <span class="comment">                                                         commands. */</span>
<a name="l01657"></a>01657 <span class="preprocessor">#else</span>
<a name="l01658"></a><a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html#ae75007d9b26bfe3d061d5c695522dd14">01658</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html#ae75007d9b26bfe3d061d5c695522dd14">mabres</a>                       : 48;
<a name="l01659"></a><a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html#aabba567f35c4e7b49f2c19e2e7b755ec">01659</a>     uint64_t <a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html#aabba567f35c4e7b49f2c19e2e7b755ec">reserved_48_63</a>               : 16;
<a name="l01660"></a>01660 <span class="preprocessor">#endif</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__mab__res.html#a7b6d18d4b540ca4b82d514978d6a876c">s</a>;
<a name="l01662"></a><a class="code" href="unioncvmx__psm__mab__res.html#a5798322608024daa6cabb52d0a29824c">01662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mab__res_1_1cvmx__psm__mab__res__s.html">cvmx_psm_mab_res_s</a>             <a class="code" href="unioncvmx__psm__mab__res.html#a5798322608024daa6cabb52d0a29824c">cnf75xx</a>;
<a name="l01663"></a>01663 };
<a name="l01664"></a><a class="code" href="cvmx-psm-defs_8h.html#a0a9d6393e9c948eafeaa0a90dcc0ea63">01664</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mab__res.html" title="cvmx_psm_mab_res">cvmx_psm_mab_res</a> <a class="code" href="unioncvmx__psm__mab__res.html" title="cvmx_psm_mab_res">cvmx_psm_mab_res_t</a>;
<a name="l01665"></a>01665 <span class="comment"></span>
<a name="l01666"></a>01666 <span class="comment">/**</span>
<a name="l01667"></a>01667 <span class="comment"> * cvmx_psm_mabfifo_ctrl#</span>
<a name="l01668"></a>01668 <span class="comment"> *</span>
<a name="l01669"></a>01669 <span class="comment"> * These registers contain internal information about the MHAB/MDAB FIFOs.</span>
<a name="l01670"></a>01670 <span class="comment"> * I.e., the FIFOs of commands receieved from MHABs/MDABs.</span>
<a name="l01671"></a>01671 <span class="comment"> */</span>
<a name="l01672"></a><a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html">01672</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html" title="cvmx_psm_mabfifo_ctrl#">cvmx_psm_mabfifo_ctrlx</a> {
<a name="l01673"></a><a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html#a6f39ad33ae45c0e711a566402c2a07f8">01673</a>     uint64_t <a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html#a6f39ad33ae45c0e711a566402c2a07f8">u64</a>;
<a name="l01674"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html">01674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html">cvmx_psm_mabfifo_ctrlx_s</a> {
<a name="l01675"></a>01675 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a3005ad57bd8a676f017fa30a06cdab3f">reserved_61_63</a>               : 3;
<a name="l01677"></a>01677     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a50408f886d24b7160df003fff5d9bbba">errcap_qid</a>                   : 5;  <span class="comment">/**&lt; Contains the QID for the most recent bad command encountered by the MHAB/MDAB FIFO.  Write</span>
<a name="l01678"></a>01678 <span class="comment">                                                         any nonzero value to clear. */</span>
<a name="l01679"></a>01679     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a95b834c3537cae2084912196d28fb1ca">reserved_53_55</a>               : 3;
<a name="l01680"></a>01680     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#adee9001767a98a3b8f45e0831d1f3aee">errcap_opc</a>                   : 5;  <span class="comment">/**&lt; Contains the opcode for the most recent bad command encountered by the MHAB/MDAB FIFO.</span>
<a name="l01681"></a>01681 <span class="comment">                                                         Write any nonzero value to clear. */</span>
<a name="l01682"></a>01682     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#add97af949b173c85f7daf0bff5142f0d">reserved_35_47</a>               : 13;
<a name="l01683"></a>01683     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a5e96654774c73e7d817d61dd14599f4a">req_cnt</a>                      : 3;  <span class="comment">/**&lt; Contains the number of pending JCA requests made by the MHAB/MDAB that have not yet been</span>
<a name="l01684"></a>01684 <span class="comment">                                                         granted. */</span>
<a name="l01685"></a>01685     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a8e231bbe94c9611eedc8400490d33074">reserved_27_31</a>               : 5;
<a name="l01686"></a>01686     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a2b90894f0c1df44aa6a52d57161a4696">fifo_level</a>                   : 3;  <span class="comment">/**&lt; Contains the number of entries held in the MHAB/MDAB FIFO. */</span>
<a name="l01687"></a>01687     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#ade96fb2fd8457481b205f49e4d11d581">reserved_11_23</a>               : 13;
<a name="l01688"></a>01688     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#ac3e8c377fc96a15df462284ebfd68c0e">fifo_cdt</a>                     : 3;  <span class="comment">/**&lt; Contains the number of credits held by the MHAB/MDAB for making JCA requests. */</span>
<a name="l01689"></a>01689     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#abd2878d6d3c5b1dd3194e2e9f92c2e23">reserved_1_7</a>                 : 7;
<a name="l01690"></a>01690     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a636e32334cd15926586192a7a080bac4">mabfifo_dis</a>                  : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01691"></a>01691 <span class="preprocessor">#else</span>
<a name="l01692"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a636e32334cd15926586192a7a080bac4">01692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a636e32334cd15926586192a7a080bac4">mabfifo_dis</a>                  : 1;
<a name="l01693"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#abd2878d6d3c5b1dd3194e2e9f92c2e23">01693</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#abd2878d6d3c5b1dd3194e2e9f92c2e23">reserved_1_7</a>                 : 7;
<a name="l01694"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#ac3e8c377fc96a15df462284ebfd68c0e">01694</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#ac3e8c377fc96a15df462284ebfd68c0e">fifo_cdt</a>                     : 3;
<a name="l01695"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#ade96fb2fd8457481b205f49e4d11d581">01695</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#ade96fb2fd8457481b205f49e4d11d581">reserved_11_23</a>               : 13;
<a name="l01696"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a2b90894f0c1df44aa6a52d57161a4696">01696</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a2b90894f0c1df44aa6a52d57161a4696">fifo_level</a>                   : 3;
<a name="l01697"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a8e231bbe94c9611eedc8400490d33074">01697</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a8e231bbe94c9611eedc8400490d33074">reserved_27_31</a>               : 5;
<a name="l01698"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a5e96654774c73e7d817d61dd14599f4a">01698</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a5e96654774c73e7d817d61dd14599f4a">req_cnt</a>                      : 3;
<a name="l01699"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#add97af949b173c85f7daf0bff5142f0d">01699</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#add97af949b173c85f7daf0bff5142f0d">reserved_35_47</a>               : 13;
<a name="l01700"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#adee9001767a98a3b8f45e0831d1f3aee">01700</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#adee9001767a98a3b8f45e0831d1f3aee">errcap_opc</a>                   : 5;
<a name="l01701"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a95b834c3537cae2084912196d28fb1ca">01701</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a95b834c3537cae2084912196d28fb1ca">reserved_53_55</a>               : 3;
<a name="l01702"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a50408f886d24b7160df003fff5d9bbba">01702</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a50408f886d24b7160df003fff5d9bbba">errcap_qid</a>                   : 5;
<a name="l01703"></a><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a3005ad57bd8a676f017fa30a06cdab3f">01703</a>     uint64_t <a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html#a3005ad57bd8a676f017fa30a06cdab3f">reserved_61_63</a>               : 3;
<a name="l01704"></a>01704 <span class="preprocessor">#endif</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html#ad85747474909696a06cb8b5e02cc9d1e">s</a>;
<a name="l01706"></a><a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html#a91ac76ff4242715d3fb1483a0a931dd8">01706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mabfifo__ctrlx_1_1cvmx__psm__mabfifo__ctrlx__s.html">cvmx_psm_mabfifo_ctrlx_s</a>       <a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html#a91ac76ff4242715d3fb1483a0a931dd8">cnf75xx</a>;
<a name="l01707"></a>01707 };
<a name="l01708"></a><a class="code" href="cvmx-psm-defs_8h.html#a2593908a2a96629c694d54fcc0d45300">01708</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html" title="cvmx_psm_mabfifo_ctrl#">cvmx_psm_mabfifo_ctrlx</a> <a class="code" href="unioncvmx__psm__mabfifo__ctrlx.html" title="cvmx_psm_mabfifo_ctrl#">cvmx_psm_mabfifo_ctrlx_t</a>;
<a name="l01709"></a>01709 <span class="comment"></span>
<a name="l01710"></a>01710 <span class="comment">/**</span>
<a name="l01711"></a>01711 <span class="comment"> * cvmx_psm_mabfifo_head_hi#</span>
<a name="l01712"></a>01712 <span class="comment"> *</span>
<a name="l01713"></a>01713 <span class="comment"> * These registers contains the high 64-bits of the MAB FIFO head command.</span>
<a name="l01714"></a>01714 <span class="comment"> *</span>
<a name="l01715"></a>01715 <span class="comment"> */</span>
<a name="l01716"></a><a class="code" href="unioncvmx__psm__mabfifo__head__hix.html">01716</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mabfifo__head__hix.html" title="cvmx_psm_mabfifo_head_hi#">cvmx_psm_mabfifo_head_hix</a> {
<a name="l01717"></a><a class="code" href="unioncvmx__psm__mabfifo__head__hix.html#ae7281f749650b659444d29b30969d6b8">01717</a>     uint64_t <a class="code" href="unioncvmx__psm__mabfifo__head__hix.html#ae7281f749650b659444d29b30969d6b8">u64</a>;
<a name="l01718"></a><a class="code" href="structcvmx__psm__mabfifo__head__hix_1_1cvmx__psm__mabfifo__head__hix__s.html">01718</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mabfifo__head__hix_1_1cvmx__psm__mabfifo__head__hix__s.html">cvmx_psm_mabfifo_head_hix_s</a> {
<a name="l01719"></a>01719 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mabfifo__head__hix_1_1cvmx__psm__mabfifo__head__hix__s.html#acd1bf143c3591c949b94855cb8d62b63">head_hi</a>                      : 64; <span class="comment">/**&lt; Contains the upper 64-bits of the MAB FIFO head command. */</span>
<a name="l01721"></a>01721 <span class="preprocessor">#else</span>
<a name="l01722"></a><a class="code" href="structcvmx__psm__mabfifo__head__hix_1_1cvmx__psm__mabfifo__head__hix__s.html#acd1bf143c3591c949b94855cb8d62b63">01722</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mabfifo__head__hix_1_1cvmx__psm__mabfifo__head__hix__s.html#acd1bf143c3591c949b94855cb8d62b63">head_hi</a>                      : 64;
<a name="l01723"></a>01723 <span class="preprocessor">#endif</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__mabfifo__head__hix.html#acbcc5cefe172f5e704a6818749b04894">s</a>;
<a name="l01725"></a><a class="code" href="unioncvmx__psm__mabfifo__head__hix.html#a58fb7053a285620138c8fea7f42bf44f">01725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mabfifo__head__hix_1_1cvmx__psm__mabfifo__head__hix__s.html">cvmx_psm_mabfifo_head_hix_s</a>    <a class="code" href="unioncvmx__psm__mabfifo__head__hix.html#a58fb7053a285620138c8fea7f42bf44f">cnf75xx</a>;
<a name="l01726"></a>01726 };
<a name="l01727"></a><a class="code" href="cvmx-psm-defs_8h.html#ae796b5e8dcf0c9d596ae8a1f356355a9">01727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mabfifo__head__hix.html" title="cvmx_psm_mabfifo_head_hi#">cvmx_psm_mabfifo_head_hix</a> <a class="code" href="unioncvmx__psm__mabfifo__head__hix.html" title="cvmx_psm_mabfifo_head_hi#">cvmx_psm_mabfifo_head_hix_t</a>;
<a name="l01728"></a>01728 <span class="comment"></span>
<a name="l01729"></a>01729 <span class="comment">/**</span>
<a name="l01730"></a>01730 <span class="comment"> * cvmx_psm_mabfifo_head_lo#</span>
<a name="l01731"></a>01731 <span class="comment"> *</span>
<a name="l01732"></a>01732 <span class="comment"> * These registers contains the low 64-bits of the MAB FIFO head command.</span>
<a name="l01733"></a>01733 <span class="comment"> *</span>
<a name="l01734"></a>01734 <span class="comment"> */</span>
<a name="l01735"></a><a class="code" href="unioncvmx__psm__mabfifo__head__lox.html">01735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mabfifo__head__lox.html" title="cvmx_psm_mabfifo_head_lo#">cvmx_psm_mabfifo_head_lox</a> {
<a name="l01736"></a><a class="code" href="unioncvmx__psm__mabfifo__head__lox.html#af6c8a3aa292508a63c6dc5ce74c94426">01736</a>     uint64_t <a class="code" href="unioncvmx__psm__mabfifo__head__lox.html#af6c8a3aa292508a63c6dc5ce74c94426">u64</a>;
<a name="l01737"></a><a class="code" href="structcvmx__psm__mabfifo__head__lox_1_1cvmx__psm__mabfifo__head__lox__s.html">01737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mabfifo__head__lox_1_1cvmx__psm__mabfifo__head__lox__s.html">cvmx_psm_mabfifo_head_lox_s</a> {
<a name="l01738"></a>01738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mabfifo__head__lox_1_1cvmx__psm__mabfifo__head__lox__s.html#af6f7cdc5d65f0a70c08329243855d97f">head_lo</a>                      : 64; <span class="comment">/**&lt; Contains the low 64-bits of the MAB FIFO head command. */</span>
<a name="l01740"></a>01740 <span class="preprocessor">#else</span>
<a name="l01741"></a><a class="code" href="structcvmx__psm__mabfifo__head__lox_1_1cvmx__psm__mabfifo__head__lox__s.html#af6f7cdc5d65f0a70c08329243855d97f">01741</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__mabfifo__head__lox_1_1cvmx__psm__mabfifo__head__lox__s.html#af6f7cdc5d65f0a70c08329243855d97f">head_lo</a>                      : 64;
<a name="l01742"></a>01742 <span class="preprocessor">#endif</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__mabfifo__head__lox.html#ab82bf1bb35e9f92833a46503ca0b64f4">s</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__psm__mabfifo__head__lox.html#a699895ed76dacd3d41b47e9ce7a55f79">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__mabfifo__head__lox_1_1cvmx__psm__mabfifo__head__lox__s.html">cvmx_psm_mabfifo_head_lox_s</a>    <a class="code" href="unioncvmx__psm__mabfifo__head__lox.html#a699895ed76dacd3d41b47e9ce7a55f79">cnf75xx</a>;
<a name="l01745"></a>01745 };
<a name="l01746"></a><a class="code" href="cvmx-psm-defs_8h.html#afb145f0cfd730b8b2745e71bea8b5abe">01746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__mabfifo__head__lox.html" title="cvmx_psm_mabfifo_head_lo#">cvmx_psm_mabfifo_head_lox</a> <a class="code" href="unioncvmx__psm__mabfifo__head__lox.html" title="cvmx_psm_mabfifo_head_lo#">cvmx_psm_mabfifo_head_lox_t</a>;
<a name="l01747"></a>01747 <span class="comment"></span>
<a name="l01748"></a>01748 <span class="comment">/**</span>
<a name="l01749"></a>01749 <span class="comment"> * cvmx_psm_max_job_cdt#</span>
<a name="l01750"></a>01750 <span class="comment"> *</span>
<a name="l01751"></a>01751 <span class="comment"> * These registers define the maximum number of jobs that PSM can submit to</span>
<a name="l01752"></a>01752 <span class="comment"> * each MHAB/MDAB at a time.</span>
<a name="l01753"></a>01753 <span class="comment"> */</span>
<a name="l01754"></a><a class="code" href="unioncvmx__psm__max__job__cdtx.html">01754</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__max__job__cdtx.html" title="cvmx_psm_max_job_cdt#">cvmx_psm_max_job_cdtx</a> {
<a name="l01755"></a><a class="code" href="unioncvmx__psm__max__job__cdtx.html#a5ba142af4d96afabaaa63157ae8b3695">01755</a>     uint64_t <a class="code" href="unioncvmx__psm__max__job__cdtx.html#a5ba142af4d96afabaaa63157ae8b3695">u64</a>;
<a name="l01756"></a><a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html">01756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html">cvmx_psm_max_job_cdtx_s</a> {
<a name="l01757"></a>01757 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html#abc1dedc8f3d07d2eb702d389b9c3fb40">reserved_4_63</a>                : 60;
<a name="l01759"></a>01759     uint64_t <a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html#a09b0e9efa471e560d9c507836f3136f9">max</a>                          : 4;  <span class="comment">/**&lt; Maximum number of jobs for MHAB/MDAB [a]. Valid range is [0,11]. */</span>
<a name="l01760"></a>01760 <span class="preprocessor">#else</span>
<a name="l01761"></a><a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html#a09b0e9efa471e560d9c507836f3136f9">01761</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html#a09b0e9efa471e560d9c507836f3136f9">max</a>                          : 4;
<a name="l01762"></a><a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html#abc1dedc8f3d07d2eb702d389b9c3fb40">01762</a>     uint64_t <a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html#abc1dedc8f3d07d2eb702d389b9c3fb40">reserved_4_63</a>                : 60;
<a name="l01763"></a>01763 <span class="preprocessor">#endif</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__max__job__cdtx.html#a4a6147770c788b0ba3dfd36846d665ea">s</a>;
<a name="l01765"></a><a class="code" href="unioncvmx__psm__max__job__cdtx.html#a67a5a09df545bf6a2bacc008497abeda">01765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__max__job__cdtx_1_1cvmx__psm__max__job__cdtx__s.html">cvmx_psm_max_job_cdtx_s</a>        <a class="code" href="unioncvmx__psm__max__job__cdtx.html#a67a5a09df545bf6a2bacc008497abeda">cnf75xx</a>;
<a name="l01766"></a>01766 };
<a name="l01767"></a><a class="code" href="cvmx-psm-defs_8h.html#a32196e88d9f632c4028f757d2385e753">01767</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__max__job__cdtx.html" title="cvmx_psm_max_job_cdt#">cvmx_psm_max_job_cdtx</a> <a class="code" href="unioncvmx__psm__max__job__cdtx.html" title="cvmx_psm_max_job_cdt#">cvmx_psm_max_job_cdtx_t</a>;
<a name="l01768"></a>01768 <span class="comment"></span>
<a name="l01769"></a>01769 <span class="comment">/**</span>
<a name="l01770"></a>01770 <span class="comment"> * cvmx_psm_nonjob_rsrc#</span>
<a name="l01771"></a>01771 <span class="comment"> *</span>
<a name="l01772"></a>01772 <span class="comment"> * These registers reports the status of nonjob resources.</span>
<a name="l01773"></a>01773 <span class="comment"> *</span>
<a name="l01774"></a>01774 <span class="comment"> */</span>
<a name="l01775"></a><a class="code" href="unioncvmx__psm__nonjob__rsrcx.html">01775</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__nonjob__rsrcx.html" title="cvmx_psm_nonjob_rsrc#">cvmx_psm_nonjob_rsrcx</a> {
<a name="l01776"></a><a class="code" href="unioncvmx__psm__nonjob__rsrcx.html#a7fcff5b670d61c25981f46a29e4d1766">01776</a>     uint64_t <a class="code" href="unioncvmx__psm__nonjob__rsrcx.html#a7fcff5b670d61c25981f46a29e4d1766">u64</a>;
<a name="l01777"></a><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html">01777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html">cvmx_psm_nonjob_rsrcx_s</a> {
<a name="l01778"></a>01778 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#a25b1354e423fa8941e81e1983beda2cb">reserved_17_63</a>               : 47;
<a name="l01780"></a>01780     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#aa2c7aa843ebe318924cb4a04afaba061">rsrc_in_use</a>                  : 1;  <span class="comment">/**&lt; This bit indicates if the nonjob resource is in use. */</span>
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#a4ba9f419e030d1886b6c74a48d22d3cf">reserved_7_15</a>                : 9;
<a name="l01782"></a>01782     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#aeb070154df2dc2b2171288b53cdb2d2f">rsrc_owner_type</a>              : 1;  <span class="comment">/**&lt; This bit indicates if the nonjob resource is currently owned by a MAB FIFO (1) or a</span>
<a name="l01783"></a>01783 <span class="comment">                                                         command queue (0). */</span>
<a name="l01784"></a>01784     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#acb0a03852b43533bc1c15d0870664246">rsrc_owner</a>                   : 6;  <span class="comment">/**&lt; This field shows the identity of nonjob resource owner. */</span>
<a name="l01785"></a>01785 <span class="preprocessor">#else</span>
<a name="l01786"></a><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#acb0a03852b43533bc1c15d0870664246">01786</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#acb0a03852b43533bc1c15d0870664246">rsrc_owner</a>                   : 6;
<a name="l01787"></a><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#aeb070154df2dc2b2171288b53cdb2d2f">01787</a>     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#aeb070154df2dc2b2171288b53cdb2d2f">rsrc_owner_type</a>              : 1;
<a name="l01788"></a><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#a4ba9f419e030d1886b6c74a48d22d3cf">01788</a>     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#a4ba9f419e030d1886b6c74a48d22d3cf">reserved_7_15</a>                : 9;
<a name="l01789"></a><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#aa2c7aa843ebe318924cb4a04afaba061">01789</a>     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#aa2c7aa843ebe318924cb4a04afaba061">rsrc_in_use</a>                  : 1;
<a name="l01790"></a><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#a25b1354e423fa8941e81e1983beda2cb">01790</a>     uint64_t <a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html#a25b1354e423fa8941e81e1983beda2cb">reserved_17_63</a>               : 47;
<a name="l01791"></a>01791 <span class="preprocessor">#endif</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__nonjob__rsrcx.html#ab68010e45cb0eec90ebb6f64eaebdc5b">s</a>;
<a name="l01793"></a><a class="code" href="unioncvmx__psm__nonjob__rsrcx.html#ab356b02fad055957a01b4a6e9fc08362">01793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__nonjob__rsrcx_1_1cvmx__psm__nonjob__rsrcx__s.html">cvmx_psm_nonjob_rsrcx_s</a>        <a class="code" href="unioncvmx__psm__nonjob__rsrcx.html#ab356b02fad055957a01b4a6e9fc08362">cnf75xx</a>;
<a name="l01794"></a>01794 };
<a name="l01795"></a><a class="code" href="cvmx-psm-defs_8h.html#af3868ec42501c0ed2e4868a2bd854135">01795</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__nonjob__rsrcx.html" title="cvmx_psm_nonjob_rsrc#">cvmx_psm_nonjob_rsrcx</a> <a class="code" href="unioncvmx__psm__nonjob__rsrcx.html" title="cvmx_psm_nonjob_rsrc#">cvmx_psm_nonjob_rsrcx_t</a>;
<a name="l01796"></a>01796 <span class="comment"></span>
<a name="l01797"></a>01797 <span class="comment">/**</span>
<a name="l01798"></a>01798 <span class="comment"> * cvmx_psm_queue_busy_sts</span>
<a name="l01799"></a>01799 <span class="comment"> *</span>
<a name="l01800"></a>01800 <span class="comment"> * This register contains busy status bits for each queue.</span>
<a name="l01801"></a>01801 <span class="comment"> *</span>
<a name="l01802"></a>01802 <span class="comment"> */</span>
<a name="l01803"></a><a class="code" href="unioncvmx__psm__queue__busy__sts.html">01803</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__busy__sts.html" title="cvmx_psm_queue_busy_sts">cvmx_psm_queue_busy_sts</a> {
<a name="l01804"></a><a class="code" href="unioncvmx__psm__queue__busy__sts.html#ab58c00279c4fc4725bcfe631f166582c">01804</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__busy__sts.html#ab58c00279c4fc4725bcfe631f166582c">u64</a>;
<a name="l01805"></a><a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html">01805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html">cvmx_psm_queue_busy_sts_s</a> {
<a name="l01806"></a>01806 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html#ad544a398ae6a31177c20674a5b794197">reserved_48_63</a>               : 16;
<a name="l01808"></a>01808     uint64_t <a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html#a9125081953b80dc1f4a5ed9d48f63163">busy</a>                         : 48; <span class="comment">/**&lt; Busy status.</span>
<a name="l01809"></a>01809 <span class="comment">                                                         0 = No commands queued or in-flight.</span>
<a name="l01810"></a>01810 <span class="comment">                                                         1 = Queue busy. The queue has at least one command waiting to execute</span>
<a name="l01811"></a>01811 <span class="comment">                                                         or actively being executed by a MHAB/MDAB. */</span>
<a name="l01812"></a>01812 <span class="preprocessor">#else</span>
<a name="l01813"></a><a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html#a9125081953b80dc1f4a5ed9d48f63163">01813</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html#a9125081953b80dc1f4a5ed9d48f63163">busy</a>                         : 48;
<a name="l01814"></a><a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html#ad544a398ae6a31177c20674a5b794197">01814</a>     uint64_t <a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html#ad544a398ae6a31177c20674a5b794197">reserved_48_63</a>               : 16;
<a name="l01815"></a>01815 <span class="preprocessor">#endif</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__busy__sts.html#a0d1b4eee06ccce21dbd4a5b64151d960">s</a>;
<a name="l01817"></a><a class="code" href="unioncvmx__psm__queue__busy__sts.html#adef9bb6291d4bcc5bd356c4d8447a28e">01817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__busy__sts_1_1cvmx__psm__queue__busy__sts__s.html">cvmx_psm_queue_busy_sts_s</a>      <a class="code" href="unioncvmx__psm__queue__busy__sts.html#adef9bb6291d4bcc5bd356c4d8447a28e">cnf75xx</a>;
<a name="l01818"></a>01818 };
<a name="l01819"></a><a class="code" href="cvmx-psm-defs_8h.html#a12c39decf51d1f111384ce1c77c25656">01819</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__busy__sts.html" title="cvmx_psm_queue_busy_sts">cvmx_psm_queue_busy_sts</a> <a class="code" href="unioncvmx__psm__queue__busy__sts.html" title="cvmx_psm_queue_busy_sts">cvmx_psm_queue_busy_sts_t</a>;
<a name="l01820"></a>01820 <span class="comment"></span>
<a name="l01821"></a>01821 <span class="comment">/**</span>
<a name="l01822"></a>01822 <span class="comment"> * cvmx_psm_queue_cfg#</span>
<a name="l01823"></a>01823 <span class="comment"> *</span>
<a name="l01824"></a>01824 <span class="comment"> * These registers configure the start and end of each circular command</span>
<a name="l01825"></a>01825 <span class="comment"> * queue within the queue RAM. The queue RAM contains 8192 entries, and</span>
<a name="l01826"></a>01826 <span class="comment"> * software must allocate the queues so that they do not overlap. These</span>
<a name="l01827"></a>01827 <span class="comment"> * registers should only be written during initial PSM setup when the PSM is</span>
<a name="l01828"></a>01828 <span class="comment"> * idle.</span>
<a name="l01829"></a>01829 <span class="comment"> *</span>
<a name="l01830"></a>01830 <span class="comment"> * Note that writing to a PSM_QUEUE_CFG() register will automatically reset</span>
<a name="l01831"></a>01831 <span class="comment"> * the head and tail pointers of the corresponding queue. Any commands in the</span>
<a name="l01832"></a>01832 <span class="comment"> * queue before the write will be dropped and the queue will be reset to an</span>
<a name="l01833"></a>01833 <span class="comment"> * empty state.</span>
<a name="l01834"></a>01834 <span class="comment"> *</span>
<a name="l01835"></a>01835 <span class="comment"> * Also, note that at reset, all queues are effectively uninitialized, and</span>
<a name="l01836"></a>01836 <span class="comment"> * PSM_QUEUE_SPACE() will return 0. Queues must be initializd by writing to</span>
<a name="l01837"></a>01837 <span class="comment"> * PSM_QUEUE_CFG() before they can be used. This is true even in the case of</span>
<a name="l01838"></a>01838 <span class="comment"> * a single-entry queue that starts and ends at entry 0.</span>
<a name="l01839"></a>01839 <span class="comment"> */</span>
<a name="l01840"></a><a class="code" href="unioncvmx__psm__queue__cfgx.html">01840</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__cfgx.html" title="cvmx_psm_queue_cfg#">cvmx_psm_queue_cfgx</a> {
<a name="l01841"></a><a class="code" href="unioncvmx__psm__queue__cfgx.html#a66c725ecf10c7026ccae6ccfd3439fee">01841</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__cfgx.html#a66c725ecf10c7026ccae6ccfd3439fee">u64</a>;
<a name="l01842"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html">01842</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html">cvmx_psm_queue_cfgx_s</a> {
<a name="l01843"></a>01843 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a37523cf90ab4a182e599189519dccce4">reserved_34_63</a>               : 30;
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#af8cc84a636c74ae67622958c0d08be2a">prio</a>                         : 2;  <span class="comment">/**&lt; Queue priority. 0x0 is the highest priority and 0x3 is the lowest. */</span>
<a name="l01846"></a>01846     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a90f11087c0d3cd2adb8a70f72e581110">reserved_29_31</a>               : 3;
<a name="l01847"></a>01847     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a2e17301acff5e40024c3a386d8977bbd">top</a>                          : 13; <span class="comment">/**&lt; Indicates the highest queue RAM address allocated for the</span>
<a name="l01848"></a>01848 <span class="comment">                                                         queue. Must be greater than the BASE address pointer. */</span>
<a name="l01849"></a>01849     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a2033a0ebd2f359f6af5b67e9c1a46d26">reserved_13_15</a>               : 3;
<a name="l01850"></a>01850     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#aeac039ec140729f6afda760cd7a7c9da">base</a>                         : 13; <span class="comment">/**&lt; Indicates the lowest queue RAM address allocated for the</span>
<a name="l01851"></a>01851 <span class="comment">                                                         queue. Must be lower than the TOP address pointer. */</span>
<a name="l01852"></a>01852 <span class="preprocessor">#else</span>
<a name="l01853"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#aeac039ec140729f6afda760cd7a7c9da">01853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#aeac039ec140729f6afda760cd7a7c9da">base</a>                         : 13;
<a name="l01854"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a2033a0ebd2f359f6af5b67e9c1a46d26">01854</a>     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a2033a0ebd2f359f6af5b67e9c1a46d26">reserved_13_15</a>               : 3;
<a name="l01855"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a2e17301acff5e40024c3a386d8977bbd">01855</a>     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a2e17301acff5e40024c3a386d8977bbd">top</a>                          : 13;
<a name="l01856"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a90f11087c0d3cd2adb8a70f72e581110">01856</a>     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a90f11087c0d3cd2adb8a70f72e581110">reserved_29_31</a>               : 3;
<a name="l01857"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#af8cc84a636c74ae67622958c0d08be2a">01857</a>     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#af8cc84a636c74ae67622958c0d08be2a">prio</a>                         : 2;
<a name="l01858"></a><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a37523cf90ab4a182e599189519dccce4">01858</a>     uint64_t <a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html#a37523cf90ab4a182e599189519dccce4">reserved_34_63</a>               : 30;
<a name="l01859"></a>01859 <span class="preprocessor">#endif</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__cfgx.html#a01fb18288c44ebad1bbe793ebc9ff14b">s</a>;
<a name="l01861"></a><a class="code" href="unioncvmx__psm__queue__cfgx.html#a80c9f56fbe1cafad1704880258925958">01861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__cfgx_1_1cvmx__psm__queue__cfgx__s.html">cvmx_psm_queue_cfgx_s</a>          <a class="code" href="unioncvmx__psm__queue__cfgx.html#a80c9f56fbe1cafad1704880258925958">cnf75xx</a>;
<a name="l01862"></a>01862 };
<a name="l01863"></a><a class="code" href="cvmx-psm-defs_8h.html#a04dd74971685180e323026aee1be6aa1">01863</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__cfgx.html" title="cvmx_psm_queue_cfg#">cvmx_psm_queue_cfgx</a> <a class="code" href="unioncvmx__psm__queue__cfgx.html" title="cvmx_psm_queue_cfg#">cvmx_psm_queue_cfgx_t</a>;
<a name="l01864"></a>01864 <span class="comment"></span>
<a name="l01865"></a>01865 <span class="comment">/**</span>
<a name="l01866"></a>01866 <span class="comment"> * cvmx_psm_queue_cmd_hi#</span>
<a name="l01867"></a>01867 <span class="comment"> *</span>
<a name="l01868"></a>01868 <span class="comment"> * These registers are aliased to the 48 command queues. When writing this aliased</span>
<a name="l01869"></a>01869 <span class="comment"> * register alone, the 64-bit value will be combined with the previously written</span>
<a name="l01870"></a>01870 <span class="comment"> * PSM_QUEUE_CMD_LO() value that is held in a temporary register to produce the 128-bit PSM</span>
<a name="l01871"></a>01871 <span class="comment"> * command.  Upon writing the PSM_QUEUE_CMD_HI(), the PSM command will be enqueued.</span>
<a name="l01872"></a>01872 <span class="comment"> * If the queue is full, a PSM_QUEUE_OVERFLOW interrupt is triggered, and the</span>
<a name="l01873"></a>01873 <span class="comment"> * command is dropped.</span>
<a name="l01874"></a>01874 <span class="comment"> */</span>
<a name="l01875"></a><a class="code" href="unioncvmx__psm__queue__cmd__hix.html">01875</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__cmd__hix.html" title="cvmx_psm_queue_cmd_hi#">cvmx_psm_queue_cmd_hix</a> {
<a name="l01876"></a><a class="code" href="unioncvmx__psm__queue__cmd__hix.html#ac600efdde13c6f00af6d0c541e8ca573">01876</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__cmd__hix.html#ac600efdde13c6f00af6d0c541e8ca573">u64</a>;
<a name="l01877"></a><a class="code" href="structcvmx__psm__queue__cmd__hix_1_1cvmx__psm__queue__cmd__hix__s.html">01877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__cmd__hix_1_1cvmx__psm__queue__cmd__hix__s.html">cvmx_psm_queue_cmd_hix_s</a> {
<a name="l01878"></a>01878 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__cmd__hix_1_1cvmx__psm__queue__cmd__hix__s.html#a26d0053518bfcd57d0d9710af3bfaf29">command_hi</a>                   : 64; <span class="comment">/**&lt; The high 64 bits of a PSM command. */</span>
<a name="l01880"></a>01880 <span class="preprocessor">#else</span>
<a name="l01881"></a><a class="code" href="structcvmx__psm__queue__cmd__hix_1_1cvmx__psm__queue__cmd__hix__s.html#a26d0053518bfcd57d0d9710af3bfaf29">01881</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__cmd__hix_1_1cvmx__psm__queue__cmd__hix__s.html#a26d0053518bfcd57d0d9710af3bfaf29">command_hi</a>                   : 64;
<a name="l01882"></a>01882 <span class="preprocessor">#endif</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__cmd__hix.html#a16da6a50cf76de3d640112397026f6f9">s</a>;
<a name="l01884"></a><a class="code" href="unioncvmx__psm__queue__cmd__hix.html#a391d3a1d12803ceef5aa6c1e2191d52f">01884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__cmd__hix_1_1cvmx__psm__queue__cmd__hix__s.html">cvmx_psm_queue_cmd_hix_s</a>       <a class="code" href="unioncvmx__psm__queue__cmd__hix.html#a391d3a1d12803ceef5aa6c1e2191d52f">cnf75xx</a>;
<a name="l01885"></a>01885 };
<a name="l01886"></a><a class="code" href="cvmx-psm-defs_8h.html#a7517de09f20e0d9859b375d0d3e0a7c3">01886</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__cmd__hix.html" title="cvmx_psm_queue_cmd_hi#">cvmx_psm_queue_cmd_hix</a> <a class="code" href="unioncvmx__psm__queue__cmd__hix.html" title="cvmx_psm_queue_cmd_hi#">cvmx_psm_queue_cmd_hix_t</a>;
<a name="l01887"></a>01887 <span class="comment"></span>
<a name="l01888"></a>01888 <span class="comment">/**</span>
<a name="l01889"></a>01889 <span class="comment"> * cvmx_psm_queue_cmd_lo#</span>
<a name="l01890"></a>01890 <span class="comment"> *</span>
<a name="l01891"></a>01891 <span class="comment"> * These registers are aliased to the 48 command queues. When writing the</span>
<a name="l01892"></a>01892 <span class="comment"> * aliased register PSM_QUEUE_CMD_LO(), the 64-bit value will be held in a per-queue</span>
<a name="l01893"></a>01893 <span class="comment"> * temporary register.  The command will only be added to a queue when the corresponding</span>
<a name="l01894"></a>01894 <span class="comment"> * PSM_QUEUE_CMD_HI() register is written. If the queue is full, a</span>
<a name="l01895"></a>01895 <span class="comment"> * PSM_QUEUE_OVERFLOW interrupt is triggered and the command is dropped.</span>
<a name="l01896"></a>01896 <span class="comment"> */</span>
<a name="l01897"></a><a class="code" href="unioncvmx__psm__queue__cmd__lox.html">01897</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__cmd__lox.html" title="cvmx_psm_queue_cmd_lo#">cvmx_psm_queue_cmd_lox</a> {
<a name="l01898"></a><a class="code" href="unioncvmx__psm__queue__cmd__lox.html#ac8f8615d38405fb4c6fa8fa9b8f2c97e">01898</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__cmd__lox.html#ac8f8615d38405fb4c6fa8fa9b8f2c97e">u64</a>;
<a name="l01899"></a><a class="code" href="structcvmx__psm__queue__cmd__lox_1_1cvmx__psm__queue__cmd__lox__s.html">01899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__cmd__lox_1_1cvmx__psm__queue__cmd__lox__s.html">cvmx_psm_queue_cmd_lox_s</a> {
<a name="l01900"></a>01900 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__cmd__lox_1_1cvmx__psm__queue__cmd__lox__s.html#a6ee1a9fee55591027fe994eccc3d1bbf">command_lo</a>                   : 64; <span class="comment">/**&lt; The low 64 bits of a PSM command. */</span>
<a name="l01902"></a>01902 <span class="preprocessor">#else</span>
<a name="l01903"></a><a class="code" href="structcvmx__psm__queue__cmd__lox_1_1cvmx__psm__queue__cmd__lox__s.html#a6ee1a9fee55591027fe994eccc3d1bbf">01903</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__cmd__lox_1_1cvmx__psm__queue__cmd__lox__s.html#a6ee1a9fee55591027fe994eccc3d1bbf">command_lo</a>                   : 64;
<a name="l01904"></a>01904 <span class="preprocessor">#endif</span>
<a name="l01905"></a>01905 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__cmd__lox.html#aa09fba2b2e99041e32d8055f0d4dc8d4">s</a>;
<a name="l01906"></a><a class="code" href="unioncvmx__psm__queue__cmd__lox.html#a7ac3de3f472e95b4502e704025b49fa3">01906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__cmd__lox_1_1cvmx__psm__queue__cmd__lox__s.html">cvmx_psm_queue_cmd_lox_s</a>       <a class="code" href="unioncvmx__psm__queue__cmd__lox.html#a7ac3de3f472e95b4502e704025b49fa3">cnf75xx</a>;
<a name="l01907"></a>01907 };
<a name="l01908"></a><a class="code" href="cvmx-psm-defs_8h.html#aeefad269eed489ef698616e5750ec931">01908</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__cmd__lox.html" title="cvmx_psm_queue_cmd_lo#">cvmx_psm_queue_cmd_lox</a> <a class="code" href="unioncvmx__psm__queue__cmd__lox.html" title="cvmx_psm_queue_cmd_lo#">cvmx_psm_queue_cmd_lox_t</a>;
<a name="l01909"></a>01909 <span class="comment"></span>
<a name="l01910"></a>01910 <span class="comment">/**</span>
<a name="l01911"></a>01911 <span class="comment"> * cvmx_psm_queue_ena_w1c</span>
<a name="l01912"></a>01912 <span class="comment"> *</span>
<a name="l01913"></a>01913 <span class="comment"> * This register contains disable bits for each queue.</span>
<a name="l01914"></a>01914 <span class="comment"> *</span>
<a name="l01915"></a>01915 <span class="comment"> */</span>
<a name="l01916"></a><a class="code" href="unioncvmx__psm__queue__ena__w1c.html">01916</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ena__w1c.html" title="cvmx_psm_queue_ena_w1c">cvmx_psm_queue_ena_w1c</a> {
<a name="l01917"></a><a class="code" href="unioncvmx__psm__queue__ena__w1c.html#af5f9ef53f3b894569b657e762727b696">01917</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__ena__w1c.html#af5f9ef53f3b894569b657e762727b696">u64</a>;
<a name="l01918"></a><a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html">01918</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html">cvmx_psm_queue_ena_w1c_s</a> {
<a name="l01919"></a>01919 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01920"></a>01920 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html#ad3ac55f4616f3c41cf385d413e8aab90">reserved_48_63</a>               : 16;
<a name="l01921"></a>01921     uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html#ac44d9a02697a05aa32c07c826bd7bebd">dis</a>                          : 48; <span class="comment">/**&lt; Disable bit for each queue. If written 1, the queue will be disabled.</span>
<a name="l01922"></a>01922 <span class="comment">                                                         If written 0, the queue enable status will be unmodified.  Queues may be</span>
<a name="l01923"></a>01923 <span class="comment">                                                         enabled using the PSM_QUEUE_ENA_W1S register.  When disabled,</span>
<a name="l01924"></a>01924 <span class="comment">                                                         jobs may be added to the queue, but those jobs will not be scheduled for execution. */</span>
<a name="l01925"></a>01925 <span class="preprocessor">#else</span>
<a name="l01926"></a><a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html#ac44d9a02697a05aa32c07c826bd7bebd">01926</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html#ac44d9a02697a05aa32c07c826bd7bebd">dis</a>                          : 48;
<a name="l01927"></a><a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html#ad3ac55f4616f3c41cf385d413e8aab90">01927</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html#ad3ac55f4616f3c41cf385d413e8aab90">reserved_48_63</a>               : 16;
<a name="l01928"></a>01928 <span class="preprocessor">#endif</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__ena__w1c.html#a389f1f4d6f76c55eb6c403cc32f62f47">s</a>;
<a name="l01930"></a><a class="code" href="unioncvmx__psm__queue__ena__w1c.html#a6add9501c3125d63d8ce784377f05b5e">01930</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ena__w1c_1_1cvmx__psm__queue__ena__w1c__s.html">cvmx_psm_queue_ena_w1c_s</a>       <a class="code" href="unioncvmx__psm__queue__ena__w1c.html#a6add9501c3125d63d8ce784377f05b5e">cnf75xx</a>;
<a name="l01931"></a>01931 };
<a name="l01932"></a><a class="code" href="cvmx-psm-defs_8h.html#ad34532c39b99d1d9bd3d945654b41a87">01932</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ena__w1c.html" title="cvmx_psm_queue_ena_w1c">cvmx_psm_queue_ena_w1c</a> <a class="code" href="unioncvmx__psm__queue__ena__w1c.html" title="cvmx_psm_queue_ena_w1c">cvmx_psm_queue_ena_w1c_t</a>;
<a name="l01933"></a>01933 <span class="comment"></span>
<a name="l01934"></a>01934 <span class="comment">/**</span>
<a name="l01935"></a>01935 <span class="comment"> * cvmx_psm_queue_ena_w1s</span>
<a name="l01936"></a>01936 <span class="comment"> *</span>
<a name="l01937"></a>01937 <span class="comment"> * This register contains enable bits for each queue.</span>
<a name="l01938"></a>01938 <span class="comment"> *</span>
<a name="l01939"></a>01939 <span class="comment"> */</span>
<a name="l01940"></a><a class="code" href="unioncvmx__psm__queue__ena__w1s.html">01940</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ena__w1s.html" title="cvmx_psm_queue_ena_w1s">cvmx_psm_queue_ena_w1s</a> {
<a name="l01941"></a><a class="code" href="unioncvmx__psm__queue__ena__w1s.html#a6a20b0ce2464d075aea32f9c7d791d1b">01941</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__ena__w1s.html#a6a20b0ce2464d075aea32f9c7d791d1b">u64</a>;
<a name="l01942"></a><a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html">01942</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html">cvmx_psm_queue_ena_w1s_s</a> {
<a name="l01943"></a>01943 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html#afb1d5e264fcfec067e73463abc1b5808">reserved_48_63</a>               : 16;
<a name="l01945"></a>01945     uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html#ad094139775d575a791e4921ce8dff276">ena</a>                          : 48; <span class="comment">/**&lt; Enable bit for each queue. If written 1, the queue will be enabled.</span>
<a name="l01946"></a>01946 <span class="comment">                                                         If written 0, the queue enable will be unmodified.  Queues may be</span>
<a name="l01947"></a>01947 <span class="comment">                                                         disabled using the PSM_QUEUE_ENA_W1C register.  When disabled, jobs</span>
<a name="l01948"></a>01948 <span class="comment">                                                         may be added to the queue, but those jobs will not be scheduled for</span>
<a name="l01949"></a>01949 <span class="comment">                                                         execution until the queue is enabled. */</span>
<a name="l01950"></a>01950 <span class="preprocessor">#else</span>
<a name="l01951"></a><a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html#ad094139775d575a791e4921ce8dff276">01951</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html#ad094139775d575a791e4921ce8dff276">ena</a>                          : 48;
<a name="l01952"></a><a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html#afb1d5e264fcfec067e73463abc1b5808">01952</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html#afb1d5e264fcfec067e73463abc1b5808">reserved_48_63</a>               : 16;
<a name="l01953"></a>01953 <span class="preprocessor">#endif</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__ena__w1s.html#a7f65e6cffc57fb469c2690e8c7fb599d">s</a>;
<a name="l01955"></a><a class="code" href="unioncvmx__psm__queue__ena__w1s.html#a4a4e62b1b503686ce840c3b5938d18ad">01955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ena__w1s_1_1cvmx__psm__queue__ena__w1s__s.html">cvmx_psm_queue_ena_w1s_s</a>       <a class="code" href="unioncvmx__psm__queue__ena__w1s.html#a4a4e62b1b503686ce840c3b5938d18ad">cnf75xx</a>;
<a name="l01956"></a>01956 };
<a name="l01957"></a><a class="code" href="cvmx-psm-defs_8h.html#a875ef48271f6cb5757da0ed73a8d4bb2">01957</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ena__w1s.html" title="cvmx_psm_queue_ena_w1s">cvmx_psm_queue_ena_w1s</a> <a class="code" href="unioncvmx__psm__queue__ena__w1s.html" title="cvmx_psm_queue_ena_w1s">cvmx_psm_queue_ena_w1s_t</a>;
<a name="l01958"></a>01958 <span class="comment"></span>
<a name="l01959"></a>01959 <span class="comment">/**</span>
<a name="l01960"></a>01960 <span class="comment"> * cvmx_psm_queue_full_sts</span>
<a name="l01961"></a>01961 <span class="comment"> *</span>
<a name="l01962"></a>01962 <span class="comment"> * This register contains full indicators for each queue.</span>
<a name="l01963"></a>01963 <span class="comment"> *</span>
<a name="l01964"></a>01964 <span class="comment"> */</span>
<a name="l01965"></a><a class="code" href="unioncvmx__psm__queue__full__sts.html">01965</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__full__sts.html" title="cvmx_psm_queue_full_sts">cvmx_psm_queue_full_sts</a> {
<a name="l01966"></a><a class="code" href="unioncvmx__psm__queue__full__sts.html#ae5314412b7e23cf7ff6e357045db0f68">01966</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__full__sts.html#ae5314412b7e23cf7ff6e357045db0f68">u64</a>;
<a name="l01967"></a><a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html">01967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html">cvmx_psm_queue_full_sts_s</a> {
<a name="l01968"></a>01968 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html#a8af0388cb918222bc0086bf28fcd4d37">reserved_48_63</a>               : 16;
<a name="l01970"></a>01970     uint64_t <a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html#a916393fdb71072175d3796a988572d2c">full</a>                         : 48; <span class="comment">/**&lt; For each queue, a 1 bit indicates the queue is full, a 0 indicates</span>
<a name="l01971"></a>01971 <span class="comment">                                                         the queue is not full and a cnMIPS core can enqueue a job. */</span>
<a name="l01972"></a>01972 <span class="preprocessor">#else</span>
<a name="l01973"></a><a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html#a916393fdb71072175d3796a988572d2c">01973</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html#a916393fdb71072175d3796a988572d2c">full</a>                         : 48;
<a name="l01974"></a><a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html#a8af0388cb918222bc0086bf28fcd4d37">01974</a>     uint64_t <a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html#a8af0388cb918222bc0086bf28fcd4d37">reserved_48_63</a>               : 16;
<a name="l01975"></a>01975 <span class="preprocessor">#endif</span>
<a name="l01976"></a>01976 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__full__sts.html#ab9894fee04bc93484bf63f6252b0d146">s</a>;
<a name="l01977"></a><a class="code" href="unioncvmx__psm__queue__full__sts.html#a38fecb897f3412a152bde0165fa821cc">01977</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__full__sts_1_1cvmx__psm__queue__full__sts__s.html">cvmx_psm_queue_full_sts_s</a>      <a class="code" href="unioncvmx__psm__queue__full__sts.html#a38fecb897f3412a152bde0165fa821cc">cnf75xx</a>;
<a name="l01978"></a>01978 };
<a name="l01979"></a><a class="code" href="cvmx-psm-defs_8h.html#aef055f86504e67985f4687054d7ee4a4">01979</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__full__sts.html" title="cvmx_psm_queue_full_sts">cvmx_psm_queue_full_sts</a> <a class="code" href="unioncvmx__psm__queue__full__sts.html" title="cvmx_psm_queue_full_sts">cvmx_psm_queue_full_sts_t</a>;
<a name="l01980"></a>01980 <span class="comment"></span>
<a name="l01981"></a>01981 <span class="comment">/**</span>
<a name="l01982"></a>01982 <span class="comment"> * cvmx_psm_queue_info#</span>
<a name="l01983"></a>01983 <span class="comment"> *</span>
<a name="l01984"></a>01984 <span class="comment"> * These registers contain internal information about the queue.</span>
<a name="l01985"></a>01985 <span class="comment"> *</span>
<a name="l01986"></a>01986 <span class="comment"> */</span>
<a name="l01987"></a><a class="code" href="unioncvmx__psm__queue__infox.html">01987</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__infox.html" title="cvmx_psm_queue_info#">cvmx_psm_queue_infox</a> {
<a name="l01988"></a><a class="code" href="unioncvmx__psm__queue__infox.html#a77e2e37149d9a097da720a50a16aae00">01988</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__infox.html#a77e2e37149d9a097da720a50a16aae00">u64</a>;
<a name="l01989"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html">01989</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html">cvmx_psm_queue_infox_s</a> {
<a name="l01990"></a>01990 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a21fdce452cff50eb6b809c35c03781d2">cur_cmd_lo</a>                   : 24; <span class="comment">/**&lt; N/A */</span>
<a name="l01992"></a>01992     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a5d3667281a0bb5ac44ef67c3bb36b0fc">reserved_38_39</a>               : 2;
<a name="l01993"></a>01993     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aa5b710465951031f576dfd81f5a74d5d">cont_mab_id</a>                  : 6;  <span class="comment">/**&lt; IN_CONT_SEQ is set to one, this field provides the MAB ID of the</span>
<a name="l01994"></a>01994 <span class="comment">                                                         MHAB/MDAB reserved by the CONTJOB. */</span>
<a name="l01995"></a>01995     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ae1f3f336e88384a88bc60ee933585bbb">reserved_29_31</a>               : 3;
<a name="l01996"></a>01996     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#af5d7eca2cc9c9fa9b144df9d0c74cc07">badcmd_opc</a>                   : 5;  <span class="comment">/**&lt; Contains the opcode for the most recent bad command.  Write any nonzero value to clear. */</span>
<a name="l01997"></a>01997     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a450e806e2a52dba6276103272e95bee4">runjob_ctr</a>                   : 8;  <span class="comment">/**&lt; Contains the current count of running jobs issued by the queue. */</span>
<a name="l01998"></a>01998     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ae2041314f0e9418963a2d426520ff72e">reserved_15_15</a>               : 1;
<a name="l01999"></a>01999     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aca60079be10355182588cc27b5ee2eaf">queue_njreq</a>                  : 3;  <span class="comment">/**&lt; N/A */</span>
<a name="l02000"></a>02000     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a1589af9e59296c2cfdca0abfb67f3e05">state</a>                        : 4;  <span class="comment">/**&lt; N/A */</span>
<a name="l02001"></a>02001     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a2dd77839c82ca256e1e5065d9181fa88">queue_jobreq</a>                 : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02002"></a>02002     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aa345119933fbdf63b6c5e02cfa99525c">cont_job_wait_cdt</a>            : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02003"></a>02003     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a9e44ca260163cc237b0b5e7620668dd1">cont_job_wait_done</a>           : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02004"></a>02004     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a70f26ddc23f07675685602c68299a561">rdy_for_followup</a>             : 1;  <span class="comment">/**&lt; When set, indicates the queue is ready to schedule a follow-up job</span>
<a name="l02005"></a>02005 <span class="comment">                                                         after completing a continued job. */</span>
<a name="l02006"></a>02006     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a405eb7a74991af0b4edc763450be2bd5">in_cont_seq</a>                  : 1;  <span class="comment">/**&lt; When set, indicates that the queue holds a reservation from a</span>
<a name="l02007"></a>02007 <span class="comment">                                                         continued job. */</span>
<a name="l02008"></a>02008     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a384182cb83cdd5f38f9a90567ffebcdb">cur_cmd_vld</a>                  : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02009"></a>02009     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aab4b9a995ef648c2d369ed3e08885ec4">new_cmdlo_vld</a>                : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02010"></a>02010     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ad6157ae79acee6a2a628a1e99dbbdd3f">new_cmd_vld</a>                  : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02011"></a>02011 <span class="preprocessor">#else</span>
<a name="l02012"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ad6157ae79acee6a2a628a1e99dbbdd3f">02012</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ad6157ae79acee6a2a628a1e99dbbdd3f">new_cmd_vld</a>                  : 1;
<a name="l02013"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aab4b9a995ef648c2d369ed3e08885ec4">02013</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aab4b9a995ef648c2d369ed3e08885ec4">new_cmdlo_vld</a>                : 1;
<a name="l02014"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a384182cb83cdd5f38f9a90567ffebcdb">02014</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a384182cb83cdd5f38f9a90567ffebcdb">cur_cmd_vld</a>                  : 1;
<a name="l02015"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a405eb7a74991af0b4edc763450be2bd5">02015</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a405eb7a74991af0b4edc763450be2bd5">in_cont_seq</a>                  : 1;
<a name="l02016"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a70f26ddc23f07675685602c68299a561">02016</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a70f26ddc23f07675685602c68299a561">rdy_for_followup</a>             : 1;
<a name="l02017"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a9e44ca260163cc237b0b5e7620668dd1">02017</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a9e44ca260163cc237b0b5e7620668dd1">cont_job_wait_done</a>           : 1;
<a name="l02018"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aa345119933fbdf63b6c5e02cfa99525c">02018</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aa345119933fbdf63b6c5e02cfa99525c">cont_job_wait_cdt</a>            : 1;
<a name="l02019"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a2dd77839c82ca256e1e5065d9181fa88">02019</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a2dd77839c82ca256e1e5065d9181fa88">queue_jobreq</a>                 : 1;
<a name="l02020"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a1589af9e59296c2cfdca0abfb67f3e05">02020</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a1589af9e59296c2cfdca0abfb67f3e05">state</a>                        : 4;
<a name="l02021"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aca60079be10355182588cc27b5ee2eaf">02021</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aca60079be10355182588cc27b5ee2eaf">queue_njreq</a>                  : 3;
<a name="l02022"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ae2041314f0e9418963a2d426520ff72e">02022</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ae2041314f0e9418963a2d426520ff72e">reserved_15_15</a>               : 1;
<a name="l02023"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a450e806e2a52dba6276103272e95bee4">02023</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a450e806e2a52dba6276103272e95bee4">runjob_ctr</a>                   : 8;
<a name="l02024"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#af5d7eca2cc9c9fa9b144df9d0c74cc07">02024</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#af5d7eca2cc9c9fa9b144df9d0c74cc07">badcmd_opc</a>                   : 5;
<a name="l02025"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ae1f3f336e88384a88bc60ee933585bbb">02025</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#ae1f3f336e88384a88bc60ee933585bbb">reserved_29_31</a>               : 3;
<a name="l02026"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aa5b710465951031f576dfd81f5a74d5d">02026</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#aa5b710465951031f576dfd81f5a74d5d">cont_mab_id</a>                  : 6;
<a name="l02027"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a5d3667281a0bb5ac44ef67c3bb36b0fc">02027</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a5d3667281a0bb5ac44ef67c3bb36b0fc">reserved_38_39</a>               : 2;
<a name="l02028"></a><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a21fdce452cff50eb6b809c35c03781d2">02028</a>     uint64_t <a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html#a21fdce452cff50eb6b809c35c03781d2">cur_cmd_lo</a>                   : 24;
<a name="l02029"></a>02029 <span class="preprocessor">#endif</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__infox.html#a431a3e7082b6db3742a7b7e67ddfb4ba">s</a>;
<a name="l02031"></a><a class="code" href="unioncvmx__psm__queue__infox.html#a823aac217bc26894dad77ca312039d68">02031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__infox_1_1cvmx__psm__queue__infox__s.html">cvmx_psm_queue_infox_s</a>         <a class="code" href="unioncvmx__psm__queue__infox.html#a823aac217bc26894dad77ca312039d68">cnf75xx</a>;
<a name="l02032"></a>02032 };
<a name="l02033"></a><a class="code" href="cvmx-psm-defs_8h.html#aab2fc80cef6be09bf0af425b28960052">02033</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__infox.html" title="cvmx_psm_queue_info#">cvmx_psm_queue_infox</a> <a class="code" href="unioncvmx__psm__queue__infox.html" title="cvmx_psm_queue_info#">cvmx_psm_queue_infox_t</a>;
<a name="l02034"></a>02034 <span class="comment"></span>
<a name="l02035"></a>02035 <span class="comment">/**</span>
<a name="l02036"></a>02036 <span class="comment"> * cvmx_psm_queue_ptr#</span>
<a name="l02037"></a>02037 <span class="comment"> *</span>
<a name="l02038"></a>02038 <span class="comment"> * These registers return the status of each queue&apos;s head and tail pointers.</span>
<a name="l02039"></a>02039 <span class="comment"> *</span>
<a name="l02040"></a>02040 <span class="comment"> */</span>
<a name="l02041"></a><a class="code" href="unioncvmx__psm__queue__ptrx.html">02041</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ptrx.html" title="cvmx_psm_queue_ptr#">cvmx_psm_queue_ptrx</a> {
<a name="l02042"></a><a class="code" href="unioncvmx__psm__queue__ptrx.html#a4f5aa6f3fcbb08d9e1db56ef36f8bfec">02042</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__ptrx.html#a4f5aa6f3fcbb08d9e1db56ef36f8bfec">u64</a>;
<a name="l02043"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html">02043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html">cvmx_psm_queue_ptrx_s</a> {
<a name="l02044"></a>02044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a1cb0a3033e21fae9c2b78bc9f62d534c">reserved_34_63</a>               : 30;
<a name="l02046"></a>02046     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#af4bd562cbe38a8e2db222713db1cde33">full</a>                         : 1;  <span class="comment">/**&lt; Indicates the queue is full. */</span>
<a name="l02047"></a>02047     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#ae88e096900a325a857360acdce55075a">notempty</a>                     : 1;  <span class="comment">/**&lt; Indicates there are commands in the queue. */</span>
<a name="l02048"></a>02048     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#afd6cbb773f094e026ca7308fb42da554">reserved_29_31</a>               : 3;
<a name="l02049"></a>02049     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a6916cf7e26e0d491692cebfeca5371fc">tail</a>                         : 13; <span class="comment">/**&lt; Tail pointer in the queue. This index points to the location where the</span>
<a name="l02050"></a>02050 <span class="comment">                                                         next item will be added to the queue. */</span>
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a5d770217acf9613362011846ef4a792c">reserved_13_15</a>               : 3;
<a name="l02052"></a>02052     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a4cce27879a8270832509e0c96c5491f0">head</a>                         : 13; <span class="comment">/**&lt; The head pointer in the queue. Points to the next entry to be executed</span>
<a name="l02053"></a>02053 <span class="comment">                                                         from the queue. */</span>
<a name="l02054"></a>02054 <span class="preprocessor">#else</span>
<a name="l02055"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a4cce27879a8270832509e0c96c5491f0">02055</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a4cce27879a8270832509e0c96c5491f0">head</a>                         : 13;
<a name="l02056"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a5d770217acf9613362011846ef4a792c">02056</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a5d770217acf9613362011846ef4a792c">reserved_13_15</a>               : 3;
<a name="l02057"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a6916cf7e26e0d491692cebfeca5371fc">02057</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a6916cf7e26e0d491692cebfeca5371fc">tail</a>                         : 13;
<a name="l02058"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#afd6cbb773f094e026ca7308fb42da554">02058</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#afd6cbb773f094e026ca7308fb42da554">reserved_29_31</a>               : 3;
<a name="l02059"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#ae88e096900a325a857360acdce55075a">02059</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#ae88e096900a325a857360acdce55075a">notempty</a>                     : 1;
<a name="l02060"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#af4bd562cbe38a8e2db222713db1cde33">02060</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#af4bd562cbe38a8e2db222713db1cde33">full</a>                         : 1;
<a name="l02061"></a><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a1cb0a3033e21fae9c2b78bc9f62d534c">02061</a>     uint64_t <a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html#a1cb0a3033e21fae9c2b78bc9f62d534c">reserved_34_63</a>               : 30;
<a name="l02062"></a>02062 <span class="preprocessor">#endif</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__ptrx.html#a33d116b0581a6c80e931d22191f147e6">s</a>;
<a name="l02064"></a><a class="code" href="unioncvmx__psm__queue__ptrx.html#afa62c7b14d6ef288dba313cf09b22ade">02064</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ptrx_1_1cvmx__psm__queue__ptrx__s.html">cvmx_psm_queue_ptrx_s</a>          <a class="code" href="unioncvmx__psm__queue__ptrx.html#afa62c7b14d6ef288dba313cf09b22ade">cnf75xx</a>;
<a name="l02065"></a>02065 };
<a name="l02066"></a><a class="code" href="cvmx-psm-defs_8h.html#ae5e51c89a88e25e838b3da5a5bf4ac7e">02066</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ptrx.html" title="cvmx_psm_queue_ptr#">cvmx_psm_queue_ptrx</a> <a class="code" href="unioncvmx__psm__queue__ptrx.html" title="cvmx_psm_queue_ptr#">cvmx_psm_queue_ptrx_t</a>;
<a name="l02067"></a>02067 <span class="comment"></span>
<a name="l02068"></a>02068 <span class="comment">/**</span>
<a name="l02069"></a>02069 <span class="comment"> * cvmx_psm_queue_ram#</span>
<a name="l02070"></a>02070 <span class="comment"> *</span>
<a name="l02071"></a>02071 <span class="comment"> * These addresses provide a debug mechanism into the queue RAM. Both read</span>
<a name="l02072"></a>02072 <span class="comment"> * and write accesses are allowed into individual queue RAM entries.  The QRAM</span>
<a name="l02073"></a>02073 <span class="comment"> * entries are 128-bit entities, and must be written in a proper sequence due</span>
<a name="l02074"></a>02074 <span class="comment"> * to ECC logic.  The lower 64-bit word must be written first, followed by the</span>
<a name="l02075"></a>02075 <span class="comment"> * upper 64-bit word.  No other QRAM write may occur between writing the two</span>
<a name="l02076"></a>02076 <span class="comment"> * 64-bit words.</span>
<a name="l02077"></a>02077 <span class="comment"> */</span>
<a name="l02078"></a><a class="code" href="unioncvmx__psm__queue__ramx.html">02078</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ramx.html" title="cvmx_psm_queue_ram#">cvmx_psm_queue_ramx</a> {
<a name="l02079"></a><a class="code" href="unioncvmx__psm__queue__ramx.html#a8df85b6c1206de747cd6a25f6cb81e3d">02079</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__ramx.html#a8df85b6c1206de747cd6a25f6cb81e3d">u64</a>;
<a name="l02080"></a><a class="code" href="structcvmx__psm__queue__ramx_1_1cvmx__psm__queue__ramx__s.html">02080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ramx_1_1cvmx__psm__queue__ramx__s.html">cvmx_psm_queue_ramx_s</a> {
<a name="l02081"></a>02081 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ramx_1_1cvmx__psm__queue__ramx__s.html#aa63a0387994520ba26997ea8c3946ae8">entry</a>                        : 64; <span class="comment">/**&lt; The queue RAM entry data. */</span>
<a name="l02083"></a>02083 <span class="preprocessor">#else</span>
<a name="l02084"></a><a class="code" href="structcvmx__psm__queue__ramx_1_1cvmx__psm__queue__ramx__s.html#aa63a0387994520ba26997ea8c3946ae8">02084</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__ramx_1_1cvmx__psm__queue__ramx__s.html#aa63a0387994520ba26997ea8c3946ae8">entry</a>                        : 64;
<a name="l02085"></a>02085 <span class="preprocessor">#endif</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__ramx.html#a66daed3df22037b9f12c46c9da5f4e73">s</a>;
<a name="l02087"></a><a class="code" href="unioncvmx__psm__queue__ramx.html#aa5ffef57fc2e0239f9162c604746efe6">02087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__ramx_1_1cvmx__psm__queue__ramx__s.html">cvmx_psm_queue_ramx_s</a>          <a class="code" href="unioncvmx__psm__queue__ramx.html#aa5ffef57fc2e0239f9162c604746efe6">cnf75xx</a>;
<a name="l02088"></a>02088 };
<a name="l02089"></a><a class="code" href="cvmx-psm-defs_8h.html#a09fab246e9c28b62a9540513e0263c5b">02089</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__ramx.html" title="cvmx_psm_queue_ram#">cvmx_psm_queue_ramx</a> <a class="code" href="unioncvmx__psm__queue__ramx.html" title="cvmx_psm_queue_ram#">cvmx_psm_queue_ramx_t</a>;
<a name="l02090"></a>02090 <span class="comment"></span>
<a name="l02091"></a>02091 <span class="comment">/**</span>
<a name="l02092"></a>02092 <span class="comment"> * cvmx_psm_queue_space#</span>
<a name="l02093"></a>02093 <span class="comment"> *</span>
<a name="l02094"></a>02094 <span class="comment"> * These registers report the number of free entries in each queue.</span>
<a name="l02095"></a>02095 <span class="comment"> *</span>
<a name="l02096"></a>02096 <span class="comment"> */</span>
<a name="l02097"></a><a class="code" href="unioncvmx__psm__queue__spacex.html">02097</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__spacex.html" title="cvmx_psm_queue_space#">cvmx_psm_queue_spacex</a> {
<a name="l02098"></a><a class="code" href="unioncvmx__psm__queue__spacex.html#a22483848955603a62da46fe134bd8fb4">02098</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__spacex.html#a22483848955603a62da46fe134bd8fb4">u64</a>;
<a name="l02099"></a><a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html">02099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html">cvmx_psm_queue_spacex_s</a> {
<a name="l02100"></a>02100 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02101"></a>02101 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html#aa39fe9fdd4e0998f028d992c699b4a09">reserved_14_63</a>               : 50;
<a name="l02102"></a>02102     uint64_t <a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html#adb214716487b8735bdcf187f3b9b9dba">space</a>                        : 14; <span class="comment">/**&lt; The number of commands that can be added to the queue. */</span>
<a name="l02103"></a>02103 <span class="preprocessor">#else</span>
<a name="l02104"></a><a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html#adb214716487b8735bdcf187f3b9b9dba">02104</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html#adb214716487b8735bdcf187f3b9b9dba">space</a>                        : 14;
<a name="l02105"></a><a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html#aa39fe9fdd4e0998f028d992c699b4a09">02105</a>     uint64_t <a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html#aa39fe9fdd4e0998f028d992c699b4a09">reserved_14_63</a>               : 50;
<a name="l02106"></a>02106 <span class="preprocessor">#endif</span>
<a name="l02107"></a>02107 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__spacex.html#a4f6190ac6a0488fd56717bf2b3981b89">s</a>;
<a name="l02108"></a><a class="code" href="unioncvmx__psm__queue__spacex.html#a65657194b73fe855a82aac585323b8d6">02108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__spacex_1_1cvmx__psm__queue__spacex__s.html">cvmx_psm_queue_spacex_s</a>        <a class="code" href="unioncvmx__psm__queue__spacex.html#a65657194b73fe855a82aac585323b8d6">cnf75xx</a>;
<a name="l02109"></a>02109 };
<a name="l02110"></a><a class="code" href="cvmx-psm-defs_8h.html#a5f922f64b98484c8dfac0578ce91efc7">02110</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__spacex.html" title="cvmx_psm_queue_space#">cvmx_psm_queue_spacex</a> <a class="code" href="unioncvmx__psm__queue__spacex.html" title="cvmx_psm_queue_space#">cvmx_psm_queue_spacex_t</a>;
<a name="l02111"></a>02111 <span class="comment"></span>
<a name="l02112"></a>02112 <span class="comment">/**</span>
<a name="l02113"></a>02113 <span class="comment"> * cvmx_psm_queue_timeout_cfg#</span>
<a name="l02114"></a>02114 <span class="comment"> *</span>
<a name="l02115"></a>02115 <span class="comment"> * These registers program the queue watchdog timers. Each queue has a</span>
<a name="l02116"></a>02116 <span class="comment"> * watchdog timer that increments by one on every tick of the PSM timer if</span>
<a name="l02117"></a>02117 <span class="comment"> * the queue is enabled and not empty. The watchdog timer is reset each time</span>
<a name="l02118"></a>02118 <span class="comment"> * the queue launches a job or becomes idle (i.e., empty). If the watchdog</span>
<a name="l02119"></a>02119 <span class="comment"> * timer reaches the maximum timeout, a PSM_QUEUE_TIMEOUT() interrupt is</span>
<a name="l02120"></a>02120 <span class="comment"> * signalled.</span>
<a name="l02121"></a>02121 <span class="comment"> */</span>
<a name="l02122"></a><a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html">02122</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html" title="cvmx_psm_queue_timeout_cfg#">cvmx_psm_queue_timeout_cfgx</a> {
<a name="l02123"></a><a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html#ac1cd753d1941b522b4061a751db96ac1">02123</a>     uint64_t <a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html#ac1cd753d1941b522b4061a751db96ac1">u64</a>;
<a name="l02124"></a><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html">02124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html">cvmx_psm_queue_timeout_cfgx_s</a> {
<a name="l02125"></a>02125 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#aea62804da48a9990b1b95634ecc47571">reserved_52_63</a>               : 12;
<a name="l02127"></a>02127     uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#a58b97e443ecafc4a7132d68ffdadf26e">wdog_timer</a>                   : 20; <span class="comment">/**&lt; Current value of the queue&apos;s watchdog timer. */</span>
<a name="l02128"></a>02128     uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#acbd452e7f61c181fb1279dfda5cfb0db">reserved_20_31</a>               : 12;
<a name="l02129"></a>02129     uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#ae88fdffe5784da4ae9d4746046957f82">qtime_max</a>                    : 20; <span class="comment">/**&lt; Maxium value of the watchdog timer.  A value of 0 will disable the</span>
<a name="l02130"></a>02130 <span class="comment">                                                         timeout check. */</span>
<a name="l02131"></a>02131 <span class="preprocessor">#else</span>
<a name="l02132"></a><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#ae88fdffe5784da4ae9d4746046957f82">02132</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#ae88fdffe5784da4ae9d4746046957f82">qtime_max</a>                    : 20;
<a name="l02133"></a><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#acbd452e7f61c181fb1279dfda5cfb0db">02133</a>     uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#acbd452e7f61c181fb1279dfda5cfb0db">reserved_20_31</a>               : 12;
<a name="l02134"></a><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#a58b97e443ecafc4a7132d68ffdadf26e">02134</a>     uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#a58b97e443ecafc4a7132d68ffdadf26e">wdog_timer</a>                   : 20;
<a name="l02135"></a><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#aea62804da48a9990b1b95634ecc47571">02135</a>     uint64_t <a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html#aea62804da48a9990b1b95634ecc47571">reserved_52_63</a>               : 12;
<a name="l02136"></a>02136 <span class="preprocessor">#endif</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html#aa1d55ff5d5d964c8a10c3b389b421420">s</a>;
<a name="l02138"></a><a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html#abd0af4bd7bd215c4295b307e8725ee26">02138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__queue__timeout__cfgx_1_1cvmx__psm__queue__timeout__cfgx__s.html">cvmx_psm_queue_timeout_cfgx_s</a>  <a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html#abd0af4bd7bd215c4295b307e8725ee26">cnf75xx</a>;
<a name="l02139"></a>02139 };
<a name="l02140"></a><a class="code" href="cvmx-psm-defs_8h.html#ae79822180aea20cf3740d0a5496a5bca">02140</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html" title="cvmx_psm_queue_timeout_cfg#">cvmx_psm_queue_timeout_cfgx</a> <a class="code" href="unioncvmx__psm__queue__timeout__cfgx.html" title="cvmx_psm_queue_timeout_cfg#">cvmx_psm_queue_timeout_cfgx_t</a>;
<a name="l02141"></a>02141 <span class="comment"></span>
<a name="l02142"></a>02142 <span class="comment">/**</span>
<a name="l02143"></a>02143 <span class="comment"> * cvmx_psm_rsrc_tbl#</span>
<a name="l02144"></a>02144 <span class="comment"> *</span>
<a name="l02145"></a>02145 <span class="comment"> * These registers define a mapping table of job types to MHAB(s)/MDAB(s).</span>
<a name="l02146"></a>02146 <span class="comment"> * Multiple MHAB/MDABs may be assigned to service jobs of each type, and a</span>
<a name="l02147"></a>02147 <span class="comment"> * given MHAB/MDAB can be assigned to any number of job types.</span>
<a name="l02148"></a>02148 <span class="comment"> */</span>
<a name="l02149"></a><a class="code" href="unioncvmx__psm__rsrc__tblx.html">02149</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__rsrc__tblx.html" title="cvmx_psm_rsrc_tbl#">cvmx_psm_rsrc_tblx</a> {
<a name="l02150"></a><a class="code" href="unioncvmx__psm__rsrc__tblx.html#a8f8759dfdc20079cd6be029eae692e8f">02150</a>     uint64_t <a class="code" href="unioncvmx__psm__rsrc__tblx.html#a8f8759dfdc20079cd6be029eae692e8f">u64</a>;
<a name="l02151"></a><a class="code" href="structcvmx__psm__rsrc__tblx_1_1cvmx__psm__rsrc__tblx__s.html">02151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__rsrc__tblx_1_1cvmx__psm__rsrc__tblx__s.html">cvmx_psm_rsrc_tblx_s</a> {
<a name="l02152"></a>02152 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__rsrc__tblx_1_1cvmx__psm__rsrc__tblx__s.html#aac7f29674b4b3bc8295264c9bc6f7f4f">mab_map</a>                      : 64; <span class="comment">/**&lt; Bit mask indicating which MHAB/MDABs can accept jobs of type [a].</span>
<a name="l02154"></a>02154 <span class="comment">                                                         Bits 0-19 represent the MHABs, and bits 24-41 represent MDABs 0-17. */</span>
<a name="l02155"></a>02155 <span class="preprocessor">#else</span>
<a name="l02156"></a><a class="code" href="structcvmx__psm__rsrc__tblx_1_1cvmx__psm__rsrc__tblx__s.html#aac7f29674b4b3bc8295264c9bc6f7f4f">02156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__rsrc__tblx_1_1cvmx__psm__rsrc__tblx__s.html#aac7f29674b4b3bc8295264c9bc6f7f4f">mab_map</a>                      : 64;
<a name="l02157"></a>02157 <span class="preprocessor">#endif</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__rsrc__tblx.html#a8572c285bb6b9c03cacf56ff2476084e">s</a>;
<a name="l02159"></a><a class="code" href="unioncvmx__psm__rsrc__tblx.html#a3156caef261d6cce77ffa7566316a29f">02159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__rsrc__tblx_1_1cvmx__psm__rsrc__tblx__s.html">cvmx_psm_rsrc_tblx_s</a>           <a class="code" href="unioncvmx__psm__rsrc__tblx.html#a3156caef261d6cce77ffa7566316a29f">cnf75xx</a>;
<a name="l02160"></a>02160 };
<a name="l02161"></a><a class="code" href="cvmx-psm-defs_8h.html#a0f31cf051117e6320983656c4eb4a901">02161</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__rsrc__tblx.html" title="cvmx_psm_rsrc_tbl#">cvmx_psm_rsrc_tblx</a> <a class="code" href="unioncvmx__psm__rsrc__tblx.html" title="cvmx_psm_rsrc_tbl#">cvmx_psm_rsrc_tblx_t</a>;
<a name="l02162"></a>02162 <span class="comment"></span>
<a name="l02163"></a>02163 <span class="comment">/**</span>
<a name="l02164"></a>02164 <span class="comment"> * cvmx_psm_rst</span>
<a name="l02165"></a>02165 <span class="comment"> *</span>
<a name="l02166"></a>02166 <span class="comment"> * This register provides a mechanism to reset the entire PSM or</span>
<a name="l02167"></a>02167 <span class="comment"> * individual PSM queues.</span>
<a name="l02168"></a>02168 <span class="comment"> */</span>
<a name="l02169"></a><a class="code" href="unioncvmx__psm__rst.html">02169</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__rst.html" title="cvmx_psm_rst">cvmx_psm_rst</a> {
<a name="l02170"></a><a class="code" href="unioncvmx__psm__rst.html#a38aa9ada616838e11e1535aebde2ea36">02170</a>     uint64_t <a class="code" href="unioncvmx__psm__rst.html#a38aa9ada616838e11e1535aebde2ea36">u64</a>;
<a name="l02171"></a><a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html">02171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html">cvmx_psm_rst_s</a> {
<a name="l02172"></a>02172 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#a1d41ad5e9314e4106765dba496376783">psm_reset</a>                    : 1;  <span class="comment">/**&lt; When set, will reset entire PSM to hardware reset state. */</span>
<a name="l02174"></a>02174     uint64_t <a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#ad8958c34b72f5537bba1d4ff3fb4e0fa">reserved_48_62</a>               : 15;
<a name="l02175"></a>02175     uint64_t <a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#a607dcda63c6631136141ea359d8ce0e2">queue_reset</a>                  : 48; <span class="comment">/**&lt; Each bit written 1 will reset an individual queue.  Reset will empty the queue</span>
<a name="l02176"></a>02176 <span class="comment">                                                         but not reset any in-flight jobs dispatched from the given queue, and</span>
<a name="l02177"></a>02177 <span class="comment">                                                         will not change the size of the queue. */</span>
<a name="l02178"></a>02178 <span class="preprocessor">#else</span>
<a name="l02179"></a><a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#a607dcda63c6631136141ea359d8ce0e2">02179</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#a607dcda63c6631136141ea359d8ce0e2">queue_reset</a>                  : 48;
<a name="l02180"></a><a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#ad8958c34b72f5537bba1d4ff3fb4e0fa">02180</a>     uint64_t <a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#ad8958c34b72f5537bba1d4ff3fb4e0fa">reserved_48_62</a>               : 15;
<a name="l02181"></a><a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#a1d41ad5e9314e4106765dba496376783">02181</a>     uint64_t <a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html#a1d41ad5e9314e4106765dba496376783">psm_reset</a>                    : 1;
<a name="l02182"></a>02182 <span class="preprocessor">#endif</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__rst.html#afb2e73f851f826bd28d03c580edf7183">s</a>;
<a name="l02184"></a><a class="code" href="unioncvmx__psm__rst.html#a0e1623b4d84b8f5052ff9de673dcfa4a">02184</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__rst_1_1cvmx__psm__rst__s.html">cvmx_psm_rst_s</a>                 <a class="code" href="unioncvmx__psm__rst.html#a0e1623b4d84b8f5052ff9de673dcfa4a">cnf75xx</a>;
<a name="l02185"></a>02185 };
<a name="l02186"></a><a class="code" href="cvmx-psm-defs_8h.html#a293eeae868f42f68ab0df580831d792f">02186</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__rst.html" title="cvmx_psm_rst">cvmx_psm_rst</a> <a class="code" href="unioncvmx__psm__rst.html" title="cvmx_psm_rst">cvmx_psm_rst_t</a>;
<a name="l02187"></a>02187 <span class="comment"></span>
<a name="l02188"></a>02188 <span class="comment">/**</span>
<a name="l02189"></a>02189 <span class="comment"> * cvmx_psm_sclk_dll_status</span>
<a name="l02190"></a>02190 <span class="comment"> *</span>
<a name="l02191"></a>02191 <span class="comment"> * Status of the ROC SCLK DLL.</span>
<a name="l02192"></a>02192 <span class="comment"> *</span>
<a name="l02193"></a>02193 <span class="comment"> */</span>
<a name="l02194"></a><a class="code" href="unioncvmx__psm__sclk__dll__status.html">02194</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__sclk__dll__status.html" title="cvmx_psm_sclk_dll_status">cvmx_psm_sclk_dll_status</a> {
<a name="l02195"></a><a class="code" href="unioncvmx__psm__sclk__dll__status.html#af520b297dcfdf4e900d11e6527af8aa2">02195</a>     uint64_t <a class="code" href="unioncvmx__psm__sclk__dll__status.html#af520b297dcfdf4e900d11e6527af8aa2">u64</a>;
<a name="l02196"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html">02196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html">cvmx_psm_sclk_dll_status_s</a> {
<a name="l02197"></a>02197 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a96c1a2e98cb1bf6352d0ae4bf720131a">reserved_60_63</a>               : 4;
<a name="l02199"></a>02199     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#ade5d45b3c8682e8c6c4fde56834aab10">max_dll_setting</a>              : 12; <span class="comment">/**&lt; Max reported DLL setting. */</span>
<a name="l02200"></a>02200     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a70f61bac4d9e9a89c19b9a24ebbe9a50">min_dll_setting</a>              : 12; <span class="comment">/**&lt; Min reported DLL setting. */</span>
<a name="l02201"></a>02201     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#aa598aac6709daf1db89b9fb821622596">pd_pos_sclk_refclk</a>           : 1;  <span class="comment">/**&lt; Synchronized pd_pos_sclk_refclk from ROC SCLK DLL cmb0 phase detectors. */</span>
<a name="l02202"></a>02202     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a6e56b384bb63c68bccda9b7649c06e7c">pdl_sclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdl_sclk_refclk from ROC SCLK DLL cmb0 phase detectors. */</span>
<a name="l02203"></a>02203     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#abcbc2c37e8eca0f4968e13efa28c23a8">pdr_sclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdr_sclk_refclk from ROC SCLK DLL cmb0 phase detectors. */</span>
<a name="l02204"></a>02204     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a9092624a0fa63fba30dfaa9869b1eea1">reserved_32_32</a>               : 1;
<a name="l02205"></a>02205     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a7020dc349050da2d73ad68644618cc69">dll_dly_elem_en</a>              : 16; <span class="comment">/**&lt; The ROC SCLK delay element enable setting, from the negative edge of refclk. */</span>
<a name="l02206"></a>02206     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#addb68a926dc56a5a05da4a3afddc2226">dll_setting</a>                  : 12; <span class="comment">/**&lt; The ROC SCLK DLL setting, from the negative edge of refclk. */</span>
<a name="l02207"></a>02207     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a615516a6e355e834efdb6ab679b775c0">reserved_1_3</a>                 : 3;
<a name="l02208"></a>02208     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a6c03b1c4ed3b7494ad1ac0c29660ad69">dll_lock</a>                     : 1;  <span class="comment">/**&lt; The dll_lock signal from ROC SCLK DLL, from the positive edge of refclk. */</span>
<a name="l02209"></a>02209 <span class="preprocessor">#else</span>
<a name="l02210"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a6c03b1c4ed3b7494ad1ac0c29660ad69">02210</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a6c03b1c4ed3b7494ad1ac0c29660ad69">dll_lock</a>                     : 1;
<a name="l02211"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a615516a6e355e834efdb6ab679b775c0">02211</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a615516a6e355e834efdb6ab679b775c0">reserved_1_3</a>                 : 3;
<a name="l02212"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#addb68a926dc56a5a05da4a3afddc2226">02212</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#addb68a926dc56a5a05da4a3afddc2226">dll_setting</a>                  : 12;
<a name="l02213"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a7020dc349050da2d73ad68644618cc69">02213</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a7020dc349050da2d73ad68644618cc69">dll_dly_elem_en</a>              : 16;
<a name="l02214"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a9092624a0fa63fba30dfaa9869b1eea1">02214</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a9092624a0fa63fba30dfaa9869b1eea1">reserved_32_32</a>               : 1;
<a name="l02215"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#abcbc2c37e8eca0f4968e13efa28c23a8">02215</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#abcbc2c37e8eca0f4968e13efa28c23a8">pdr_sclk_refclk</a>              : 1;
<a name="l02216"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a6e56b384bb63c68bccda9b7649c06e7c">02216</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a6e56b384bb63c68bccda9b7649c06e7c">pdl_sclk_refclk</a>              : 1;
<a name="l02217"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#aa598aac6709daf1db89b9fb821622596">02217</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#aa598aac6709daf1db89b9fb821622596">pd_pos_sclk_refclk</a>           : 1;
<a name="l02218"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a70f61bac4d9e9a89c19b9a24ebbe9a50">02218</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a70f61bac4d9e9a89c19b9a24ebbe9a50">min_dll_setting</a>              : 12;
<a name="l02219"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#ade5d45b3c8682e8c6c4fde56834aab10">02219</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#ade5d45b3c8682e8c6c4fde56834aab10">max_dll_setting</a>              : 12;
<a name="l02220"></a><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a96c1a2e98cb1bf6352d0ae4bf720131a">02220</a>     uint64_t <a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html#a96c1a2e98cb1bf6352d0ae4bf720131a">reserved_60_63</a>               : 4;
<a name="l02221"></a>02221 <span class="preprocessor">#endif</span>
<a name="l02222"></a>02222 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__sclk__dll__status.html#ad1ebd18c6f50ab18a36c2d6e1ad353ee">s</a>;
<a name="l02223"></a><a class="code" href="unioncvmx__psm__sclk__dll__status.html#af40dfa2ae8f2ebf89761ff154b87e976">02223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__sclk__dll__status_1_1cvmx__psm__sclk__dll__status__s.html">cvmx_psm_sclk_dll_status_s</a>     <a class="code" href="unioncvmx__psm__sclk__dll__status.html#af40dfa2ae8f2ebf89761ff154b87e976">cnf75xx</a>;
<a name="l02224"></a>02224 };
<a name="l02225"></a><a class="code" href="cvmx-psm-defs_8h.html#af3232c01d5c7943f500409a75cd45199">02225</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__sclk__dll__status.html" title="cvmx_psm_sclk_dll_status">cvmx_psm_sclk_dll_status</a> <a class="code" href="unioncvmx__psm__sclk__dll__status.html" title="cvmx_psm_sclk_dll_status">cvmx_psm_sclk_dll_status_t</a>;
<a name="l02226"></a>02226 <span class="comment"></span>
<a name="l02227"></a>02227 <span class="comment">/**</span>
<a name="l02228"></a>02228 <span class="comment"> * cvmx_psm_timer_cfg</span>
<a name="l02229"></a>02229 <span class="comment"> *</span>
<a name="l02230"></a>02230 <span class="comment"> * This register configures the PSM timer.</span>
<a name="l02231"></a>02231 <span class="comment"> *</span>
<a name="l02232"></a>02232 <span class="comment"> */</span>
<a name="l02233"></a><a class="code" href="unioncvmx__psm__timer__cfg.html">02233</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__timer__cfg.html" title="cvmx_psm_timer_cfg">cvmx_psm_timer_cfg</a> {
<a name="l02234"></a><a class="code" href="unioncvmx__psm__timer__cfg.html#a7be9af5ec498344b793a150ac78c16f9">02234</a>     uint64_t <a class="code" href="unioncvmx__psm__timer__cfg.html#a7be9af5ec498344b793a150ac78c16f9">u64</a>;
<a name="l02235"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html">02235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html">cvmx_psm_timer_cfg_s</a> {
<a name="l02236"></a>02236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a504efcb9a515d7f34ab0b87ee643fe12">ena</a>                          : 1;  <span class="comment">/**&lt; Timer enable. */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#aaa9dad27d6e3a0f922b521b1eeed27da">reserved_49_62</a>               : 14;
<a name="l02239"></a>02239     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a32c5ad1ef303448130268311e6ba0c02">bcast_mode</a>                   : 1;  <span class="comment">/**&lt; Enables the timer broadcast mode. When set, the PSM will send a</span>
<a name="l02240"></a>02240 <span class="comment">                                                         message to the MDABs each time it receives an SOS from the RFIF. */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#ae5599b7411b6838629f17a188922c01a">reserved_41_47</a>               : 7;
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a79e01bdea760c8a39156ed638600cdc4">frame_mode</a>                   : 1;  <span class="comment">/**&lt; Selects the mode for counting frames and sub-frames.</span>
<a name="l02243"></a>02243 <span class="comment">                                                         0 = PSM mode. PSM advances the subframe/frame upon receiving SOS from</span>
<a name="l02244"></a>02244 <span class="comment">                                                         RFIF.</span>
<a name="l02245"></a>02245 <span class="comment">                                                         1 = RFIF mode. PSM uses the subframe/frame values supplied by RFIF on</span>
<a name="l02246"></a>02246 <span class="comment">                                                         each SOS. */</span>
<a name="l02247"></a>02247     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a05dfb982febb754b160ee477458f3289">reserved_32_39</a>               : 8;
<a name="l02248"></a>02248     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#af8aa1b43ac8808ca7b040081eb47eb20">tick_max</a>                     : 16; <span class="comment">/**&lt; Sets the maximum tick count value.  If the tick counter exceeds this</span>
<a name="l02249"></a>02249 <span class="comment">                                                         maximum value without receiving a SOS from RFIF, a PSM_SOSF_ERROR</span>
<a name="l02250"></a>02250 <span class="comment">                                                         interrupt will be raised. */</span>
<a name="l02251"></a>02251     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#aea63d65cad8d5a78b42c4b269197d3e5">reserved_8_15</a>                : 8;
<a name="l02252"></a>02252     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a129244c34f3504a0d78f803cbeda5ef6">tick_div</a>                     : 8;  <span class="comment">/**&lt; Divider value for generating the tick clock from the SCLK.</span>
<a name="l02253"></a>02253 <span class="comment">                                                         PSM_TIMER_VAL[TICK] is incremented by one every TICK_DIV cycles. */</span>
<a name="l02254"></a>02254 <span class="preprocessor">#else</span>
<a name="l02255"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a129244c34f3504a0d78f803cbeda5ef6">02255</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a129244c34f3504a0d78f803cbeda5ef6">tick_div</a>                     : 8;
<a name="l02256"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#aea63d65cad8d5a78b42c4b269197d3e5">02256</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#aea63d65cad8d5a78b42c4b269197d3e5">reserved_8_15</a>                : 8;
<a name="l02257"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#af8aa1b43ac8808ca7b040081eb47eb20">02257</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#af8aa1b43ac8808ca7b040081eb47eb20">tick_max</a>                     : 16;
<a name="l02258"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a05dfb982febb754b160ee477458f3289">02258</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a05dfb982febb754b160ee477458f3289">reserved_32_39</a>               : 8;
<a name="l02259"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a79e01bdea760c8a39156ed638600cdc4">02259</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a79e01bdea760c8a39156ed638600cdc4">frame_mode</a>                   : 1;
<a name="l02260"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#ae5599b7411b6838629f17a188922c01a">02260</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#ae5599b7411b6838629f17a188922c01a">reserved_41_47</a>               : 7;
<a name="l02261"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a32c5ad1ef303448130268311e6ba0c02">02261</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a32c5ad1ef303448130268311e6ba0c02">bcast_mode</a>                   : 1;
<a name="l02262"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#aaa9dad27d6e3a0f922b521b1eeed27da">02262</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#aaa9dad27d6e3a0f922b521b1eeed27da">reserved_49_62</a>               : 14;
<a name="l02263"></a><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a504efcb9a515d7f34ab0b87ee643fe12">02263</a>     uint64_t <a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html#a504efcb9a515d7f34ab0b87ee643fe12">ena</a>                          : 1;
<a name="l02264"></a>02264 <span class="preprocessor">#endif</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__timer__cfg.html#a180f486f6b3d563b64e2cf2bb667c419">s</a>;
<a name="l02266"></a><a class="code" href="unioncvmx__psm__timer__cfg.html#a441488fc6b1f303c79a4674fe21892e5">02266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__timer__cfg_1_1cvmx__psm__timer__cfg__s.html">cvmx_psm_timer_cfg_s</a>           <a class="code" href="unioncvmx__psm__timer__cfg.html#a441488fc6b1f303c79a4674fe21892e5">cnf75xx</a>;
<a name="l02267"></a>02267 };
<a name="l02268"></a><a class="code" href="cvmx-psm-defs_8h.html#a209f395359edd63d8424f496ddc1ed22">02268</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__timer__cfg.html" title="cvmx_psm_timer_cfg">cvmx_psm_timer_cfg</a> <a class="code" href="unioncvmx__psm__timer__cfg.html" title="cvmx_psm_timer_cfg">cvmx_psm_timer_cfg_t</a>;
<a name="l02269"></a>02269 <span class="comment"></span>
<a name="l02270"></a>02270 <span class="comment">/**</span>
<a name="l02271"></a>02271 <span class="comment"> * cvmx_psm_timer_val</span>
<a name="l02272"></a>02272 <span class="comment"> *</span>
<a name="l02273"></a>02273 <span class="comment"> * This register holds the frame/subframe count and timer tick within the</span>
<a name="l02274"></a>02274 <span class="comment"> * subframe. [TICK] is incremented on the divided clock (specified</span>
<a name="l02275"></a>02275 <span class="comment"> * by PSM_TIMER_CFG[TICK_DIV]) and reset on every SOS. Based on PSM_TIMER_CFG[FRAME_MODE], the</span>
<a name="l02276"></a>02276 <span class="comment"> * frame and subframe counts are either captured from the RFIF</span>
<a name="l02277"></a>02277 <span class="comment"> * (PSM_TIMER_CFG[FRAME_MODE] = 1), or automatically incremented on each SOS</span>
<a name="l02278"></a>02278 <span class="comment"> * received from RFIF.</span>
<a name="l02279"></a>02279 <span class="comment"> * (PSM_TIMER_CFG[FRAME_MODE] = 0). This PSM timer is used for timestamps in</span>
<a name="l02280"></a>02280 <span class="comment"> * job log entries, when writing status for WRSTS commands, and for WAIT</span>
<a name="l02281"></a>02281 <span class="comment"> * commands.</span>
<a name="l02282"></a>02282 <span class="comment"> *</span>
<a name="l02283"></a>02283 <span class="comment"> * If no SOS is received from RFIF, then [TICK] will continue to increment,</span>
<a name="l02284"></a>02284 <span class="comment"> * eventually wrapping around to zero.</span>
<a name="l02285"></a>02285 <span class="comment"> */</span>
<a name="l02286"></a><a class="code" href="unioncvmx__psm__timer__val.html">02286</a> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__timer__val.html" title="cvmx_psm_timer_val">cvmx_psm_timer_val</a> {
<a name="l02287"></a><a class="code" href="unioncvmx__psm__timer__val.html#aa816b746b29dad65dffc675285378c69">02287</a>     uint64_t <a class="code" href="unioncvmx__psm__timer__val.html#aa816b746b29dad65dffc675285378c69">u64</a>;
<a name="l02288"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html">02288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html">cvmx_psm_timer_val_s</a> {
<a name="l02289"></a>02289 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a6a7788d4b2b50d26fa7e25c764ee0b42">reserved_59_63</a>               : 5;
<a name="l02291"></a>02291     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a19c65a000087135001b935321de41bf3">frame_update</a>                 : 1;  <span class="comment">/**&lt; If written 1, update [FRAME] count.  If written 0, the [FRAME]</span>
<a name="l02292"></a>02292 <span class="comment">                                                         count remains unchanged. */</span>
<a name="l02293"></a>02293     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#af88fc3d97108a504edb85455cd212147">sf_update</a>                    : 1;  <span class="comment">/**&lt; If written 1, update [SUBFRAME] count.  If written 0, the [SUBFRAME]</span>
<a name="l02294"></a>02294 <span class="comment">                                                         count remains unchanged. */</span>
<a name="l02295"></a>02295     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#aa64eeec857cf0b438af5f72bd8e70e16">tick_update</a>                  : 1;  <span class="comment">/**&lt; If written 1, update [TICK] count.  If written 0, the [TICK]</span>
<a name="l02296"></a>02296 <span class="comment">                                                         count remains unchanged. */</span>
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a3200e1997037f60285507cc892e3db28">reserved_32_55</a>               : 24;
<a name="l02298"></a>02298     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a7443b9c698f4fb4cf2b9db5cf6e36307">frame</a>                        : 12; <span class="comment">/**&lt; Frame count (i.e., BFN). */</span>
<a name="l02299"></a>02299     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a8b8587ce39e576fce66738bd9c365ad4">subframe</a>                     : 4;  <span class="comment">/**&lt; Subframe count. */</span>
<a name="l02300"></a>02300     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a2ca1f09299ebd55283cb7852c6660770">tick</a>                         : 16; <span class="comment">/**&lt; Current timer count. When enabled, a SOS signal from RFIF will reset</span>
<a name="l02301"></a>02301 <span class="comment">                                                         [TICK] to 0.  Otherwise [TICK] increments by one every</span>
<a name="l02302"></a>02302 <span class="comment">                                                         PSM_TIMER_CFG[TICK_DIV] cycles. */</span>
<a name="l02303"></a>02303 <span class="preprocessor">#else</span>
<a name="l02304"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a2ca1f09299ebd55283cb7852c6660770">02304</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a2ca1f09299ebd55283cb7852c6660770">tick</a>                         : 16;
<a name="l02305"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a8b8587ce39e576fce66738bd9c365ad4">02305</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a8b8587ce39e576fce66738bd9c365ad4">subframe</a>                     : 4;
<a name="l02306"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a7443b9c698f4fb4cf2b9db5cf6e36307">02306</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a7443b9c698f4fb4cf2b9db5cf6e36307">frame</a>                        : 12;
<a name="l02307"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a3200e1997037f60285507cc892e3db28">02307</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a3200e1997037f60285507cc892e3db28">reserved_32_55</a>               : 24;
<a name="l02308"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#aa64eeec857cf0b438af5f72bd8e70e16">02308</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#aa64eeec857cf0b438af5f72bd8e70e16">tick_update</a>                  : 1;
<a name="l02309"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#af88fc3d97108a504edb85455cd212147">02309</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#af88fc3d97108a504edb85455cd212147">sf_update</a>                    : 1;
<a name="l02310"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a19c65a000087135001b935321de41bf3">02310</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a19c65a000087135001b935321de41bf3">frame_update</a>                 : 1;
<a name="l02311"></a><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a6a7788d4b2b50d26fa7e25c764ee0b42">02311</a>     uint64_t <a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html#a6a7788d4b2b50d26fa7e25c764ee0b42">reserved_59_63</a>               : 5;
<a name="l02312"></a>02312 <span class="preprocessor">#endif</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__psm__timer__val.html#afe55c388854fc3fb759d817d7b794c2a">s</a>;
<a name="l02314"></a><a class="code" href="unioncvmx__psm__timer__val.html#a981260951714dbed590f86e36dbe238d">02314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__psm__timer__val_1_1cvmx__psm__timer__val__s.html">cvmx_psm_timer_val_s</a>           <a class="code" href="unioncvmx__psm__timer__val.html#a981260951714dbed590f86e36dbe238d">cnf75xx</a>;
<a name="l02315"></a>02315 };
<a name="l02316"></a><a class="code" href="cvmx-psm-defs_8h.html#af8cca98e0be69d18d4a783769faa9b39">02316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__psm__timer__val.html" title="cvmx_psm_timer_val">cvmx_psm_timer_val</a> <a class="code" href="unioncvmx__psm__timer__val.html" title="cvmx_psm_timer_val">cvmx_psm_timer_val_t</a>;
<a name="l02317"></a>02317 
<a name="l02318"></a>02318 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
