

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_1_1_s'
================================================================
* Date:           Wed Apr 14 11:59:04 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       26|       26| 86.658 ns | 86.658 ns |   26|   26|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       11|       11|         2|          1|          1|    11|    yes   |
        |- Loop 2  |       11|       11|         2|          1|          1|    11|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       50|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      278|    -|
|Register             |        -|      -|      764|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      764|      328|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_210_p2                    |     +    |      0|  0|   6|           4|           1|
    |c3_fu_277_p2                      |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_127                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_228                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_204_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln637_fu_271_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  50|          28|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_135_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_02_0_i_phi_fu_123_p4       |   9|          2|    4|          8|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_143  |  53|         12|   32|        384|
    |ap_sig_allocacmp_local_U_0_0_040_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_100_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_101_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_102_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_103_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_104_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_95_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_96_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_97_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_98_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_99_load            |   9|          2|   32|         64|
    |c3_0_i_reg_131                          |   9|          2|    4|          8|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_119                        |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 278|         60|  406|       1138|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_143  |  32|   0|   32|          0|
    |c2_V_reg_408                            |   4|   0|    4|          0|
    |c3_0_i_reg_131                          |   4|   0|    4|          0|
    |c3_reg_417                              |   4|   0|    4|          0|
    |icmp_ln587_reg_404                      |   1|   0|    1|          0|
    |icmp_ln637_reg_413                      |   1|   0|    1|          0|
    |local_U_0_0_040_load_reg_349            |  32|   0|   32|          0|
    |p_02_0_i_reg_119                        |   4|   0|    4|          0|
    |tmp_100_fu_86                           |  32|   0|   32|          0|
    |tmp_100_load_reg_379                    |  32|   0|   32|          0|
    |tmp_101_fu_90                           |  32|   0|   32|          0|
    |tmp_101_load_reg_384                    |  32|   0|   32|          0|
    |tmp_102_fu_94                           |  32|   0|   32|          0|
    |tmp_102_load_reg_389                    |  32|   0|   32|          0|
    |tmp_103_fu_98                           |  32|   0|   32|          0|
    |tmp_103_load_reg_394                    |  32|   0|   32|          0|
    |tmp_104_fu_102                          |  32|   0|   32|          0|
    |tmp_104_load_reg_399                    |  32|   0|   32|          0|
    |tmp_95_fu_66                            |  32|   0|   32|          0|
    |tmp_95_load_reg_354                     |  32|   0|   32|          0|
    |tmp_96_fu_70                            |  32|   0|   32|          0|
    |tmp_96_load_reg_359                     |  32|   0|   32|          0|
    |tmp_97_fu_74                            |  32|   0|   32|          0|
    |tmp_97_load_reg_364                     |  32|   0|   32|          0|
    |tmp_98_fu_78                            |  32|   0|   32|          0|
    |tmp_98_load_reg_369                     |  32|   0|   32|          0|
    |tmp_99_fu_82                            |  32|   0|   32|          0|
    |tmp_99_load_reg_374                     |  32|   0|   32|          0|
    |tmp_fu_62                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 764|   0|  764|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<1, 1> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_95 = alloca float"   --->   Operation 9 'alloca' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_96 = alloca float"   --->   Operation 10 'alloca' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_97 = alloca float"   --->   Operation 11 'alloca' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_98 = alloca float"   --->   Operation 12 'alloca' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_99 = alloca float"   --->   Operation 13 'alloca' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_100 = alloca float"   --->   Operation 14 'alloca' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_101 = alloca float"   --->   Operation 15 'alloca' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_102 = alloca float"   --->   Operation 16 'alloca' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_103 = alloca float"   --->   Operation 17 'alloca' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_104 = alloca float"   --->   Operation 18 'alloca' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i4 [ 1, %0 ], [ %c2_V, %hls_label_217_end ]"   --->   Operation 22 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%local_U_0_0_040_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 23 'load' 'local_U_0_0_040_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_95_load = load float* %tmp_95" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 24 'load' 'tmp_95_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_96_load = load float* %tmp_96" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 25 'load' 'tmp_96_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_97_load = load float* %tmp_97" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 26 'load' 'tmp_97_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_98_load = load float* %tmp_98" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 27 'load' 'tmp_98_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_99_load = load float* %tmp_99" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 28 'load' 'tmp_99_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_100_load = load float* %tmp_100" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 29 'load' 'tmp_100_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_101_load = load float* %tmp_101" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 30 'load' 'tmp_101_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_102_load = load float* %tmp_102" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 31 'load' 'tmp_102_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_103_load = load float* %tmp_103" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 32 'load' 'tmp_103_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_104_load = load float* %tmp_104" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 33 'load' 'tmp_104_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.65ns)   --->   "%icmp_ln587 = icmp eq i4 %p_02_0_i, -4" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 34 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<1, 1>.exit.preheader", label %hls_label_217_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.63ns)   --->   "switch i4 %p_02_0_i, label %branch22 [
    i4 1, label %hls_label_217_begin.hls_label_217_end_crit_edge
    i4 2, label %branch13
    i4 3, label %branch14
    i4 4, label %branch15
    i4 5, label %branch16
    i4 6, label %branch17
    i4 7, label %branch18
    i4 -8, label %branch19
    i4 -7, label %branch20
    i4 -6, label %branch21
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 37 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.63>
ST_2 : Operation 38 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 38 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str56)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 39 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 40 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%tmp_107 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 41 'read' 'tmp_107' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_103" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 42 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 43 'br' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_102" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 44 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 45 'br' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_101" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 46 'store' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 47 'br' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_100" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 48 'store' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 49 'br' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_99" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 50 'store' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 51 'br' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_98" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'store' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_97" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'store' <Predicate = (p_02_0_i == 4)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (p_02_0_i == 4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_96" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'store' <Predicate = (p_02_0_i == 3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 57 'br' <Predicate = (p_02_0_i == 3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_95" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 58 'store' <Predicate = (p_02_0_i == 2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 59 'br' <Predicate = (p_02_0_i == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'br' <Predicate = (p_02_0_i == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_107, float* %tmp_104" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i == 15) | (p_02_0_i == 14) | (p_02_0_i == 13) | (p_02_0_i == 12) | (p_02_0_i == 11) | (p_02_0_i == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_217_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'br' <Predicate = (p_02_0_i == 15) | (p_02_0_i == 14) | (p_02_0_i == 13) | (p_02_0_i == 12) | (p_02_0_i == 11) | (p_02_0_i == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str56, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 64 'specregionend' 'empty_443' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 65 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 66 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<1, 1>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.78>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%c3_0_i = phi i4 [ %c3, %hls_label_218_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<1, 1>.exit.preheader" ]"   --->   Operation 67 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln637 = icmp eq i4 %c3_0_i, -5" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 68 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_444 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 69 'speclooptripcount' 'empty_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.33ns)   --->   "%c3 = add i4 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 70 'add' 'c3' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<1, 1>.exit", label %hls_label_218_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.78ns)   --->   "switch i4 %c3_0_i, label %branch10 [
    i4 0, label %hls_label_218_end
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 72 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.78>
ST_5 : Operation 73 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 73 'br' <Predicate = (!icmp_ln637 & c3_0_i == 9)> <Delay = 0.78>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 74 'br' <Predicate = (!icmp_ln637 & c3_0_i == 8)> <Delay = 0.78>
ST_5 : Operation 75 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 75 'br' <Predicate = (!icmp_ln637 & c3_0_i == 7)> <Delay = 0.78>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 76 'br' <Predicate = (!icmp_ln637 & c3_0_i == 6)> <Delay = 0.78>
ST_5 : Operation 77 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 77 'br' <Predicate = (!icmp_ln637 & c3_0_i == 5)> <Delay = 0.78>
ST_5 : Operation 78 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 78 'br' <Predicate = (!icmp_ln637 & c3_0_i == 4)> <Delay = 0.78>
ST_5 : Operation 79 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 79 'br' <Predicate = (!icmp_ln637 & c3_0_i == 3)> <Delay = 0.78>
ST_5 : Operation 80 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 80 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.78>
ST_5 : Operation 81 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 81 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.78>
ST_5 : Operation 82 [1/1] (0.78ns)   --->   "br label %hls_label_218_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 82 'br' <Predicate = (!icmp_ln637 & c3_0_i != 0 & c3_0_i != 1 & c3_0_i != 2 & c3_0_i != 3 & c3_0_i != 4 & c3_0_i != 5 & c3_0_i != 6 & c3_0_i != 7 & c3_0_i != 8 & c3_0_i != 9)> <Delay = 0.78>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str55)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 83 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 84 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_95_load, %branch1 ], [ %tmp_96_load, %branch2 ], [ %tmp_97_load, %branch3 ], [ %tmp_98_load, %branch4 ], [ %tmp_99_load, %branch5 ], [ %tmp_100_load, %branch6 ], [ %tmp_101_load, %branch7 ], [ %tmp_102_load, %branch8 ], [ %tmp_103_load, %branch9 ], [ %tmp_104_load, %branch10 ], [ %local_U_0_0_040_load, %hls_label_218_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 85 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 86 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str55, i32 %tmp_2)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 87 'specregionend' 'empty_445' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<1, 1>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 88 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 00110000]
tmp_95               (alloca           ) [ 00110000]
tmp_96               (alloca           ) [ 00110000]
tmp_97               (alloca           ) [ 00110000]
tmp_98               (alloca           ) [ 00110000]
tmp_99               (alloca           ) [ 00110000]
tmp_100              (alloca           ) [ 00110000]
tmp_101              (alloca           ) [ 00110000]
tmp_102              (alloca           ) [ 00110000]
tmp_103              (alloca           ) [ 00110000]
tmp_104              (alloca           ) [ 00110000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
p_02_0_i             (phi              ) [ 00110000]
local_U_0_0_040_load (load             ) [ 00001110]
tmp_95_load          (load             ) [ 00001110]
tmp_96_load          (load             ) [ 00001110]
tmp_97_load          (load             ) [ 00001110]
tmp_98_load          (load             ) [ 00001110]
tmp_99_load          (load             ) [ 00001110]
tmp_100_load         (load             ) [ 00001110]
tmp_101_load         (load             ) [ 00001110]
tmp_102_load         (load             ) [ 00001110]
tmp_103_load         (load             ) [ 00001110]
tmp_104_load         (load             ) [ 00001110]
icmp_ln587           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
br_ln587             (br               ) [ 00000000]
switch_ln592         (switch           ) [ 00000000]
c2_V                 (add              ) [ 01110000]
tmp_s                (specregionbegin  ) [ 00000000]
specpipeline_ln588   (specpipeline     ) [ 00000000]
tmp_107              (read             ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
empty_443            (specregionend    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
br_ln637             (br               ) [ 00001110]
c3_0_i               (phi              ) [ 00000110]
icmp_ln637           (icmp             ) [ 00000110]
empty_444            (speclooptripcount) [ 00000000]
c3                   (add              ) [ 00001110]
br_ln637             (br               ) [ 00000000]
switch_ln640         (switch           ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
tmp_2                (specregionbegin  ) [ 00000000]
specpipeline_ln638   (specpipeline     ) [ 00000000]
fifo_data            (phi              ) [ 00000110]
write_ln641          (write            ) [ 00000000]
empty_445            (specregionend    ) [ 00000000]
br_ln637             (br               ) [ 00001110]
ret_ln690            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_95_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_95/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_96_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_96/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_97_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_97/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_98_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_98/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_99_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_99/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_100_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_100/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_101_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_102_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_103_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_104_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_107_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_107/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln641_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln641/6 "/>
</bind>
</comp>

<comp id="119" class="1005" name="p_02_0_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_02_0_i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="c3_0_i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="c3_0_i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="fifo_data_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="fifo_data_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="3"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="3"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="32" slack="3"/>
<pin id="152" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="32" slack="3"/>
<pin id="154" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="8" bw="32" slack="3"/>
<pin id="156" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="10" bw="32" slack="3"/>
<pin id="158" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="12" bw="32" slack="3"/>
<pin id="160" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="14" bw="32" slack="3"/>
<pin id="162" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="16" bw="32" slack="3"/>
<pin id="164" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="18" bw="32" slack="3"/>
<pin id="166" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="20" bw="32" slack="3"/>
<pin id="168" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="22" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="local_U_0_0_040_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_0_0_040_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_95_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_95_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_96_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_96_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_97_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_97_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_98_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_98_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_99_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_99_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_100_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_100_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_101_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_101_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_102_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_102_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_103_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_103_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_104_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_104_load/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln587_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="c2_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln592_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln592_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln592_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln592_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln592_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln592_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln592_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln592_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln592_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln592_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln592_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln637_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="c3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_95_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_96_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_97_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_98_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_99_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_100_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_101_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_102_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_103_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_104_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="349" class="1005" name="local_U_0_0_040_load_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="3"/>
<pin id="351" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_U_0_0_040_load "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_95_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_95_load "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_96_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="3"/>
<pin id="361" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_96_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_97_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_97_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_98_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="3"/>
<pin id="371" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_98_load "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_99_load_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="3"/>
<pin id="376" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_99_load "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_100_load_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="3"/>
<pin id="381" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_100_load "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_101_load_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="3"/>
<pin id="386" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_101_load "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_102_load_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="3"/>
<pin id="391" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_102_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_103_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="3"/>
<pin id="396" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_103_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_104_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="3"/>
<pin id="401" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_104_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln587_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="408" class="1005" name="c2_V_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln637_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln637 "/>
</bind>
</comp>

<comp id="417" class="1005" name="c3_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="170"><net_src comp="146" pin="22"/><net_sink comp="112" pin=2"/></net>

<net id="208"><net_src comp="123" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="123" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="106" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="106" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="106" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="106" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="106" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="106" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="106" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="106" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="106" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="106" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="106" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="135" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="135" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="62" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="292"><net_src comp="66" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="298"><net_src comp="70" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="304"><net_src comp="74" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="310"><net_src comp="78" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="316"><net_src comp="82" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="322"><net_src comp="86" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="328"><net_src comp="90" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="334"><net_src comp="94" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="340"><net_src comp="98" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="346"><net_src comp="102" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="352"><net_src comp="171" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="146" pin=20"/></net>

<net id="357"><net_src comp="174" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="362"><net_src comp="177" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="367"><net_src comp="180" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="372"><net_src comp="183" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="377"><net_src comp="186" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="382"><net_src comp="189" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="387"><net_src comp="192" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="146" pin=12"/></net>

<net id="392"><net_src comp="195" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="146" pin=14"/></net>

<net id="397"><net_src comp="198" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="146" pin=16"/></net>

<net id="402"><net_src comp="201" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="146" pin=18"/></net>

<net id="407"><net_src comp="204" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="210" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="416"><net_src comp="271" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="277" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {6 }
 - Input state : 
	Port: U_drain_IO_L1_out_boundary<1, 1> : fifo_U_drain_local_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln587 : 1
		br_ln587 : 2
		switch_ln592 : 1
		c2_V : 1
	State 3
		empty_443 : 1
	State 4
	State 5
		icmp_ln637 : 1
		c3 : 1
		br_ln637 : 2
		switch_ln640 : 1
	State 6
		write_ln641 : 1
		empty_445 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln587_fu_204    |    0    |    9    |
|          |     icmp_ln637_fu_271    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |        c2_V_fu_210       |    0    |    6    |
|          |         c3_fu_277        |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_107_read_fu_106   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln641_write_fu_112 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    30   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        c2_V_reg_408        |    4   |
|       c3_0_i_reg_131       |    4   |
|         c3_reg_417         |    4   |
|      fifo_data_reg_143     |   32   |
|     icmp_ln587_reg_404     |    1   |
|     icmp_ln637_reg_413     |    1   |
|local_U_0_0_040_load_reg_349|   32   |
|      p_02_0_i_reg_119      |    4   |
|    tmp_100_load_reg_379    |   32   |
|       tmp_100_reg_319      |   32   |
|    tmp_101_load_reg_384    |   32   |
|       tmp_101_reg_325      |   32   |
|    tmp_102_load_reg_389    |   32   |
|       tmp_102_reg_331      |   32   |
|    tmp_103_load_reg_394    |   32   |
|       tmp_103_reg_337      |   32   |
|    tmp_104_load_reg_399    |   32   |
|       tmp_104_reg_343      |   32   |
|     tmp_95_load_reg_354    |   32   |
|       tmp_95_reg_289       |   32   |
|     tmp_96_load_reg_359    |   32   |
|       tmp_96_reg_295       |   32   |
|     tmp_97_load_reg_364    |   32   |
|       tmp_97_reg_301       |   32   |
|     tmp_98_load_reg_369    |   32   |
|       tmp_98_reg_307       |   32   |
|     tmp_99_load_reg_374    |   32   |
|       tmp_99_reg_313       |   32   |
|         tmp_reg_283        |   32   |
+----------------------------+--------+
|            Total           |   754  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_02_0_i_reg_119 |  p0  |   2  |   4  |    8   ||    9    |
|  c3_0_i_reg_131  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   30   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   754  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   754  |   48   |
+-----------+--------+--------+--------+
