

================================================================
== Synthesis Summary Report of 'equalizer'
================================================================
+ General Information: 
    * Date:           Wed Mar 27 16:37:46 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Audio_Equalizer_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |                        Modules                       | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |    |          |           |     |
    |                        & Loops                       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF    |    LUT    | URAM|
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |+ equalizer                                           |     -|  0.79|       36|  360.000|         -|       37|     -|        no|   3 (1%)|   -|  56 (~0%)|  194 (~0%)|    -|
    | + equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop   |     -|  0.79|       35|  350.000|         -|       35|     -|        no|  1 (~0%)|   -|  17 (~0%)|   52 (~0%)|    -|
    |  o Lowpass_Shift_Accumulate_Loop                     |     -|  7.30|       33|  330.000|         2|        1|    33|       yes|        -|   -|         -|          -|    -|
    | + equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop  |     -|  0.79|       35|  350.000|         -|       35|     -|        no|  1 (~0%)|   -|  17 (~0%)|   52 (~0%)|    -|
    |  o Bandpass_Shift_Accumulate_Loop                    |     -|  7.30|       33|  330.000|         2|        1|    33|       yes|        -|   -|         -|          -|    -|
    | + equalizer_Pipeline_Highpass_Shift_Accumulate_Loop  |     -|  0.79|       35|  350.000|         -|       35|     -|        no|  1 (~0%)|   -|  17 (~0%)|   52 (~0%)|    -|
    |  o Highpass_Shift_Accumulate_Loop                    |     -|  7.30|       33|  330.000|         2|        1|    33|       yes|        -|   -|         -|          -|    -|
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| SIGNAL_IN  | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| SIGNAL_OUT | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* AP_MEMORY
+-------------------------+----------+
| Interface               | Bitwidth |
+-------------------------+----------+
| bandpass_coefs_address0 | 6        |
| bandpass_coefs_address1 | 6        |
| bandpass_coefs_d0       | 32       |
| bandpass_coefs_d1       | 32       |
| bandpass_coefs_q0       | 32       |
| bandpass_coefs_q1       | 32       |
| highpass_coefs_address0 | 6        |
| highpass_coefs_address1 | 6        |
| highpass_coefs_d0       | 32       |
| highpass_coefs_d1       | 32       |
| highpass_coefs_q0       | 32       |
| highpass_coefs_q1       | 32       |
| lowpass_coefs_address0  | 6        |
| lowpass_coefs_address1  | 6        |
| lowpass_coefs_d0        | 32       |
| lowpass_coefs_d1        | 32       |
| lowpass_coefs_q0        | 32       |
| lowpass_coefs_q1        | 32       |
+-------------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+--------------------------------------------+
| Argument       | Direction | Datatype                                   |
+----------------+-----------+--------------------------------------------+
| SIGNAL_IN      | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| SIGNAL_OUT     | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| lowpass_coefs  | unused    | int*                                       |
| bandpass_coefs | unused    | int*                                       |
| highpass_coefs | unused    | int*                                       |
+----------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------------+-------------------------+-----------+----------+
| Argument       | HW Interface            | HW Type   | HW Usage |
+----------------+-------------------------+-----------+----------+
| SIGNAL_IN      | SIGNAL_IN               | interface |          |
| SIGNAL_OUT     | SIGNAL_OUT              | interface |          |
| lowpass_coefs  | lowpass_coefs_address0  | port      | offset   |
| lowpass_coefs  | lowpass_coefs_ce0       | port      |          |
| lowpass_coefs  | lowpass_coefs_we0       | port      |          |
| lowpass_coefs  | lowpass_coefs_d0        | port      |          |
| lowpass_coefs  | lowpass_coefs_q0        | port      |          |
| lowpass_coefs  | lowpass_coefs_address1  | port      | offset   |
| lowpass_coefs  | lowpass_coefs_ce1       | port      |          |
| lowpass_coefs  | lowpass_coefs_we1       | port      |          |
| lowpass_coefs  | lowpass_coefs_d1        | port      |          |
| lowpass_coefs  | lowpass_coefs_q1        | port      |          |
| bandpass_coefs | bandpass_coefs_address0 | port      | offset   |
| bandpass_coefs | bandpass_coefs_ce0      | port      |          |
| bandpass_coefs | bandpass_coefs_we0      | port      |          |
| bandpass_coefs | bandpass_coefs_d0       | port      |          |
| bandpass_coefs | bandpass_coefs_q0       | port      |          |
| bandpass_coefs | bandpass_coefs_address1 | port      | offset   |
| bandpass_coefs | bandpass_coefs_ce1      | port      |          |
| bandpass_coefs | bandpass_coefs_we1      | port      |          |
| bandpass_coefs | bandpass_coefs_d1       | port      |          |
| bandpass_coefs | bandpass_coefs_q1       | port      |          |
| highpass_coefs | highpass_coefs_address0 | port      | offset   |
| highpass_coefs | highpass_coefs_ce0      | port      |          |
| highpass_coefs | highpass_coefs_we0      | port      |          |
| highpass_coefs | highpass_coefs_d0       | port      |          |
| highpass_coefs | highpass_coefs_q0       | port      |          |
| highpass_coefs | highpass_coefs_address1 | port      | offset   |
| highpass_coefs | highpass_coefs_ce1      | port      |          |
| highpass_coefs | highpass_coefs_we1      | port      |          |
| highpass_coefs | highpass_coefs_d1       | port      |          |
| highpass_coefs | highpass_coefs_q1       | port      |          |
+----------------+-------------------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + equalizer                                          | 0   |        |          |     |        |         |
|  + equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop  | 0   |        |          |     |        |         |
|    add_ln37_fu_76_p2                                 | -   |        | add_ln37 | add | fabric | 0       |
|  + equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop | 0   |        |          |     |        |         |
|    add_ln44_fu_76_p2                                 | -   |        | add_ln44 | add | fabric | 0       |
|  + equalizer_Pipeline_Highpass_Shift_Accumulate_Loop | 0   |        |          |     |        |         |
|    add_ln51_fu_76_p2                                 | -   |        | add_ln51 | add | fabric | 0       |
+------------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------------------+------+------+--------+--------------------+---------+------+---------+
| Name                                                 | BRAM | URAM | Pragma | Variable           | Storage | Impl | Latency |
+------------------------------------------------------+------+------+--------+--------------------+---------+------+---------+
| + equalizer                                          | 3    | 0    |        |                    |         |      |         |
|  + equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop  | 1    | 0    |        |                    |         |      |         |
|    lowpass_shift_reg_U                               | 1    | -    |        | lowpass_shift_reg  | ram_s2p | auto | 1       |
|  + equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop | 1    | 0    |        |                    |         |      |         |
|    bandpass_shift_reg_U                              | 1    | -    |        | bandpass_shift_reg | ram_s2p | auto | 1       |
|  + equalizer_Pipeline_Highpass_Shift_Accumulate_Loop | 1    | 0    |        |                    |         |      |         |
|    highpass_shift_reg_U                              | 1    | -    |        | highpass_shift_reg | ram_s2p | auto | 1       |
+------------------------------------------------------+------+------+--------+--------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------+-------------------------------------------+
| Type      | Options              | Location                                  |
+-----------+----------------------+-------------------------------------------+
| interface | axis port=SIGNAL_IN  | equalizer.cpp:21 in equalizer, SIGNAL_IN  |
| interface | axis port=SIGNAL_OUT | equalizer.cpp:22 in equalizer, SIGNAL_OUT |
+-----------+----------------------+-------------------------------------------+


