// Seed: 363027151
module module_0;
  assign id_1 = id_1.id_1;
  uwire id_2 = id_1 == id_1.id_2 < 1'b0, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign id_1 = 1;
  assign id_2 = id_2;
  assign id_2[1] = id_1;
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2
    , id_5,
    output tri1  id_3
    , id_6
);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
