#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 26 09:17:40 2021
# Process ID: 13620
# Current directory: C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1
# Command line: vivado.exe -log CPU3_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU3_Top.tcl
# Log file: C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1/CPU3_Top.vds
# Journal file: C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU3_Top.tcl -notrace
Command: synth_design -top CPU3_Top -part xc7a100tcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29608
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:38]
WARNING: [Synth 8-992] PC_s is already implicitly declared earlier [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:64]
WARNING: [Synth 8-992] fout is already implicitly declared earlier [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:84]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU3_Top' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/CPU3_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'RIUSJB_CPU' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM_IF_ID' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM_IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM_IF' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM_IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ADD.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'ROM_SP2' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1/.Xil/Vivado-13620-DESKTOP-TBUDORJ/realtime/ROM_SP2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_SP2' (4#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1/.Xil/Vivado-13620-DESKTOP-TBUDORJ/realtime/ROM_SP2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IM' (5#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC0' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/PC0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC0' (6#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/PC0.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADDpc0' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ADDpc0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDpc0' (7#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ADDpc0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IM_IF' (8#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM_IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID1' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/D1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmU' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ImmU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmU' (9#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ImmU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (10#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/D1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IM_IF_ID' (11#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/IM_IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID2_CU' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2_CU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID2' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (12#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/CU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CU' (13#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/CU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ID2_CU' (14#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2_CU.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:92]
INFO: [Synth 8-6157] synthesizing module 'Regs' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (15#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_ABF' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU_ABF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ABF' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ABF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ABF' (16#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ABF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (17#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_ABF' (18#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU_ABF.v:23]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM_SP2' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1/.Xil/Vivado-13620-DESKTOP-TBUDORJ/realtime/RAM_SP2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_SP2' (19#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1/.Xil/Vivado-13620-DESKTOP-TBUDORJ/realtime/RAM_SP2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DM' (20#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MDR' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/MDR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (21#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/MDR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RIUSJB_CPU' (22#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/RIUSJB_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DISP' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/DISP.v:24]
INFO: [Synth 8-6157] synthesizing module 'Fdiv' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fdiv' (23#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:24]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Display' (24#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DISP' (25#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/DISP.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/CPU3_Top.v:55]
INFO: [Synth 8-6155] done synthesizing module 'CPU3_Top' (26#1) [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/CPU3_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.504 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1024.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/ip/ROM_SP2/ROM_SP2/ROM_SP2_in_context.xdc] for cell 'cpu3/MFD1/im_if1/IM1/im'
Finished Parsing XDC File [c:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/ip/ROM_SP2/ROM_SP2/ROM_SP2_in_context.xdc] for cell 'cpu3/MFD1/im_if1/IM1/im'
Parsing XDC File [c:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/ip/RAM_SP2/RAM_SP2/RAM_SP2_in_context.xdc] for cell 'cpu3/dm1/Data_RAM'
Finished Parsing XDC File [c:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/ip/RAM_SP2/RAM_SP2/RAM_SP2_in_context.xdc] for cell 'cpu3/dm1/Data_RAM'
Parsing XDC File [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/constrs_1/new/CPU3_1.xdc]
Finished Parsing XDC File [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/constrs_1/new/CPU3_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/constrs_1/new/CPU3_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU3_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU3_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1066.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1066.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu3/MFD1/im_if1/IM1/im. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu3/dm1/Data_RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'IS_SW_reg' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ID2.v:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0000 |                             0000
                      S1 |                             0001 |                             0001
                      S6 |                             0010 |                             0110
                      S2 |                             0011 |                             0010
                      S3 |                             0100 |                             0011
                      S5 |                             0101 |                             0101
                      S4 |                             0110 |                             0100
                      S7 |                             0111 |                             0111
                      S8 |                             1000 |                             1000
                      S9 |                             1001 |                             1001
                     S10 |                             1010 |                             1010
                     S12 |                             1011 |                             1100
                     S13 |                             1100 |                             1101
                     S14 |                             1101 |                             1110
                     S11 |                             1110 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'C32_reg' [C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.srcs/sources_1/new/ALU.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 3     
	  30 Input    4 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 9     
	  15 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 32    
	  11 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1066.977 ; gain = 42.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1098.605 ; gain = 74.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_SP2       |         1|
|2     |RAM_SP2       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |RAM_SP2 |     1|
|2     |ROM_SP2 |     1|
|3     |BUFG    |     2|
|4     |CARRY4  |    46|
|5     |LUT1    |     5|
|6     |LUT2    |    84|
|7     |LUT3    |    69|
|8     |LUT4    |   160|
|9     |LUT5    |   217|
|10    |LUT6    |   945|
|11    |MUXF7   |   327|
|12    |FDCE    |  1256|
|13    |LD      |     2|
|14    |IBUF    |     5|
|15    |OBUF    |    20|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1104.152 ; gain = 37.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.152 ; gain = 79.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1115.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1115.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1115.410 ; gain = 90.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhangtaoyuan/FPGA/Expr9_CPU3/Expr9_CPU3.runs/synth_1/CPU3_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU3_Top_utilization_synth.rpt -pb CPU3_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 09:18:50 2021...
