<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3388" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3388{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3388{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3388{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3388{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t5_3388{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_3388{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t7_3388{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3388{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t9_3388{left:69px;bottom:952px;letter-spacing:0.15px;}
#ta_3388{left:150px;bottom:952px;letter-spacing:0.19px;word-spacing:0.01px;}
#tb_3388{left:149px;bottom:926px;letter-spacing:0.22px;}
#tc_3388{left:69px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3388{left:704px;bottom:908px;}
#te_3388{left:719px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tf_3388{left:69px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3388{left:69px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#th_3388{left:69px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3388{left:69px;bottom:828px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#tj_3388{left:69px;bottom:811px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tk_3388{left:69px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tl_3388{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3388{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3388{left:355px;bottom:753px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#to_3388{left:449px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_3388{left:69px;bottom:736px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_3388{left:69px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3388{left:69px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3388{left:498px;bottom:703px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#tt_3388{left:602px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_3388{left:69px;bottom:635px;letter-spacing:0.15px;}
#tv_3388{left:150px;bottom:635px;letter-spacing:0.19px;word-spacing:-0.03px;}
#tw_3388{left:69px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#tx_3388{left:69px;bottom:593px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#ty_3388{left:69px;bottom:576px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_3388{left:69px;bottom:517px;letter-spacing:0.13px;}
#t10_3388{left:151px;bottom:517px;letter-spacing:0.15px;word-spacing:0.01px;}
#t11_3388{left:69px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_3388{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3388{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3388{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3388{left:69px;bottom:426px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t16_3388{left:69px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3388{left:69px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3388{left:69px;bottom:368px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#t19_3388{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3388{left:69px;bottom:334px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1b_3388{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_3388{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_3388{left:69px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1e_3388{left:440px;bottom:236px;letter-spacing:-0.13px;}
#t1f_3388{left:122px;bottom:215px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1g_3388{left:122px;bottom:199px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1h_3388{left:122px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1i_3388{left:122px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3388{left:122px;bottom:148px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t1k_3388{left:122px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_3388{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3388{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3388{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3388{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3388{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3388{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3388{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3388{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3388" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3388Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3388" style="-webkit-user-select: none;"><object width="935" height="1210" data="3388/3388.svg" type="image/svg+xml" id="pdf3388" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3388" class="t s1_3388">11-4 </span><span id="t2_3388" class="t s1_3388">Vol. 3A </span>
<span id="t3_3388" class="t s2_3388">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3388" class="t s3_3388">Beginning with the Pentium 4 and Intel Xeon processors, the I/O APIC and local APICs (using the xAPIC architec- </span>
<span id="t5_3388" class="t s3_3388">ture) communicate through the system bus (see Figure 11-2). The I/O APIC sends interrupt requests to the </span>
<span id="t6_3388" class="t s3_3388">processors on the system bus through bridge hardware that is part of the Intel chipset. The bridge hardware gener- </span>
<span id="t7_3388" class="t s3_3388">ates the interrupt messages that go to the local APICs. IPIs between local APICs are transmitted directly on the </span>
<span id="t8_3388" class="t s3_3388">system bus. </span>
<span id="t9_3388" class="t s4_3388">11.3 </span><span id="ta_3388" class="t s4_3388">THE INTEL® 82489DX EXTERNAL APIC, THE APIC, THE XAPIC, AND THE </span>
<span id="tb_3388" class="t s4_3388">X2APIC </span>
<span id="tc_3388" class="t s3_3388">The local APIC in the P6 family and Pentium processors is an architectural subset of the Intel </span>
<span id="td_3388" class="t s5_3388">® </span>
<span id="te_3388" class="t s3_3388">82489DX external </span>
<span id="tf_3388" class="t s3_3388">APIC. See Section 23.27.1, “Software Visible Differences Between the Local APIC and the 82489DX.” </span>
<span id="tg_3388" class="t s3_3388">The APIC architecture used in the Pentium 4 and Intel Xeon processors (called the xAPIC architecture) is an exten- </span>
<span id="th_3388" class="t s3_3388">sion of the APIC architecture found in the P6 family processors. The primary difference between the APIC and </span>
<span id="ti_3388" class="t s3_3388">xAPIC architectures is that with the xAPIC architecture, the local APICs and the I/O APIC communicate through the </span>
<span id="tj_3388" class="t s3_3388">system bus. With the APIC architecture, they communication through the APIC bus (see Section 11.2, “System Bus </span>
<span id="tk_3388" class="t s3_3388">Vs. APIC Bus”). Also, some APIC architectural features have been extended and/or modified in the xAPIC architec- </span>
<span id="tl_3388" class="t s3_3388">ture. These extensions and modifications are described in Section 11.4 through Section 11.10. </span>
<span id="tm_3388" class="t s3_3388">The basic operating mode of the xAPIC is </span><span id="tn_3388" class="t s6_3388">xAPIC mode</span><span id="to_3388" class="t s3_3388">. The x2APIC architecture is an extension of the xAPIC </span>
<span id="tp_3388" class="t s3_3388">architecture, primarily to increase processor addressability. The x2APIC architecture provides backward compati- </span>
<span id="tq_3388" class="t s3_3388">bility to the xAPIC architecture and forward extendability for future Intel platform innovations. These extensions </span>
<span id="tr_3388" class="t s3_3388">and modifications are supported by a new mode of execution (</span><span id="ts_3388" class="t s6_3388">x2APIC mode</span><span id="tt_3388" class="t s3_3388">) are detailed in Section 11.12. </span>
<span id="tu_3388" class="t s4_3388">11.4 </span><span id="tv_3388" class="t s4_3388">LOCAL APIC </span>
<span id="tw_3388" class="t s3_3388">The following sections describe the architecture of the local APIC and how to detect it, identify it, and determine its </span>
<span id="tx_3388" class="t s3_3388">status. Descriptions of how to program the local APIC are given in Section 11.5.1, “Local Vector Table,” and Section </span>
<span id="ty_3388" class="t s3_3388">11.6.1, “Interrupt Command Register (ICR).” </span>
<span id="tz_3388" class="t s7_3388">11.4.1 </span><span id="t10_3388" class="t s7_3388">The Local APIC Block Diagram </span>
<span id="t11_3388" class="t s3_3388">Figure 11-4 gives a functional block diagram for the local APIC. Software interacts with the local APIC by reading </span>
<span id="t12_3388" class="t s3_3388">and writing its registers. APIC registers are memory-mapped to a 4-KByte region of the processor’s physical </span>
<span id="t13_3388" class="t s3_3388">address space with an initial starting address of FEE00000H. For correct APIC operation, this address space must </span>
<span id="t14_3388" class="t s3_3388">be mapped to an area of memory that has been designated as strong uncacheable (UC). See Section 12.3, </span>
<span id="t15_3388" class="t s3_3388">“Methods of Caching Available.” </span>
<span id="t16_3388" class="t s3_3388">In MP system configurations, the APIC registers for Intel 64 or IA-32 processors on the system bus are initially </span>
<span id="t17_3388" class="t s3_3388">mapped to the same 4-KByte region of the physical address space. Software has the option of changing initial </span>
<span id="t18_3388" class="t s3_3388">mapping to a different 4-KByte region for all the local APICs or of mapping the APIC registers for each local APIC to </span>
<span id="t19_3388" class="t s3_3388">its own 4-KByte region. Section 11.4.5, “Relocating the Local APIC Registers,” describes how to relocate the base </span>
<span id="t1a_3388" class="t s3_3388">address for APIC registers. </span>
<span id="t1b_3388" class="t s3_3388">On processors supporting x2APIC architecture (indicated by CPUID.01H:ECX[21] = 1), the local APIC supports </span>
<span id="t1c_3388" class="t s3_3388">operation both in xAPIC mode and (if enabled by software) in x2APIC mode. x2APIC mode provides extended </span>
<span id="t1d_3388" class="t s3_3388">processor addressability (see Section 11.12). </span>
<span id="t1e_3388" class="t s8_3388">NOTE </span>
<span id="t1f_3388" class="t s3_3388">For P6 family, Pentium 4, and Intel Xeon processors, the APIC handles all memory accesses to </span>
<span id="t1g_3388" class="t s3_3388">addresses within the 4-KByte APIC register space internally and no external bus cycles are </span>
<span id="t1h_3388" class="t s3_3388">produced. For the Pentium processors with an on-chip APIC, bus cycles are produced for accesses </span>
<span id="t1i_3388" class="t s3_3388">to the APIC register space. Thus, for software intended to run on Pentium processors, system </span>
<span id="t1j_3388" class="t s3_3388">software should explicitly not map the APIC register space to regular system memory. Doing so can </span>
<span id="t1k_3388" class="t s3_3388">result in an invalid opcode exception (#UD) being generated or unpredictable execution. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
