{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652430484226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652430484227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 13:58:04 2022 " "Processing started: Fri May 13 13:58:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652430484227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430484227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430484227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652430484638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652430484640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499836 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499836 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "ccr.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499841 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "ccr.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499845 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499845 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "check_reg.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "check_reg.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499849 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "check_reg.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "data_path.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499854 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "data_path.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499854 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file demux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux " "Found design unit 1: demux" {  } { { "demux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/demux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499858 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux_3-arc " "Found design unit 2: demux_3-arc" {  } { { "demux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/demux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499858 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_3 " "Found entity 1: demux_3" {  } { { "demux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/demux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499862 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "fsm.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/fsm.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-arc " "Found design unit 2: fsm-arc" {  } { { "fsm.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/fsm.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499867 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/fsm.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "ls.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499871 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "ls.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499871 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "ls.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499871 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "ls.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499871 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "ls.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory " "Found design unit 1: memory" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem-arc " "Found design unit 2: mem-arc" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499876 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499879 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499884 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499884 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499889 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc-arc " "Found design unit 3: pc-arc" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "rf.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/rf.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "rf.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/rf.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499897 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/rf.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "se.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "se.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "se.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499902 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499902 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "se.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "test.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/test.VHDL" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499906 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/test.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652430499906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430499906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652430500005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM0 " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM0\"" {  } { { "DUT.VHDL" "FSM0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DATA_PATH0 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DATA_PATH0\"" {  } { { "DUT.VHDL" "DATA_PATH0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500075 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memdin data_path.VHDL(34) " "VHDL Signal Declaration warning at data_path.VHDL(34): used implicit default value for signal \"memdin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652430500078 "|DUT|data_path:DATA_PATH0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc data_path:DATA_PATH0\|pc:PC0 " "Elaborating entity \"pc\" for hierarchy \"data_path:DATA_PATH0\|pc:PC0\"" {  } { { "data_path.VHDL" "PC0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_16 data_path:DATA_PATH0\|mux_1_16:MUX0 " "Elaborating entity \"mux_1_16\" for hierarchy \"data_path:DATA_PATH0\|mux_1_16:MUX0\"" {  } { { "data_path.VHDL" "MUX0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem data_path:DATA_PATH0\|mem:MEM0 " "Elaborating entity \"mem\" for hierarchy \"data_path:DATA_PATH0\|mem:MEM0\"" {  } { { "data_path.VHDL" "MEM0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500140 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Iw mem.VHDL(33) " "VHDL Process Statement warning at mem.VHDL(33): signal \"Iw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500145 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I mem.VHDL(34) " "VHDL Process Statement warning at mem.VHDL(34): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500145 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m mem.VHDL(39) " "VHDL Process Statement warning at mem.VHDL(39): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500145 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l mem.VHDL(30) " "VHDL Process Statement warning at mem.VHDL(30): inferring latch(es) for signal or variable \"l\", which holds its previous value in one or more paths through the process" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout mem.VHDL(30) " "VHDL Process Statement warning at mem.VHDL(30): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] mem.VHDL(30) " "Inferred latch for \"Dout\[0\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] mem.VHDL(30) " "Inferred latch for \"Dout\[1\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] mem.VHDL(30) " "Inferred latch for \"Dout\[2\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] mem.VHDL(30) " "Inferred latch for \"Dout\[3\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] mem.VHDL(30) " "Inferred latch for \"Dout\[4\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] mem.VHDL(30) " "Inferred latch for \"Dout\[5\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] mem.VHDL(30) " "Inferred latch for \"Dout\[6\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] mem.VHDL(30) " "Inferred latch for \"Dout\[7\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] mem.VHDL(30) " "Inferred latch for \"Dout\[8\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] mem.VHDL(30) " "Inferred latch for \"Dout\[9\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] mem.VHDL(30) " "Inferred latch for \"Dout\[10\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] mem.VHDL(30) " "Inferred latch for \"Dout\[11\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] mem.VHDL(30) " "Inferred latch for \"Dout\[12\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] mem.VHDL(30) " "Inferred latch for \"Dout\[13\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500146 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] mem.VHDL(30) " "Inferred latch for \"Dout\[14\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] mem.VHDL(30) " "Inferred latch for \"Dout\[15\]\" at mem.VHDL(30)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[0\] mem.VHDL(33) " "Inferred latch for \"l\[0\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[1\] mem.VHDL(33) " "Inferred latch for \"l\[1\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[2\] mem.VHDL(33) " "Inferred latch for \"l\[2\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[3\] mem.VHDL(33) " "Inferred latch for \"l\[3\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[4\] mem.VHDL(33) " "Inferred latch for \"l\[4\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[5\] mem.VHDL(33) " "Inferred latch for \"l\[5\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[6\] mem.VHDL(33) " "Inferred latch for \"l\[6\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[7\] mem.VHDL(33) " "Inferred latch for \"l\[7\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[8\] mem.VHDL(33) " "Inferred latch for \"l\[8\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[9\] mem.VHDL(33) " "Inferred latch for \"l\[9\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[10\] mem.VHDL(33) " "Inferred latch for \"l\[10\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[11\] mem.VHDL(33) " "Inferred latch for \"l\[11\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[12\] mem.VHDL(33) " "Inferred latch for \"l\[12\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500147 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[13\] mem.VHDL(33) " "Inferred latch for \"l\[13\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[14\] mem.VHDL(33) " "Inferred latch for \"l\[14\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[15\] mem.VHDL(33) " "Inferred latch for \"l\[15\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[16\] mem.VHDL(33) " "Inferred latch for \"l\[16\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[17\] mem.VHDL(33) " "Inferred latch for \"l\[17\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[18\] mem.VHDL(33) " "Inferred latch for \"l\[18\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[19\] mem.VHDL(33) " "Inferred latch for \"l\[19\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[20\] mem.VHDL(33) " "Inferred latch for \"l\[20\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[21\] mem.VHDL(33) " "Inferred latch for \"l\[21\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[22\] mem.VHDL(33) " "Inferred latch for \"l\[22\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[23\] mem.VHDL(33) " "Inferred latch for \"l\[23\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[24\] mem.VHDL(33) " "Inferred latch for \"l\[24\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[25\] mem.VHDL(33) " "Inferred latch for \"l\[25\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[26\] mem.VHDL(33) " "Inferred latch for \"l\[26\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[27\] mem.VHDL(33) " "Inferred latch for \"l\[27\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[28\] mem.VHDL(33) " "Inferred latch for \"l\[28\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[29\] mem.VHDL(33) " "Inferred latch for \"l\[29\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[30\] mem.VHDL(33) " "Inferred latch for \"l\[30\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l\[31\] mem.VHDL(33) " "Inferred latch for \"l\[31\]\" at mem.VHDL(33)" {  } { { "mem.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mem.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500148 "|DUT|data_path:DATA_PATH0|mem:MEM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir data_path:DATA_PATH0\|ir:IR0 " "Elaborating entity \"ir\" for hierarchy \"data_path:DATA_PATH0\|ir:IR0\"" {  } { { "data_path.VHDL" "IR0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irw reg_16.VHDL(63) " "VHDL Process Statement warning at reg_16.VHDL(63): signal \"irw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/reg_16.VHDL" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500151 "|DUT|data_path:DATA_PATH0|ir:IR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check data_path:DATA_PATH0\|check:CHECK0 " "Elaborating entity \"check\" for hierarchy \"data_path:DATA_PATH0\|check:CHECK0\"" {  } { { "data_path.VHDL" "CHECK0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500152 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "chf check.VHDL(21) " "VHDL Process Statement warning at check.VHDL(21): inferring latch(es) for signal or variable \"chf\", which holds its previous value in one or more paths through the process" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500176 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count check.VHDL(21) " "VHDL Process Statement warning at check.VHDL(21): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500176 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctf check.VHDL(21) " "VHDL Process Statement warning at check.VHDL(21): inferring latch(es) for signal or variable \"ctf\", which holds its previous value in one or more paths through the process" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500179 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op check.VHDL(21) " "VHDL Process Statement warning at check.VHDL(21): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500179 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] check.VHDL(21) " "Inferred latch for \"op\[0\]\" at check.VHDL(21)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500202 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] check.VHDL(21) " "Inferred latch for \"op\[1\]\" at check.VHDL(21)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500202 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] check.VHDL(21) " "Inferred latch for \"op\[2\]\" at check.VHDL(21)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500203 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctf check.VHDL(21) " "Inferred latch for \"ctf\" at check.VHDL(21)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500204 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "chf check.VHDL(21) " "Inferred latch for \"chf\" at check.VHDL(21)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500205 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] check.VHDL(26) " "Inferred latch for \"count\[0\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500205 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] check.VHDL(26) " "Inferred latch for \"count\[1\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500206 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] check.VHDL(26) " "Inferred latch for \"count\[2\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500207 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] check.VHDL(26) " "Inferred latch for \"count\[3\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500207 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] check.VHDL(26) " "Inferred latch for \"count\[4\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500208 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] check.VHDL(26) " "Inferred latch for \"count\[5\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500208 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] check.VHDL(26) " "Inferred latch for \"count\[6\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500209 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] check.VHDL(26) " "Inferred latch for \"count\[7\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500210 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] check.VHDL(26) " "Inferred latch for \"count\[8\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500210 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] check.VHDL(26) " "Inferred latch for \"count\[9\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500211 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] check.VHDL(26) " "Inferred latch for \"count\[10\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500212 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] check.VHDL(26) " "Inferred latch for \"count\[11\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500213 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] check.VHDL(26) " "Inferred latch for \"count\[12\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500213 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] check.VHDL(26) " "Inferred latch for \"count\[13\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500214 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] check.VHDL(26) " "Inferred latch for \"count\[14\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500215 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] check.VHDL(26) " "Inferred latch for \"count\[15\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500215 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] check.VHDL(26) " "Inferred latch for \"count\[16\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500216 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] check.VHDL(26) " "Inferred latch for \"count\[17\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500217 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] check.VHDL(26) " "Inferred latch for \"count\[18\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500217 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] check.VHDL(26) " "Inferred latch for \"count\[19\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500218 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] check.VHDL(26) " "Inferred latch for \"count\[20\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500219 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] check.VHDL(26) " "Inferred latch for \"count\[21\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500219 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] check.VHDL(26) " "Inferred latch for \"count\[22\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500220 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] check.VHDL(26) " "Inferred latch for \"count\[23\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500220 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] check.VHDL(26) " "Inferred latch for \"count\[24\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500221 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] check.VHDL(26) " "Inferred latch for \"count\[25\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500222 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] check.VHDL(26) " "Inferred latch for \"count\[26\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500223 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] check.VHDL(26) " "Inferred latch for \"count\[27\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500223 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] check.VHDL(26) " "Inferred latch for \"count\[28\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500224 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] check.VHDL(26) " "Inferred latch for \"count\[29\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500225 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] check.VHDL(26) " "Inferred latch for \"count\[30\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500225 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] check.VHDL(26) " "Inferred latch for \"count\[31\]\" at check.VHDL(26)" {  } { { "check.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/check.VHDL" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500226 "|DUT|data_path:DATA_PATH0|check:CHECK0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_reg data_path:DATA_PATH0\|check_reg:CHECK_REG0 " "Elaborating entity \"check_reg\" for hierarchy \"data_path:DATA_PATH0\|check_reg:CHECK_REG0\"" {  } { { "data_path.VHDL" "CHECK_REG0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 data_path:DATA_PATH0\|se9:SE90 " "Elaborating entity \"se9\" for hierarchy \"data_path:DATA_PATH0\|se9:SE90\"" {  } { { "data_path.VHDL" "SE90" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1_3 data_path:DATA_PATH0\|mux_1_3:MUX1 " "Elaborating entity \"mux_1_3\" for hierarchy \"data_path:DATA_PATH0\|mux_1_3:MUX1\"" {  } { { "data_path.VHDL" "MUX1" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500339 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_1.VHDL(45) " "VHDL Process Statement warning at mux_1.VHDL(45): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500340 "|DUT|data_path:DATA_PATH0|mux_1_3:MUX1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_1.VHDL(47) " "VHDL Process Statement warning at mux_1.VHDL(47): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_1.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_1.VHDL" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500340 "|DUT|data_path:DATA_PATH0|mux_1_3:MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_3 data_path:DATA_PATH0\|mux_2_3:MUX2 " "Elaborating entity \"mux_2_3\" for hierarchy \"data_path:DATA_PATH0\|mux_2_3:MUX2\"" {  } { { "data_path.VHDL" "MUX2" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500341 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(49) " "VHDL Process Statement warning at mux_2.VHDL(49): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500342 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(51) " "VHDL Process Statement warning at mux_2.VHDL(51): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500342 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(53) " "VHDL Process Statement warning at mux_2.VHDL(53): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500343 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(55) " "VHDL Process Statement warning at mux_2.VHDL(55): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500343 "|DUT|data_path:DATA_PATH0|mux_2_3:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls7 data_path:DATA_PATH0\|ls7:LS70 " "Elaborating entity \"ls7\" for hierarchy \"data_path:DATA_PATH0\|ls7:LS70\"" {  } { { "data_path.VHDL" "LS70" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_16 data_path:DATA_PATH0\|mux_2_16:MUX4 " "Elaborating entity \"mux_2_16\" for hierarchy \"data_path:DATA_PATH0\|mux_2_16:MUX4\"" {  } { { "data_path.VHDL" "MUX4" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_2.VHDL(26) " "VHDL Process Statement warning at mux_2.VHDL(26): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500348 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_2.VHDL(28) " "VHDL Process Statement warning at mux_2.VHDL(28): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500348 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_2.VHDL(30) " "VHDL Process Statement warning at mux_2.VHDL(30): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500348 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_2.VHDL(32) " "VHDL Process Statement warning at mux_2.VHDL(32): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_2.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500348 "|DUT|data_path:DATA_PATH0|mux_2_16:MUX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 data_path:DATA_PATH0\|se6:SE60 " "Elaborating entity \"se6\" for hierarchy \"data_path:DATA_PATH0\|se6:SE60\"" {  } { { "data_path.VHDL" "SE60" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf data_path:DATA_PATH0\|rf:RF0 " "Elaborating entity \"rf\" for hierarchy \"data_path:DATA_PATH0\|rf:RF0\"" {  } { { "data_path.VHDL" "RF0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r rf.VHDL(33) " "VHDL Process Statement warning at rf.VHDL(33): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/rf.VHDL" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500352 "|DUT|data_path:DATA_PATH0|rf:RF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r rf.VHDL(34) " "VHDL Process Statement warning at rf.VHDL(34): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/rf.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500353 "|DUT|data_path:DATA_PATH0|rf:RF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr data_path:DATA_PATH0\|tr:T_1 " "Elaborating entity \"tr\" for hierarchy \"data_path:DATA_PATH0\|tr:T_1\"" {  } { { "data_path.VHDL" "T_1" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls1 data_path:DATA_PATH0\|ls1:LS10 " "Elaborating entity \"ls1\" for hierarchy \"data_path:DATA_PATH0\|ls1:LS10\"" {  } { { "data_path.VHDL" "LS10" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 data_path:DATA_PATH0\|mux_3:MUX6 " "Elaborating entity \"mux_3\" for hierarchy \"data_path:DATA_PATH0\|mux_3:MUX6\"" {  } { { "data_path.VHDL" "MUX6" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux_3.VHDL(22) " "VHDL Process Statement warning at mux_3.VHDL(22): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500361 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux_3.VHDL(24) " "VHDL Process Statement warning at mux_3.VHDL(24): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500361 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux_3.VHDL(26) " "VHDL Process Statement warning at mux_3.VHDL(26): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500361 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux_3.VHDL(28) " "VHDL Process Statement warning at mux_3.VHDL(28): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux_3.VHDL(30) " "VHDL Process Statement warning at mux_3.VHDL(30): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux_3.VHDL(32) " "VHDL Process Statement warning at mux_3.VHDL(32): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux_3.VHDL(34) " "VHDL Process Statement warning at mux_3.VHDL(34): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux_3.VHDL(36) " "VHDL Process Statement warning at mux_3.VHDL(36): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_3.VHDL(19) " "VHDL Process Statement warning at mux_3.VHDL(19): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_3.VHDL(19) " "Inferred latch for \"Y\[0\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_3.VHDL(19) " "Inferred latch for \"Y\[1\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_3.VHDL(19) " "Inferred latch for \"Y\[2\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_3.VHDL(19) " "Inferred latch for \"Y\[3\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_3.VHDL(19) " "Inferred latch for \"Y\[4\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] mux_3.VHDL(19) " "Inferred latch for \"Y\[5\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] mux_3.VHDL(19) " "Inferred latch for \"Y\[6\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] mux_3.VHDL(19) " "Inferred latch for \"Y\[7\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] mux_3.VHDL(19) " "Inferred latch for \"Y\[8\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] mux_3.VHDL(19) " "Inferred latch for \"Y\[9\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] mux_3.VHDL(19) " "Inferred latch for \"Y\[10\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] mux_3.VHDL(19) " "Inferred latch for \"Y\[11\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] mux_3.VHDL(19) " "Inferred latch for \"Y\[12\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500362 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] mux_3.VHDL(19) " "Inferred latch for \"Y\[13\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500363 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] mux_3.VHDL(19) " "Inferred latch for \"Y\[14\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500363 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] mux_3.VHDL(19) " "Inferred latch for \"Y\[15\]\" at mux_3.VHDL(19)" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500363 "|DUT|data_path:DATA_PATH0|mux_3:MUX6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:DATA_PATH0\|alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"data_path:DATA_PATH0\|alu:ALU0\"" {  } { { "data_path.VHDL" "ALU0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500364 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.VHDL(33) " "Inferred latch for \"Z\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.VHDL(33) " "Inferred latch for \"C\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] alu.VHDL(33) " "Inferred latch for \"Y\[0\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] alu.VHDL(33) " "Inferred latch for \"Y\[1\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500366 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] alu.VHDL(33) " "Inferred latch for \"Y\[2\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] alu.VHDL(33) " "Inferred latch for \"Y\[3\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] alu.VHDL(33) " "Inferred latch for \"Y\[4\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] alu.VHDL(33) " "Inferred latch for \"Y\[5\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] alu.VHDL(33) " "Inferred latch for \"Y\[6\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] alu.VHDL(33) " "Inferred latch for \"Y\[7\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] alu.VHDL(33) " "Inferred latch for \"Y\[8\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] alu.VHDL(33) " "Inferred latch for \"Y\[9\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] alu.VHDL(33) " "Inferred latch for \"Y\[10\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] alu.VHDL(33) " "Inferred latch for \"Y\[11\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] alu.VHDL(33) " "Inferred latch for \"Y\[12\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] alu.VHDL(33) " "Inferred latch for \"Y\[13\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] alu.VHDL(33) " "Inferred latch for \"Y\[14\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] alu.VHDL(33) " "Inferred latch for \"Y\[15\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430500367 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr data_path:DATA_PATH0\|ccr:CCR0 " "Elaborating entity \"ccr\" for hierarchy \"data_path:DATA_PATH0\|ccr:CCR0\"" {  } { { "data_path.VHDL" "CCR0" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/data_path.VHDL" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652430500368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[0\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[0\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[1\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[1\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[2\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[2\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[3\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[3\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[4\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[4\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[5\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[5\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[6\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[6\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[7\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[7\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[8\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[8\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[9\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[9\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[10\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[10\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[11\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[11\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[12\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[12\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[13\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[13\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[14\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[14\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DATA_PATH0\|mux_3:MUX6\|Y\[15\] " "LATCH primitive \"data_path:DATA_PATH0\|mux_3:MUX6\|Y\[15\]\" is permanently enabled" {  } { { "mux_3.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/mux_3.VHDL" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652430502043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652430506161 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iclk " "No output dependent on input pin \"iclk\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|iclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Iw " "No output dependent on input pin \"Iw\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|Iw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[4\] " "No output dependent on input pin \"I\[4\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[5\] " "No output dependent on input pin \"I\[5\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[6\] " "No output dependent on input pin \"I\[6\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[7\] " "No output dependent on input pin \"I\[7\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[8\] " "No output dependent on input pin \"I\[8\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[9\] " "No output dependent on input pin \"I\[9\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[10\] " "No output dependent on input pin \"I\[10\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[12\] " "No output dependent on input pin \"I\[12\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[13\] " "No output dependent on input pin \"I\[13\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[14\] " "No output dependent on input pin \"I\[14\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[15\] " "No output dependent on input pin \"I\[15\]\"" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652430506268 "|DUT|I[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652430506268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652430506270 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652430506270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652430506270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652430506563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 13:58:26 2022 " "Processing ended: Fri May 13 13:58:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652430506563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652430506563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652430506563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652430506563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652430508981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652430508982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 13:58:27 2022 " "Processing started: Fri May 13 13:58:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652430508982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652430508982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652430508982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652430511194 ""}
{ "Info" "0" "" "Project  = IITB_RISC_Multi-Cycle" {  } {  } 0 0 "Project  = IITB_RISC_Multi-Cycle" 0 0 "Fitter" 0 0 1652430511198 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1652430511201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652430511356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652430511357 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652430511367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652430511490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652430511490 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652430511687 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652430511713 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652430512305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652430512305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652430512305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652430512305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652430512305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652430512305 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652430512363 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1652430512450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652430512453 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1652430512456 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1652430512456 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652430512463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652430512464 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652430512482 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1652430512485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1652430512490 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1652430512501 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1652430512512 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1652430512513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1652430512513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652430512513 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 19 0 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 19 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652430512516 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652430512516 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652430512516 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652430512517 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652430512517 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652430512517 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652430512517 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652430512517 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652430512517 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652430512571 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652430512586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652430512815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652430512858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652430512872 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652430512949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652430512949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652430512964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652430513104 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652430513104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652430513131 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652430513131 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652430513131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652430513133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652430513159 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652430513175 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1652430513218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/output_files/DUT.fit.smsg " "Generated suppressed messages file C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652430513281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5317 " "Peak virtual memory: 5317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652430513323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 13:58:33 2022 " "Processing ended: Fri May 13 13:58:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652430513323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652430513323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652430513323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652430513323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652430515226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652430515227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 13:58:35 2022 " "Processing started: Fri May 13 13:58:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652430515227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652430515227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652430515227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652430515588 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652430515741 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652430515752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652430516036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 13:58:36 2022 " "Processing ended: Fri May 13 13:58:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652430516036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652430516036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652430516036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652430516036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652430516983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652430518223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652430518224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 13:58:37 2022 " "Processing started: Fri May 13 13:58:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652430518224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652430518224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_RISC_Multi-Cycle -c DUT " "Command: quartus_sta IITB_RISC_Multi-Cycle -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652430518224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652430518337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652430518477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652430518477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652430518578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652430518578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652430518676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652430518707 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1652430518727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652430518766 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652430518768 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1652430518793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652430518837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 13:58:38 2022 " "Processing ended: Fri May 13 13:58:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652430518837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652430518837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652430518837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652430518837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652430520291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652430520292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 13:58:40 2022 " "Processing started: Fri May 13 13:58:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652430520292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652430520292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC_Multi-Cycle -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652430520292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652430520639 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"C:/Users/hp/Desktop/IITB/Acads/2nd Spring Sem/EE309/Projects/IITB-RISC-22/Project1/IITB_RISC_Multi-Cycle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652430520671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652430520706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 13:58:40 2022 " "Processing ended: Fri May 13 13:58:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652430520706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652430520706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652430520706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652430520706 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652430521370 ""}
