{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558015980924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558015995957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 16:13:00 2019 " "Processing started: Thu May 16 16:13:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558015995957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558015995957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558015995957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558015996184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558015996184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/clignotante/vhdl/divider-entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/clignotante/vhdl/divider-entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../../../clignotante/vhdl/divider-entity.vhdl" "" { Text "/home/student/clignotante/vhdl/divider-entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/clignotante/vhdl/divider-behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/clignotante/vhdl/divider-behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "../../../clignotante/vhdl/divider-behavior.vhdl" "" { Text "/home/student/clignotante/vhdl/divider-behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../vhdl/score-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../vhdl/score-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "../vhdl/pong-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "../vhdl/pong-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "../vhdl/movement_full-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "../vhdl/movement_full-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "../vhdl/movement-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../vhdl/movement-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/movement-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "../vhdl/direction-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "../vhdl/direction-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../vhdl/debouncer-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../vhdl/debouncer-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/debouncer-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/collision-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/collision-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "../vhdl/collision-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/collision-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/collision-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/collision-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../vhdl/collision-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/collision-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/student/Desktop/tp78/vhdl/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "../vhdl/bat-rtl.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student/Desktop/tp78/vhdl/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/student/Desktop/tp78/vhdl/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "../vhdl/bat-entity.vhd" "" { Text "/home/student/Desktop/tp78/vhdl/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558016011594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016011594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558016011643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:bump " "Elaborating entity \"collision\" for hierarchy \"collision:bump\"" {  } { { "../vhdl/pong-rtl.vhd" "bump" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:button_down " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:button_down\"" {  } { { "../vhdl/pong-rtl.vhd" "button_down" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:bat_disp " "Elaborating entity \"bat\" for hierarchy \"bat:bat_disp\"" {  } { { "../vhdl/pong-rtl.vhd" "bat_disp" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:scores " "Elaborating entity \"score\" for hierarchy \"score:scores\"" {  } { { "../vhdl/pong-rtl.vhd" "scores" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:moveX " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:moveX\"" {  } { { "../vhdl/pong-rtl.vhd" "moveX" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:moveX\|direction:direct " "Elaborating entity \"direction\" for hierarchy \"movement_full:moveX\|direction:direct\"" {  } { { "../vhdl/movement_full-rtl.vhd" "direct" { Text "/home/student/Desktop/tp78/vhdl/movement_full-rtl.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:moveX\|movement:move " "Elaborating entity \"movement\" for hierarchy \"movement_full:moveX\|movement:move\"" {  } { { "../vhdl/movement_full-rtl.vhd" "move" { Text "/home/student/Desktop/tp78/vhdl/movement_full-rtl.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:moveY " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:moveY\"" {  } { { "../vhdl/pong-rtl.vhd" "moveY" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:moveY\|movement:move " "Elaborating entity \"movement\" for hierarchy \"movement_full:moveY\|movement:move\"" {  } { { "../vhdl/movement_full-rtl.vhd" "move" { Text "/home/student/Desktop/tp78/vhdl/movement_full-rtl.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_div\"" {  } { { "../vhdl/pong-rtl.vhd" "clock_div" { Text "/home/student/Desktop/tp78/vhdl/pong-rtl.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016011673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558016012453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558016013055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558016013055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "448 " "Implemented 448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558016013240 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558016013240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558016013240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558016013240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558016013247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 16:13:33 2019 " "Processing ended: Thu May 16 16:13:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558016013247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558016013247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558016013247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558016013247 ""}
