

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Mon Feb 27 10:37:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15945|    15945|  0.159 ms|  0.159 ms|  15945|  15945|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2793_1  |    15944|    15944|      3986|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 6 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln2793 = store i3 0, i3 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 8 'store' 'store_ln2793' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2795_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 9 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.34>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%och_1 = load i3 %och"   --->   Operation 10 'load' 'och_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln2793 = icmp_eq  i3 %och_1, i3 4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 11 'icmp' 'icmp_ln2793' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln2793 = add i3 %och_1, i3 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 13 'add' 'add_ln2793' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln2793 = br i1 %icmp_ln2793, void %VITIS_LOOP_2795_2.split, void %for.end72" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 14 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln2793 = zext i3 %och_1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 15 'zext' 'zext_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_71 = trunc i3 %och_1"   --->   Operation 16 'trunc' 'empty_71' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_71, i2 0"   --->   Operation 17 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3_cast2 = zext i4 %p_shl3"   --->   Operation 18 'zext' 'p_shl3_cast2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%empty_74 = sub i5 %p_shl3_cast2, i5 %zext_ln2793" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 19 'sub' 'empty_74' <Predicate = (!icmp_ln2793)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %empty_74" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 20 'sext' 'p_cast' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_75 = trunc i5 %empty_74" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 21 'trunc' 'empty_75' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_75, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 22 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%empty_76 = sub i6 %p_shl9, i6 %p_cast" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 23 'sub' 'empty_76' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.78ns)   --->   "%empty_77 = add i5 %empty_74, i5 1" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 24 'add' 'empty_77' <Predicate = (!icmp_ln2793)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast4 = sext i5 %empty_77" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 25 'sext' 'p_cast4' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_78 = trunc i5 %empty_77" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 26 'trunc' 'empty_78' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl9_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_78, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 27 'bitconcatenate' 'p_shl9_0_1' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%empty_79 = sub i6 %p_shl9_0_1, i6 %p_cast4" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 28 'sub' 'empty_79' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%empty_80 = add i5 %empty_74, i5 2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 29 'add' 'empty_80' <Predicate = (!icmp_ln2793)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast5 = sext i5 %empty_80" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 30 'sext' 'p_cast5' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_81 = trunc i5 %empty_80" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 31 'trunc' 'empty_81' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl9_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_81, i2 0" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 32 'bitconcatenate' 'p_shl9_0_2' <Predicate = (!icmp_ln2793)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%empty_82 = sub i6 %p_shl9_0_2, i6 %p_cast5" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 33 'sub' 'empty_82' <Predicate = (!icmp_ln2793)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln2793 = store i3 %add_ln2793, i3 %och" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 34 'store' 'store_ln2793' <Predicate = (!icmp_ln2793)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln2831 = ret" [cnnlite_ip/src/cnn.c:2831]   --->   Operation 35 'ret' 'ret_ln2831' <Predicate = (icmp_ln2793)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast21 = zext i6 %empty_76" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 36 'zext' 'p_cast21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%weight0_0_addr = getelementptr i32 %weight0_0, i64 0, i64 %p_cast21" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 37 'getelementptr' 'weight0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln2817 = zext i6 %empty_79" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 38 'zext' 'zext_ln2817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weight0_0_addr_3 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 39 'getelementptr' 'weight0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln2817_2 = add i6 %empty_79, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 40 'add' 'add_ln2817_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln2819 = zext i6 %add_ln2817_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 41 'zext' 'zext_ln2819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%weight0_0_addr_4 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 42 'getelementptr' 'weight0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%weight0_0_load_4 = load i6 %weight0_0_addr_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 43 'load' 'weight0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln2817_1 = zext i6 %empty_82" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 44 'zext' 'zext_ln2817_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%weight0_0_addr_6 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 45 'getelementptr' 'weight0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln2817_5 = add i6 %empty_82, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 46 'add' 'add_ln2817_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln2819_1 = zext i6 %add_ln2817_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 47 'zext' 'zext_ln2819_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight0_0_addr_8 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 48 'getelementptr' 'weight0_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%weight0_0_load_8 = load i6 %weight0_0_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 49 'load' 'weight0_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln2817_4 = add i6 %empty_82, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 50 'add' 'add_ln2817_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln2819_2 = zext i6 %add_ln2817_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 51 'zext' 'zext_ln2819_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weight0_0_addr_7 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 52 'getelementptr' 'weight0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%weight0_0_load_7 = load i6 %weight0_0_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 53 'load' 'weight0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%weight0_0_load_6 = load i6 %weight0_0_addr_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 54 'load' 'weight0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln2817_3 = add i6 %empty_79, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 55 'add' 'add_ln2817_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln2819_3 = zext i6 %add_ln2817_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 56 'zext' 'zext_ln2819_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weight0_0_addr_5 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 57 'getelementptr' 'weight0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%weight0_0_load_5 = load i6 %weight0_0_addr_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 58 'load' 'weight0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%weight0_0_load_3 = load i6 %weight0_0_addr_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 59 'load' 'weight0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln2817_1 = add i6 %empty_76, i6 2" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 60 'add' 'add_ln2817_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln2819_4 = zext i6 %add_ln2817_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 61 'zext' 'zext_ln2819_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%weight0_0_addr_2 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 62 'getelementptr' 'weight0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%weight0_0_load_2 = load i6 %weight0_0_addr_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 63 'load' 'weight0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln2817 = add i6 %empty_76, i6 1" [cnnlite_ip/src/cnn.c:2817]   --->   Operation 64 'add' 'add_ln2817' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln2819_5 = zext i6 %add_ln2817" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 65 'zext' 'zext_ln2819_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%weight0_0_addr_1 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 66 'getelementptr' 'weight0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%weight0_0_load_1 = load i6 %weight0_0_addr_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 67 'load' 'weight0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%weight0_0_load = load i6 %weight0_0_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 68 'load' 'weight0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_71, i5 0"   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 70 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 71 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.87ns)   --->   "%empty_72 = sub i8 %p_shl_cast, i8 %p_shl3_cast"   --->   Operation 72 'sub' 'empty_72' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp_eq  i2 %empty_71, i2 0" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 73 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 0.1222, i32 0.0463" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 74 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %empty_71, i2 1" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 75 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln9_2 = icmp_eq  i2 %empty_71, i2 2" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 76 'icmp' 'icmp_ln9_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln9_1_i = select i1 %icmp_ln9_2, i32 0.21, i32 0.0261" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 77 'select' 'select_ln9_1_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_73 = or i1 %icmp_ln9_2, i1 %icmp_ln9_1" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 78 'or' 'empty_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_73, i32 %select_ln9_1_i, i32 %select_ln9" [aesl_mux_load.4floatP0A.i2:9]   --->   Operation 79 'select' 'merge_i' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%weight0_0_load_4 = load i6 %weight0_0_addr_4" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 80 'load' 'weight0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%weight0_0_load_8 = load i6 %weight0_0_addr_8" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 81 'load' 'weight0_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%weight0_0_load_7 = load i6 %weight0_0_addr_7" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 82 'load' 'weight0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%weight0_0_load_6 = load i6 %weight0_0_addr_6" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 83 'load' 'weight0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%weight0_0_load_5 = load i6 %weight0_0_addr_5" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 84 'load' 'weight0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%weight0_0_load_3 = load i6 %weight0_0_addr_3" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 85 'load' 'weight0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%weight0_0_load_2 = load i6 %weight0_0_addr_2" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 86 'load' 'weight0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%weight0_0_load_1 = load i6 %weight0_0_addr_1" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 87 'load' 'weight0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%weight0_0_load = load i6 %weight0_0_addr" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 88 'load' 'weight0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_4 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_72, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 89 'call' 'call_ln2819' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln2793 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 90 'specloopname' 'specloopname_ln2793' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_72, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y" [cnnlite_ip/src/cnn.c:2819]   --->   Operation 91 'call' 'call_ln2819' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln2793 = br void %VITIS_LOOP_2795_2" [cnnlite_ip/src/cnn.c:2793]   --->   Operation 92 'br' 'br_ln2793' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('och') [4]  (0 ns)
	'store' operation ('store_ln2793', cnnlite_ip/src/cnn.c:2793) of constant 0 on local variable 'och' [6]  (1.59 ns)

 <State 2>: 5.34ns
The critical path consists of the following:
	'load' operation ('och') on local variable 'och' [9]  (0 ns)
	'sub' operation ('empty_74', cnnlite_ip/src/cnn.c:2793) [31]  (1.74 ns)
	'add' operation ('empty_77', cnnlite_ip/src/cnn.c:2793) [38]  (1.78 ns)
	'sub' operation ('empty_79', cnnlite_ip/src/cnn.c:2793) [42]  (1.83 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln2817_2', cnnlite_ip/src/cnn.c:2817) [45]  (1.83 ns)
	'getelementptr' operation ('weight0_0_addr_4', cnnlite_ip/src/cnn.c:2819) [47]  (0 ns)
	'load' operation ('weight0_0_load_4', cnnlite_ip/src/cnn.c:2819) on array 'weight0_0' [48]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight0_0_load_4', cnnlite_ip/src/cnn.c:2819) on array 'weight0_0' [48]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
