

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Dec 13 13:30:00 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F45K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 06/04/2022 GMT
    16                           ; 
    17                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F45K22 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     
    50                           	psect	nvCOMRAM
    51   000001                     __pnvCOMRAM:
    52                           	callstack 0
    53   000001                     _c:
    54                           	callstack 0
    55   000001                     	ds	2
    56   000000                     _LATCbits	set	3979
    57   000000                     _TRISCbits	set	3988
    58   000000                     _T2CONbits	set	4026
    59   000000                     _PR2	set	4027
    60   000000                     _CCP1CONbits	set	4029
    61   000000                     _CCPR1L	set	4030
    62                           
    63                           ; #config settings
    64                           
    65                           	psect	cinit
    66   007F48                     __pcinit:
    67                           	callstack 0
    68   007F48                     start_initialization:
    69                           	callstack 0
    70   007F48                     __initialization:
    71                           	callstack 0
    72   007F48                     end_of_initialization:
    73                           	callstack 0
    74   007F48                     __end_of__initialization:
    75                           	callstack 0
    76   007F48  0100               	movlb	0
    77   007F4A  EFA7  F03F         	goto	_main	;jump to C main() function
    78                           
    79                           	psect	cstackCOMRAM
    80   000003                     __pcstackCOMRAM:
    81                           	callstack 0
    82   000003                     ??_main:
    83                           
    84                           ; 1 bytes @ 0x0
    85   000003                     	ds	2
    86                           
    87 ;;
    88 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    89 ;;
    90 ;; *************** function _main *****************
    91 ;; Defined at:
    92 ;;		line 30 in file "main.c"
    93 ;; Parameters:    Size  Location     Type
    94 ;;		None
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  1    wreg      void 
    99 ;; Registers used:
   100 ;;		wreg, status,2, status,0, cstack
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   106 ;;      Params:         0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0
   108 ;;      Temps:          2       0       0       0       0       0       0
   109 ;;      Totals:         2       0       0       0       0       0       0
   110 ;;Total ram usage:        2 bytes
   111 ;; Hardware stack levels required when called: 1
   112 ;; This function calls:
   113 ;;		_init_port
   114 ;; This function is called by:
   115 ;;		Startup code after reset
   116 ;; This function uses a non-reentrant model
   117 ;;
   118                           
   119                           	psect	text0
   120   007F4E                     __ptext0:
   121                           	callstack 0
   122   007F4E                     _main:
   123                           	callstack 30
   124   007F4E                     
   125                           ;main.c: 31:         c = 105 ;
   126   007F4E  ECA3  F03F         	call	_init_port	;wreg free
   127   007F52                     
   128                           ;main.c: 34:         _delay((unsigned long)((200)*(8000000UL/4000.0)));
   129   007F52  9494               	bcf	148,2,c	;volatile
   130   007F54                     
   131                           ;main.c: 35:         CCP1CONbits.CCP1M = 0b0000;
   132   007F54  0EFC               	movlw	-4
   133   007F56  16BA               	andwf	186,f,c	;volatile
   134   007F58                     
   135                           ;main.c: 36:         LATCbits.LATC2 = 0 ;
   136   007F58  94BA               	bcf	186,2,c	;volatile
   137   007F5A  50BD               	movf	189,w,c	;volatile
   138   007F5C  0BF0               	andlw	-16
   139   007F5E  090C               	iorlw	12
   140   007F60  6EBD               	movwf	189,c	;volatile
   141   007F62  0E34               	movlw	52
   142   007F64  6EBB               	movwf	187,c	;volatile
   143   007F66  84BA               	bsf	186,2,c	;volatile
   144   007F68  0E00               	movlw	0
   145   007F6A  6E02               	movwf	(_c+1)^0,c
   146   007F6C  0E69               	movlw	105
   147   007F6E  6E01               	movwf	_c^0,c
   148   007F70  C001  F003         	movff	_c,??_main
   149   007F74  C002  F004         	movff	_c+1,??_main+1
   150   007F78  90D8               	bcf	status,0,c
   151   007F7A  3204               	rrcf	(??_main+1)^0,f,c
   152   007F7C  3203               	rrcf	??_main^0,f,c
   153   007F7E  90D8               	bcf	status,0,c
   154   007F80  3204               	rrcf	(??_main+1)^0,f,c
   155   007F82  3203               	rrcf	??_main^0,f,c
   156   007F84  5003               	movf	??_main^0,w,c
   157   007F86  6EBE               	movwf	190,c	;volatile
   158   007F88  C001  F003         	movff	_c,??_main
   159   007F8C  0E03               	movlw	3
   160   007F8E  1603               	andwf	??_main^0,f,c
   161   007F90  3A03               	swapf	??_main^0,f,c
   162   007F92  50BD               	movf	189,w,c	;volatile
   163   007F94  1803               	xorwf	??_main^0,w,c
   164   007F96  0BCF               	andlw	-49
   165   007F98  1803               	xorwf	??_main^0,w,c
   166   007F9A  6EBD               	movwf	189,c	;volatile
   167   007F9C                     l731:
   168   007F9C  0E04               	movlw	4
   169   007F9E  6E04               	movwf	(??_main+1)^0,c
   170   007FA0  0E0C               	movlw	12
   171   007FA2  6E03               	movwf	??_main^0,c
   172   007FA4  0E34               	movlw	52
   173   007FA6                     u27:
   174   007FA6  2EE8               	decfsz	wreg,f,c
   175   007FA8  D7FE               	bra	u27
   176   007FAA  2E03               	decfsz	??_main^0,f,c
   177   007FAC  D7FC               	bra	u27
   178   007FAE  2E04               	decfsz	(??_main+1)^0,f,c
   179   007FB0  D7FA               	bra	u27
   180   007FB2  0E00               	movlw	0
   181   007FB4  6E02               	movwf	(_c+1)^0,c
   182   007FB6  0E69               	movlw	105
   183   007FB8  6E01               	movwf	_c^0,c
   184   007FBA  50BD               	movf	189,w,c	;volatile
   185   007FBC  0BF0               	andlw	-16
   186   007FBE  090C               	iorlw	12
   187   007FC0  6EBD               	movwf	189,c	;volatile
   188   007FC2  C001  F003         	movff	_c,??_main
   189   007FC6  C002  F004         	movff	_c+1,??_main+1
   190   007FCA  90D8               	bcf	status,0,c
   191   007FCC  3204               	rrcf	(??_main+1)^0,f,c
   192   007FCE  3203               	rrcf	??_main^0,f,c
   193   007FD0  90D8               	bcf	status,0,c
   194   007FD2  3204               	rrcf	(??_main+1)^0,f,c
   195   007FD4  3203               	rrcf	??_main^0,f,c
   196   007FD6  5003               	movf	??_main^0,w,c
   197   007FD8  6EBE               	movwf	190,c	;volatile
   198   007FDA  0E03               	movlw	3
   199   007FDC  6E04               	movwf	(??_main+1)^0,c
   200   007FDE  0E08               	movlw	8
   201   007FE0  6E03               	movwf	??_main^0,c
   202   007FE2  0E77               	movlw	119
   203   007FE4                     u37:
   204   007FE4  2EE8               	decfsz	wreg,f,c
   205   007FE6  D7FE               	bra	u37
   206   007FE8  2E03               	decfsz	??_main^0,f,c
   207   007FEA  D7FC               	bra	u37
   208   007FEC  2E04               	decfsz	(??_main+1)^0,f,c
   209   007FEE  D7FA               	bra	u37
   210   007FF0  F000               	nop	
   211   007FF2  0EF0               	movlw	-16
   212   007FF4  16BD               	andwf	189,f,c	;volatile
   213   007FF6  948B               	bcf	139,2,c	;volatile
   214   007FF8  EFCE  F03F         	goto	l731
   215   007FFC  EF00  F000         	goto	start
   216   008000                     __end_of_main:
   217                           	callstack 0
   218                           
   219 ;; *************** function _init_port *****************
   220 ;; Defined at:
   221 ;;		line 76 in file "main.c"
   222 ;; Parameters:    Size  Location     Type
   223 ;;		None
   224 ;; Auto vars:     Size  Location     Type
   225 ;;		None
   226 ;; Return value:  Size  Location     Type
   227 ;;                  1    wreg      void 
   228 ;; Registers used:
   229 ;;		None
   230 ;; Tracked objects:
   231 ;;		On entry : 0/0
   232 ;;		On exit  : 0/0
   233 ;;		Unchanged: 0/0
   234 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   235 ;;      Params:         0       0       0       0       0       0       0
   236 ;;      Locals:         0       0       0       0       0       0       0
   237 ;;      Temps:          0       0       0       0       0       0       0
   238 ;;      Totals:         0       0       0       0       0       0       0
   239 ;;Total ram usage:        0 bytes
   240 ;; Hardware stack levels used: 1
   241 ;; This function calls:
   242 ;;		Nothing
   243 ;; This function is called by:
   244 ;;		_main
   245 ;; This function uses a non-reentrant model
   246 ;;
   247                           
   248                           	psect	text1
   249   007F46                     __ptext1:
   250                           	callstack 0
   251   007F46                     _init_port:
   252                           	callstack 30
   253   007F46  0012               	return		;funcret
   254   007F48                     __end_of_init_port:
   255                           	callstack 0
   256   000000                     
   257                           	psect	rparam
   258   000000                     
   259                           	psect	idloc
   260                           
   261                           ;Config register IDLOC0 @ 0x200000
   262                           ;	unspecified, using default values
   263   200000                     	org	2097152
   264   200000  FF                 	db	255
   265                           
   266                           ;Config register IDLOC1 @ 0x200001
   267                           ;	unspecified, using default values
   268   200001                     	org	2097153
   269   200001  FF                 	db	255
   270                           
   271                           ;Config register IDLOC2 @ 0x200002
   272                           ;	unspecified, using default values
   273   200002                     	org	2097154
   274   200002  FF                 	db	255
   275                           
   276                           ;Config register IDLOC3 @ 0x200003
   277                           ;	unspecified, using default values
   278   200003                     	org	2097155
   279   200003  FF                 	db	255
   280                           
   281                           ;Config register IDLOC4 @ 0x200004
   282                           ;	unspecified, using default values
   283   200004                     	org	2097156
   284   200004  FF                 	db	255
   285                           
   286                           ;Config register IDLOC5 @ 0x200005
   287                           ;	unspecified, using default values
   288   200005                     	org	2097157
   289   200005  FF                 	db	255
   290                           
   291                           ;Config register IDLOC6 @ 0x200006
   292                           ;	unspecified, using default values
   293   200006                     	org	2097158
   294   200006  FF                 	db	255
   295                           
   296                           ;Config register IDLOC7 @ 0x200007
   297                           ;	unspecified, using default values
   298   200007                     	org	2097159
   299   200007  FF                 	db	255
   300                           
   301                           	psect	config
   302                           
   303                           ; Padding undefined space
   304   300000                     	org	3145728
   305   300000  FF                 	db	255
   306                           
   307                           ;Config register CONFIG1H @ 0x300001
   308                           ;	Oscillator Selection bits
   309                           ;	FOSC = HSMP, HS oscillator (medium power 4-16 MHz)
   310                           ;	4X PLL Enable
   311                           ;	PLLCFG = OFF, Oscillator used directly
   312                           ;	Primary clock enable bit
   313                           ;	PRICLKEN = ON, Primary clock is always enabled
   314                           ;	Fail-Safe Clock Monitor Enable bit
   315                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   316                           ;	Internal/External Oscillator Switchover bit
   317                           ;	IESO = OFF, Oscillator Switchover mode disabled
   318   300001                     	org	3145729
   319   300001  23                 	db	35
   320                           
   321                           ;Config register CONFIG2L @ 0x300002
   322                           ;	Power-up Timer Enable bit
   323                           ;	PWRTEN = OFF, Power up timer disabled
   324                           ;	Brown-out Reset Enable bits
   325                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   326                           ;	Brown Out Reset Voltage bits
   327                           ;	BORV = 190, VBOR set to 1.90 V nominal
   328   300002                     	org	3145730
   329   300002  1F                 	db	31
   330                           
   331                           ;Config register CONFIG2H @ 0x300003
   332                           ;	Watchdog Timer Enable bits
   333                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   334                           ;	Watchdog Timer Postscale Select bits
   335                           ;	WDTPS = 32768, 1:32768
   336   300003                     	org	3145731
   337   300003  3C                 	db	60
   338                           
   339                           ; Padding undefined space
   340   300004                     	org	3145732
   341   300004  FF                 	db	255
   342                           
   343                           ;Config register CONFIG3H @ 0x300005
   344                           ;	CCP2 MUX bit
   345                           ;	CCP2MX = PORTB3, CCP2 input/output is multiplexed with RB3
   346                           ;	PORTB A/D Enable bit
   347                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   348                           ;	P3A/CCP3 Mux bit
   349                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   350                           ;	HFINTOSC Fast Start-up
   351                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   352                           ;	Timer3 Clock input mux bit
   353                           ;	T3CMX = PORTC0, T3CKI is on RC0
   354                           ;	ECCP2 B output mux bit
   355                           ;	P2BMX = PORTD2, P2B is on RD2
   356                           ;	MCLR Pin Enable bit
   357                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   358   300005                     	org	3145733
   359   300005  BC                 	db	188
   360                           
   361                           ;Config register CONFIG4L @ 0x300006
   362                           ;	Stack Full/Underflow Reset Enable bit
   363                           ;	STVREN = ON, Stack full/underflow will cause Reset
   364                           ;	Single-Supply ICSP Enable bit
   365                           ;	LVP = OFF, Single-Supply ICSP disabled
   366                           ;	Extended Instruction Set Enable bit
   367                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   368                           ;	Background Debug
   369                           ;	DEBUG = OFF, Disabled
   370   300006                     	org	3145734
   371   300006  81                 	db	129
   372                           
   373                           ; Padding undefined space
   374   300007                     	org	3145735
   375   300007  FF                 	db	255
   376                           
   377                           ;Config register CONFIG5L @ 0x300008
   378                           ;	Code Protection Block 0
   379                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   380                           ;	Code Protection Block 1
   381                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   382                           ;	Code Protection Block 2
   383                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   384                           ;	Code Protection Block 3
   385                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   386   300008                     	org	3145736
   387   300008  0F                 	db	15
   388                           
   389                           ;Config register CONFIG5H @ 0x300009
   390                           ;	Boot Block Code Protection bit
   391                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   392                           ;	Data EEPROM Code Protection bit
   393                           ;	CPD = OFF, Data EEPROM not code-protected
   394   300009                     	org	3145737
   395   300009  C0                 	db	192
   396                           
   397                           ;Config register CONFIG6L @ 0x30000A
   398                           ;	Write Protection Block 0
   399                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   400                           ;	Write Protection Block 1
   401                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   402                           ;	Write Protection Block 2
   403                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   404                           ;	Write Protection Block 3
   405                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   406   30000A                     	org	3145738
   407   30000A  0F                 	db	15
   408                           
   409                           ;Config register CONFIG6H @ 0x30000B
   410                           ;	Configuration Register Write Protection bit
   411                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   412                           ;	Boot Block Write Protection bit
   413                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   414                           ;	Data EEPROM Write Protection bit
   415                           ;	WRTD = OFF, Data EEPROM not write-protected
   416   30000B                     	org	3145739
   417   30000B  E0                 	db	224
   418                           
   419                           ;Config register CONFIG7L @ 0x30000C
   420                           ;	Table Read Protection Block 0
   421                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   422                           ;	Table Read Protection Block 1
   423                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   424                           ;	Table Read Protection Block 2
   425                           ;	EBTR2 = 0x1, unprogrammed default
   426                           ;	Table Read Protection Block 3
   427                           ;	EBTR3 = 0x1, unprogrammed default
   428   30000C                     	org	3145740
   429   30000C  0F                 	db	15
   430                           
   431                           ;Config register CONFIG7H @ 0x30000D
   432                           ;	Boot Block Table Read Protection bit
   433                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   434   30000D                     	org	3145741
   435   30000D  40                 	db	64
   436                           tosu	equ	0xFFF
   437                           tosh	equ	0xFFE
   438                           tosl	equ	0xFFD
   439                           stkptr	equ	0xFFC
   440                           pclatu	equ	0xFFB
   441                           pclath	equ	0xFFA
   442                           pcl	equ	0xFF9
   443                           tblptru	equ	0xFF8
   444                           tblptrh	equ	0xFF7
   445                           tblptrl	equ	0xFF6
   446                           tablat	equ	0xFF5
   447                           prodh	equ	0xFF4
   448                           prodl	equ	0xFF3
   449                           indf0	equ	0xFEF
   450                           postinc0	equ	0xFEE
   451                           postdec0	equ	0xFED
   452                           preinc0	equ	0xFEC
   453                           plusw0	equ	0xFEB
   454                           fsr0h	equ	0xFEA
   455                           fsr0l	equ	0xFE9
   456                           wreg	equ	0xFE8
   457                           indf1	equ	0xFE7
   458                           postinc1	equ	0xFE6
   459                           postdec1	equ	0xFE5
   460                           preinc1	equ	0xFE4
   461                           plusw1	equ	0xFE3
   462                           fsr1h	equ	0xFE2
   463                           fsr1l	equ	0xFE1
   464                           bsr	equ	0xFE0
   465                           indf2	equ	0xFDF
   466                           postinc2	equ	0xFDE
   467                           postdec2	equ	0xFDD
   468                           preinc2	equ	0xFDC
   469                           plusw2	equ	0xFDB
   470                           fsr2h	equ	0xFDA
   471                           fsr2l	equ	0xFD9
   472                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  2
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                          _init_port
 ---------------------------------------------------------------------------------
 (1) _init_port                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_port

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       4       1        4.2%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBIGSFRhhh        41      0       0      15        0.0%
BITBIGSFRhhl         1      0       0      16        0.0%
BITBIGSFRhl         25      0       0      17        0.0%
BITBIGSFRlh          8      0       0      18        0.0%
BITBIGSFRll         53      0       0      19        0.0%
ABS                  0      0       4      20        0.0%
BIGRAM             5FF      0       0      21        0.0%
DATA                 0      0       4      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Dec 13 13:30:00 2022

                      _c 0001                       l29 7F46                       u27 7FA6  
                     u37 7FE4                      l711 7F4E                      l721 7F62  
                    l713 7F52                      l731 7F9C                      l723 7F66  
                    l715 7F54                      l741 7FF2                      l733 7FB2  
                    l725 7F68                      l717 7F58                      l743 7FF6  
                    l735 7FBA                      l727 7F70                      l719 7F5A  
                    l737 7FC2                      l729 7F88                      l739 7FDA  
                    _PR2 000FBB                      wreg 000FE8                     _main 7F4E  
                   start 0000             ___param_bank 000000                    ?_main 0003  
                  status 000FD8          __initialization 7F48             __end_of_main 8000  
                 ??_main 0003            __activetblptr 000000                   _CCPR1L 000FBE  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F48  
          ___rparam_used 000001           __pcstackCOMRAM 0003               __pnvCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F48  
                __ramtop 0600                  __ptext0 7F4E                  __ptext1 7F46  
              _T2CONbits 000FBA        __end_of_init_port 7F48     end_of_initialization 7F48  
              _TRISCbits 000F94              _CCP1CONbits 000FBD      start_initialization 7F48  
              _init_port 7F46                 _LATCbits 000F8B               ?_init_port 0003  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
            ??_init_port 0003  
