$date
	Mon Nov 18 14:29:00 2024
$end
$version
	LG211 Test VCD File
$end
$timescale
	1ns
$end
$scope module TOP $end
$var wire 1 ! signal_a $end
$var wire 1 % signal_b $end
$var wire 1 test signnal_c $end
$upscope $end
$enddefinitions #end
#0
$dumpvars
b0 !
b0 %
b0 test
$end
#5
b1 !
#10
b1 %
#20
b0 !
b1 test
#25
b0 !
#30
b1 !
#35
b0 %
