`timescale 1ns / 1ps

module tb_pipeline;

    reg clk;
    reg rst_n;
    wire [31:0] result_a0;

    // 實例化 Pipeline MCU
    riscv_pipeline #(.HEX_FILE("asm/sum.hex")) uut (
        .clk(clk),
        .rst_n(rst_n),
        .result_a0(result_a0)
    );

    // 產生時脈
    initial begin
        clk = 0;
        forever #5 clk = ~clk; 
    end

    // 測試流程
    initial begin
        $dumpfile("pipeline_wave.vcd");
        $dumpvars(0, tb_pipeline);
        
        rst_n = 0;
        #20;
        rst_n = 1;

        $display("Starting Pipeline Simulation...");
        
        // Pipeline 填滿需要 5 個 cycles
        // 加上 loop 運算，給多一點時間
        #700; 

        $display("Simulation finished.");
        $display("Final Result in a0 (x10): %d (Expected: 55)", result_a0);

        if (result_a0 == 55)
            $display("TEST PASSED!");
        else
            $display("TEST FAILED!");

        $finish;
    end
endmodule