// Seed: 837750666
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_9;
  int id_10;
  id_11 :
  assert property (@(posedge 1) 1)
  else $display(id_10, 1, 1);
  always force id_10 = id_9 < 1;
  module_0();
  final $display;
  logic [7:0] id_12 = id_2;
  assign id_12[1'b0] = 1 ? 1 : 1;
  wand id_13 = !id_7[1], id_14;
  assign id_6  = id_10;
  assign id_14 = 1;
  wire id_15;
endmodule
