Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 636a08c41f5c4d8abc3928a74eac45b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Eightbitwide_2to1_mux_tb_behav xil_defaultlib.Eightbitwide_2to1_mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Eightbitwide_2to1_mux_dut> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
