#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 17 21:43:05 2020
# Process ID: 24462
# Current directory: /home/wg/vivado_prj/CPU/lab2
# Command line: vivado
# Log file: /home/wg/vivado_prj/CPU/lab2/vivado.log
# Journal file: /home/wg/vivado_prj/CPU/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 . -part xc7a35tfgg484-1
add_files -norecurse {/home/wg/vivado_prj/CPU/lab2/rtl/display.v /home/wg/vivado_prj/CPU/lab2/rtl/seg7.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v
update_compile_order -fileset sources_1
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v w ]
add_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/wg/vivado_prj/CPU/lab2/rtl/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files/sim_scripts -ip_user_files_dir /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files -ipstatic_source_dir /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/modelsim} {questa=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/questa} {ies=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/ies} {xcelium=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/xcelium} {vcs=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/vcs} {riviera=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb.tcl
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
relaunch_sim
run all
close_sim
