
nrf-ShieldHost-STM_backup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000693c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08006a48  08006a48  00016a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006aac  08006aac  00020188  2**0
                  CONTENTS
  4 .ARM          00000000  08006aac  08006aac  00020188  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006aac  08006aac  00020188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006aac  08006aac  00016aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ab0  08006ab0  00016ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000188  20000000  08006ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001340  20000188  08006c3c  00020188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014c8  08006c3c  000214c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016320  00000000  00000000  000201b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000030f1  00000000  00000000  000364d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d38  00000000  00000000  000395c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bc0  00000000  00000000  0003a300  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016d8b  00000000  00000000  0003aec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000db1c  00000000  00000000  00051c4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f7df  00000000  00000000  0005f767  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cef46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033e4  00000000  00000000  000cefc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000188 	.word	0x20000188
 8000128:	00000000 	.word	0x00000000
 800012c:	08006a30 	.word	0x08006a30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000018c 	.word	0x2000018c
 8000148:	08006a30 	.word	0x08006a30

0800014c <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000150:	4b14      	ldr	r3, [pc, #80]	; (80001a4 <DWT_Delay_Init+0x58>)
 8000152:	68db      	ldr	r3, [r3, #12]
 8000154:	4a13      	ldr	r2, [pc, #76]	; (80001a4 <DWT_Delay_Init+0x58>)
 8000156:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800015a:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800015c:	4b11      	ldr	r3, [pc, #68]	; (80001a4 <DWT_Delay_Init+0x58>)
 800015e:	68db      	ldr	r3, [r3, #12]
 8000160:	4a10      	ldr	r2, [pc, #64]	; (80001a4 <DWT_Delay_Init+0x58>)
 8000162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000166:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000168:	4b0f      	ldr	r3, [pc, #60]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a0e      	ldr	r2, [pc, #56]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800016e:	f023 0301 	bic.w	r3, r3, #1
 8000172:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000174:	4b0c      	ldr	r3, [pc, #48]	; (80001a8 <DWT_Delay_Init+0x5c>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a0b      	ldr	r2, [pc, #44]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000180:	4b09      	ldr	r3, [pc, #36]	; (80001a8 <DWT_Delay_Init+0x5c>)
 8000182:	2200      	movs	r2, #0
 8000184:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000186:	bf00      	nop
     __ASM volatile ("NOP");
 8000188:	bf00      	nop
  __ASM volatile ("NOP");
 800018a:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 800018c:	4b06      	ldr	r3, [pc, #24]	; (80001a8 <DWT_Delay_Init+0x5c>)
 800018e:	685b      	ldr	r3, [r3, #4]
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000194:	2300      	movs	r3, #0
 8000196:	e000      	b.n	800019a <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000198:	2301      	movs	r3, #1
  }
}
 800019a:	4618      	mov	r0, r3
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	e000edf0 	.word	0xe000edf0
 80001a8:	e0001000 	.word	0xe0001000

080001ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001ac:	b590      	push	{r4, r7, lr}
 80001ae:	b093      	sub	sp, #76	; 0x4c
 80001b0:	af12      	add	r7, sp, #72	; 0x48
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001b2:	f000 fed3 	bl	8000f5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001b6:	f000 f845 	bl	8000244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ba:	f000 f8d5 	bl	8000368 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001be:	f000 f89d 	bl	80002fc <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80001c2:	f005 ff59 	bl	8006078 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  DWT_Delay_Init ();
 80001c6:	f7ff ffc1 	bl	800014c <DWT_Delay_Init>

  nRFint_guard = 0;		// Do not execute interruptions until the nRF initalization is complete
 80001ca:	4b17      	ldr	r3, [pc, #92]	; (8000228 <main+0x7c>)
 80001cc:	2200      	movs	r2, #0
 80001ce:	701a      	strb	r2, [r3, #0]
  rf_tx_buffer_count = 0;
 80001d0:	4b16      	ldr	r3, [pc, #88]	; (800022c <main+0x80>)
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
  rf_tx_SendMsg = 0;
 80001d6:	4b16      	ldr	r3, [pc, #88]	; (8000230 <main+0x84>)
 80001d8:	2200      	movs	r2, #0
 80001da:	701a      	strb	r2, [r3, #0]
  rfBridgeON = 0;   	// Don't transfer data via RF until the Handshake HOST <-> STM is complete
 80001dc:	4b15      	ldr	r3, [pc, #84]	; (8000234 <main+0x88>)
 80001de:	2200      	movs	r2, #0
 80001e0:	701a      	strb	r2, [r3, #0]

  nRF24L01_STM32(hspi1); // Set the SPI parameters for the nRF library
 80001e2:	4c15      	ldr	r4, [pc, #84]	; (8000238 <main+0x8c>)
 80001e4:	4668      	mov	r0, sp
 80001e6:	f104 0310 	add.w	r3, r4, #16
 80001ea:	2248      	movs	r2, #72	; 0x48
 80001ec:	4619      	mov	r1, r3
 80001ee:	f006 fc0b 	bl	8006a08 <memcpy>
 80001f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80001f6:	f000 faa7 	bl	8000748 <nRF24L01_STM32>

  // Initiate the nRF with the channel, data rate and tx power parameters
  init(nRF_Canal, RF_DATA_RATE_1Mbps, RF_TX_POWER_0dBm, autoAck_enabled);
 80001fa:	4b10      	ldr	r3, [pc, #64]	; (800023c <main+0x90>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	2203      	movs	r2, #3
 8000200:	2100      	movs	r1, #0
 8000202:	205c      	movs	r0, #92	; 0x5c
 8000204:	f000 fab8 	bl	8000778 <init>
  rx_newPayload = 0;
 8000208:	4b0d      	ldr	r3, [pc, #52]	; (8000240 <main+0x94>)
 800020a:	2200      	movs	r2, #0
 800020c:	701a      	strb	r2, [r3, #0]
  nRFint_guard = 1; //Liberar execução da interrupção externa
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <main+0x7c>)
 8000210:	2201      	movs	r2, #1
 8000212:	701a      	strb	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  get_Msg_fromHost();	// Read the messages from the host received via USB
 8000214:	f000 f97e 	bl	8000514 <get_Msg_fromHost>

	  IRQ_read();
 8000218:	f000 f936 	bl	8000488 <IRQ_read>


	  tx_task();	// If there is message from the Host, read correctly by get_Msg_fromHost(), it's
 800021c:	f000 f9e4 	bl	80005e8 <tx_task>
	  	  	  	  	//  sent to the MIP via RF

	  rx_task();  	// Verifies if package arrived from the MIP (via RF) and send it to the Host via COM port.
 8000220:	f000 f958 	bl	80004d4 <rx_task>
	  get_Msg_fromHost();	// Read the messages from the host received via USB
 8000224:	e7f6      	b.n	8000214 <main+0x68>
 8000226:	bf00      	nop
 8000228:	200001c4 	.word	0x200001c4
 800022c:	200002c8 	.word	0x200002c8
 8000230:	200002cc 	.word	0x200002cc
 8000234:	200002cd 	.word	0x200002cd
 8000238:	2000056c 	.word	0x2000056c
 800023c:	20000000 	.word	0x20000000
 8000240:	200001c6 	.word	0x200001c6

08000244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b094      	sub	sp, #80	; 0x50
 8000248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800024a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800024e:	2228      	movs	r2, #40	; 0x28
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f006 fbe3 	bl	8006a1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000258:	f107 0314 	add.w	r3, r7, #20
 800025c:	2200      	movs	r2, #0
 800025e:	601a      	str	r2, [r3, #0]
 8000260:	605a      	str	r2, [r3, #4]
 8000262:	609a      	str	r2, [r3, #8]
 8000264:	60da      	str	r2, [r3, #12]
 8000266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000268:	1d3b      	adds	r3, r7, #4
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
 800026e:	605a      	str	r2, [r3, #4]
 8000270:	609a      	str	r2, [r3, #8]
 8000272:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000274:	2301      	movs	r3, #1
 8000276:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000278:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800027c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800027e:	2300      	movs	r3, #0
 8000280:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000282:	2301      	movs	r3, #1
 8000284:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000286:	2302      	movs	r3, #2
 8000288:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800028a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800028e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000290:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000294:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000296:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800029a:	4618      	mov	r0, r3
 800029c:	f002 f872 	bl	8002384 <HAL_RCC_OscConfig>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002a6:	f000 fa27 	bl	80006f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002aa:	230f      	movs	r3, #15
 80002ac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ae:	2302      	movs	r3, #2
 80002b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b2:	2300      	movs	r3, #0
 80002b4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002ba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002bc:	2300      	movs	r3, #0
 80002be:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c0:	f107 0314 	add.w	r3, r7, #20
 80002c4:	2101      	movs	r1, #1
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 fadc 	bl	8002884 <HAL_RCC_ClockConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002d2:	f000 fa11 	bl	80006f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80002d6:	2310      	movs	r3, #16
 80002d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80002da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80002de:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	4618      	mov	r0, r3
 80002e4:	f002 fc42 	bl	8002b6c <HAL_RCCEx_PeriphCLKConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80002ee:	f000 fa03 	bl	80006f8 <Error_Handler>
  }
}
 80002f2:	bf00      	nop
 80002f4:	3750      	adds	r7, #80	; 0x50
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}
	...

080002fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000300:	4b17      	ldr	r3, [pc, #92]	; (8000360 <MX_SPI1_Init+0x64>)
 8000302:	4a18      	ldr	r2, [pc, #96]	; (8000364 <MX_SPI1_Init+0x68>)
 8000304:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000306:	4b16      	ldr	r3, [pc, #88]	; (8000360 <MX_SPI1_Init+0x64>)
 8000308:	f44f 7282 	mov.w	r2, #260	; 0x104
 800030c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800030e:	4b14      	ldr	r3, [pc, #80]	; (8000360 <MX_SPI1_Init+0x64>)
 8000310:	2200      	movs	r2, #0
 8000312:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000314:	4b12      	ldr	r3, [pc, #72]	; (8000360 <MX_SPI1_Init+0x64>)
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800031a:	4b11      	ldr	r3, [pc, #68]	; (8000360 <MX_SPI1_Init+0x64>)
 800031c:	2200      	movs	r2, #0
 800031e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000320:	4b0f      	ldr	r3, [pc, #60]	; (8000360 <MX_SPI1_Init+0x64>)
 8000322:	2200      	movs	r2, #0
 8000324:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000326:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <MX_SPI1_Init+0x64>)
 8000328:	f44f 7200 	mov.w	r2, #512	; 0x200
 800032c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800032e:	4b0c      	ldr	r3, [pc, #48]	; (8000360 <MX_SPI1_Init+0x64>)
 8000330:	2210      	movs	r2, #16
 8000332:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000334:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <MX_SPI1_Init+0x64>)
 8000336:	2200      	movs	r2, #0
 8000338:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800033a:	4b09      	ldr	r3, [pc, #36]	; (8000360 <MX_SPI1_Init+0x64>)
 800033c:	2200      	movs	r2, #0
 800033e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000340:	4b07      	ldr	r3, [pc, #28]	; (8000360 <MX_SPI1_Init+0x64>)
 8000342:	2200      	movs	r2, #0
 8000344:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000346:	4b06      	ldr	r3, [pc, #24]	; (8000360 <MX_SPI1_Init+0x64>)
 8000348:	220a      	movs	r2, #10
 800034a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800034c:	4804      	ldr	r0, [pc, #16]	; (8000360 <MX_SPI1_Init+0x64>)
 800034e:	f002 fcc3 	bl	8002cd8 <HAL_SPI_Init>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d001      	beq.n	800035c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000358:	f000 f9ce 	bl	80006f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800035c:	bf00      	nop
 800035e:	bd80      	pop	{r7, pc}
 8000360:	2000056c 	.word	0x2000056c
 8000364:	40013000 	.word	0x40013000

08000368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036e:	f107 0310 	add.w	r3, r7, #16
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]
 8000376:	605a      	str	r2, [r3, #4]
 8000378:	609a      	str	r2, [r3, #8]
 800037a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800037c:	4b3e      	ldr	r3, [pc, #248]	; (8000478 <MX_GPIO_Init+0x110>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a3d      	ldr	r2, [pc, #244]	; (8000478 <MX_GPIO_Init+0x110>)
 8000382:	f043 0310 	orr.w	r3, r3, #16
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b3b      	ldr	r3, [pc, #236]	; (8000478 <MX_GPIO_Init+0x110>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f003 0310 	and.w	r3, r3, #16
 8000390:	60fb      	str	r3, [r7, #12]
 8000392:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000394:	4b38      	ldr	r3, [pc, #224]	; (8000478 <MX_GPIO_Init+0x110>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	4a37      	ldr	r2, [pc, #220]	; (8000478 <MX_GPIO_Init+0x110>)
 800039a:	f043 0320 	orr.w	r3, r3, #32
 800039e:	6193      	str	r3, [r2, #24]
 80003a0:	4b35      	ldr	r3, [pc, #212]	; (8000478 <MX_GPIO_Init+0x110>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	f003 0320 	and.w	r3, r3, #32
 80003a8:	60bb      	str	r3, [r7, #8]
 80003aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ac:	4b32      	ldr	r3, [pc, #200]	; (8000478 <MX_GPIO_Init+0x110>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a31      	ldr	r2, [pc, #196]	; (8000478 <MX_GPIO_Init+0x110>)
 80003b2:	f043 0304 	orr.w	r3, r3, #4
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b2f      	ldr	r3, [pc, #188]	; (8000478 <MX_GPIO_Init+0x110>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f003 0304 	and.w	r3, r3, #4
 80003c0:	607b      	str	r3, [r7, #4]
 80003c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c4:	4b2c      	ldr	r3, [pc, #176]	; (8000478 <MX_GPIO_Init+0x110>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	4a2b      	ldr	r2, [pc, #172]	; (8000478 <MX_GPIO_Init+0x110>)
 80003ca:	f043 0308 	orr.w	r3, r3, #8
 80003ce:	6193      	str	r3, [r2, #24]
 80003d0:	4b29      	ldr	r3, [pc, #164]	; (8000478 <MX_GPIO_Init+0x110>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	f003 0308 	and.w	r3, r3, #8
 80003d8:	603b      	str	r3, [r7, #0]
 80003da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80003dc:	2200      	movs	r2, #0
 80003de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003e2:	4826      	ldr	r0, [pc, #152]	; (800047c <MX_GPIO_Init+0x114>)
 80003e4:	f001 f8bd 	bl	8001562 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RF_CE_Pin|RF_CSN_Pin, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	2118      	movs	r1, #24
 80003ec:	4824      	ldr	r0, [pc, #144]	; (8000480 <MX_GPIO_Init+0x118>)
 80003ee:	f001 f8b8 	bl	8001562 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_VERDE_Pin|LED_VERMELHO_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	f44f 7140 	mov.w	r1, #768	; 0x300
 80003f8:	4822      	ldr	r0, [pc, #136]	; (8000484 <MX_GPIO_Init+0x11c>)
 80003fa:	f001 f8b2 	bl	8001562 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80003fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000402:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000404:	2301      	movs	r3, #1
 8000406:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000408:	2300      	movs	r3, #0
 800040a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040c:	2302      	movs	r3, #2
 800040e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000410:	f107 0310 	add.w	r3, r7, #16
 8000414:	4619      	mov	r1, r3
 8000416:	4819      	ldr	r0, [pc, #100]	; (800047c <MX_GPIO_Init+0x114>)
 8000418:	f000 ff32 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : RF_CE_Pin RF_CSN_Pin */
  GPIO_InitStruct.Pin = RF_CE_Pin|RF_CSN_Pin;
 800041c:	2318      	movs	r3, #24
 800041e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000420:	2301      	movs	r3, #1
 8000422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000424:	2300      	movs	r3, #0
 8000426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000428:	2302      	movs	r3, #2
 800042a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042c:	f107 0310 	add.w	r3, r7, #16
 8000430:	4619      	mov	r1, r3
 8000432:	4813      	ldr	r0, [pc, #76]	; (8000480 <MX_GPIO_Init+0x118>)
 8000434:	f000 ff24 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_IRQ_Pin */
  GPIO_InitStruct.Pin = RF_IRQ_Pin;
 8000438:	2301      	movs	r3, #1
 800043a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800043c:	2300      	movs	r3, #0
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	480e      	ldr	r0, [pc, #56]	; (8000484 <MX_GPIO_Init+0x11c>)
 800044c:	f000 ff18 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_VERDE_Pin LED_VERMELHO_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin|LED_VERMELHO_Pin;
 8000450:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	2301      	movs	r3, #1
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045a:	2300      	movs	r3, #0
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045e:	2302      	movs	r3, #2
 8000460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000462:	f107 0310 	add.w	r3, r7, #16
 8000466:	4619      	mov	r1, r3
 8000468:	4806      	ldr	r0, [pc, #24]	; (8000484 <MX_GPIO_Init+0x11c>)
 800046a:	f000 ff09 	bl	8001280 <HAL_GPIO_Init>

}
 800046e:	bf00      	nop
 8000470:	3720      	adds	r7, #32
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000
 800047c:	40011000 	.word	0x40011000
 8000480:	40010800 	.word	0x40010800
 8000484:	40010c00 	.word	0x40010c00

08000488 <IRQ_read>:
  }
}*/


void IRQ_read()
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800048c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000490:	480a      	ldr	r0, [pc, #40]	; (80004bc <IRQ_read+0x34>)
 8000492:	f001 f87e 	bl	8001592 <HAL_GPIO_TogglePin>
	if( (nRFint_guard > 0) && (HAL_GPIO_ReadPin(RF_IRQ_GPIO_Port, RF_IRQ_Pin) == 0) )
 8000496:	4b0a      	ldr	r3, [pc, #40]	; (80004c0 <IRQ_read+0x38>)
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d00b      	beq.n	80004b6 <IRQ_read+0x2e>
 800049e:	2101      	movs	r1, #1
 80004a0:	4808      	ldr	r0, [pc, #32]	; (80004c4 <IRQ_read+0x3c>)
 80004a2:	f001 f847 	bl	8001534 <HAL_GPIO_ReadPin>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d104      	bne.n	80004b6 <IRQ_read+0x2e>
	{
		//HAL_Delay(5);
		RF_IRQ(rx_buf, &rx_payloadWidth, &rx_newPayload);
 80004ac:	4a06      	ldr	r2, [pc, #24]	; (80004c8 <IRQ_read+0x40>)
 80004ae:	4907      	ldr	r1, [pc, #28]	; (80004cc <IRQ_read+0x44>)
 80004b0:	4807      	ldr	r0, [pc, #28]	; (80004d0 <IRQ_read+0x48>)
 80004b2:	f000 fb91 	bl	8000bd8 <RF_IRQ>
	}
}
 80004b6:	bf00      	nop
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40011000 	.word	0x40011000
 80004c0:	200001c4 	.word	0x200001c4
 80004c4:	40010c00 	.word	0x40010c00
 80004c8:	200001c6 	.word	0x200001c6
 80004cc:	200001c5 	.word	0x200001c5
 80004d0:	2000054c 	.word	0x2000054c

080004d4 <rx_task>:

/**
 * Verifica se algum pacote foi recebido pela interrupção e envia ao Host.
 */
void rx_task()
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
    //Verificar se chegou (recebeu) um novo pacote pelo canal RF.
    //(O MIP enviou um pacote para o HOST).
    if (rx_newPayload > 0)  //newPayload setada em IRQ de chegada de novo pacote (RX)
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <rx_task+0x34>)
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d010      	beq.n	8000502 <rx_task+0x2e>
    {

        rx_newPayload = 0; //sdinalizar payload recebida
 80004e0:	4b09      	ldr	r3, [pc, #36]	; (8000508 <rx_task+0x34>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	701a      	strb	r2, [r3, #0]

        if(rx_payloadWidth > 0) //Se a interrupção foi gerado por algum ruído etc, não teremos dados no payload
 80004e6:	4b09      	ldr	r3, [pc, #36]	; (800050c <rx_task+0x38>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d009      	beq.n	8000502 <rx_task+0x2e>
        {
          //Enviar pacote recebido para o código do HOST (Visual Studio) via serial COMM (USB)

        	CDC_Transmit_FS(rx_buf, rx_payloadWidth);
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <rx_task+0x38>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	4619      	mov	r1, r3
 80004f6:	4806      	ldr	r0, [pc, #24]	; (8000510 <rx_task+0x3c>)
 80004f8:	f005 fe90 	bl	800621c <CDC_Transmit_FS>
        	HAL_Delay(5);
 80004fc:	2005      	movs	r0, #5
 80004fe:	f000 fd8f 	bl	8001020 <HAL_Delay>
        }

    }
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200001c6 	.word	0x200001c6
 800050c:	200001c5 	.word	0x200001c5
 8000510:	2000054c 	.word	0x2000054c

08000514 <get_Msg_fromHost>:
 * it is done in this function and it activates the rx_tx_SendMsg flag that allows redirectioning the messages from
 * the nRF to the Host. If the handshake its already been done, it reads the message from the host (ended with '\0')
 * via COM port and puts it in the RF transmission buffer to the MIP.
 */
void get_Msg_fromHost()
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0

    // The rx_newData variable is modified in the callback function called when new data
	//  comes through the serial port (CDC_Receive_FS)

    //Se não estiver enviando mensagem do Buffer TX para o HOST:
    if ((rx_newData == 1) && (rf_tx_SendMsg == 0))
 800051a:	4b2e      	ldr	r3, [pc, #184]	; (80005d4 <get_Msg_fromHost+0xc0>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d154      	bne.n	80005cc <get_Msg_fromHost+0xb8>
 8000522:	4b2d      	ldr	r3, [pc, #180]	; (80005d8 <get_Msg_fromHost+0xc4>)
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d150      	bne.n	80005cc <get_Msg_fromHost+0xb8>
    {
    	int i, rc;
    	rx_newData = 0;
 800052a:	4b2a      	ldr	r3, [pc, #168]	; (80005d4 <get_Msg_fromHost+0xc0>)
 800052c:	2200      	movs	r2, #0
 800052e:	701a      	strb	r2, [r3, #0]
    	//memcpy(rf_tx_buffer, buf, len); // Salva os dados do vetor buf em rf_tx_buffer
    	//rf_tx_buffer_count = len;		// Salva a qte de bytes de len em rf_tx_buffer_count

    	// Pega o último byte de rf_tx_buffer e salva em rc
        rc = rf_tx_buffer[rf_tx_buffer_count - 1];
 8000530:	4b2a      	ldr	r3, [pc, #168]	; (80005dc <get_Msg_fromHost+0xc8>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	3b01      	subs	r3, #1
 8000536:	4a2a      	ldr	r2, [pc, #168]	; (80005e0 <get_Msg_fromHost+0xcc>)
 8000538:	5cd3      	ldrb	r3, [r2, r3]
 800053a:	603b      	str	r3, [r7, #0]

        //O último caractere (rc) é o indicador de final de mensagem ('\0')?
        if (rc == endMsgChar)
 800053c:	2300      	movs	r3, #0
 800053e:	461a      	mov	r2, r3
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	4293      	cmp	r3, r2
 8000544:	d142      	bne.n	80005cc <get_Msg_fromHost+0xb8>
        {

            //A mensagem termina com '\0' -- terminador de mensagens enviadas pelo HOST;

            //Estamos em fase de handshake initial Host <-> STM?
            if(rfBridgeON)
 8000546:	4b27      	ldr	r3, [pc, #156]	; (80005e4 <get_Msg_fromHost+0xd0>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d003      	beq.n	8000556 <get_Msg_fromHost+0x42>
            	//CDC_Transmit_FS(rf_tx_buffer, rf_tx_buffer_count);
				//HAL_Delay(10);
              //NÃO - Arduino é apenas um ponte entre HOST e Transceiver RF.
              //Portanto, o que chega ao uC deve ser retransmitido ao MIP via RF.
              // ==> Sinalizar execução do estado para transmissão desta msg para o MIP via RF.
              rf_tx_SendMsg = 1;
 800054e:	4b22      	ldr	r3, [pc, #136]	; (80005d8 <get_Msg_fromHost+0xc4>)
 8000550:	2201      	movs	r2, #1
 8000552:	701a      	strb	r2, [r3, #0]
              return;
 8000554:	e03a      	b.n	80005cc <get_Msg_fromHost+0xb8>
                //      2 - Ao receber o primeiro MIPCOM_READY ("RDY") o STM retorna pela COM para o HOST "RDYOK" - O Host irá
                //          ler ou tentar ler esta mensagem (que pode estar corrompida ou nem mesmo chegar ao Host (C#).
                //
                //Neste primeiro momento, a mensagem em rf_tx_buffer pode conter apenas lixo, conter a mensagem com lixo antes de 'RDY'
                //ou conter apenas "RDY".
                if(rf_tx_buffer_count > 4) //Se conter mais que 4 elementos ['R','D','Y','\0'] remover elementos excedentes no inicio.
 8000556:	4b21      	ldr	r3, [pc, #132]	; (80005dc <get_Msg_fromHost+0xc8>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b04      	cmp	r3, #4
 800055c:	dd17      	ble.n	800058e <get_Msg_fromHost+0x7a>
                {
                    for(i = 0; i < 4; i++)
 800055e:	2300      	movs	r3, #0
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	e00e      	b.n	8000582 <get_Msg_fromHost+0x6e>
                      rf_tx_buffer[i] = rf_tx_buffer[(rf_tx_buffer_count-4) + i];
 8000564:	4b1d      	ldr	r3, [pc, #116]	; (80005dc <get_Msg_fromHost+0xc8>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	1f1a      	subs	r2, r3, #4
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4413      	add	r3, r2
 800056e:	4a1c      	ldr	r2, [pc, #112]	; (80005e0 <get_Msg_fromHost+0xcc>)
 8000570:	5cd1      	ldrb	r1, [r2, r3]
 8000572:	4a1b      	ldr	r2, [pc, #108]	; (80005e0 <get_Msg_fromHost+0xcc>)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4413      	add	r3, r2
 8000578:	460a      	mov	r2, r1
 800057a:	701a      	strb	r2, [r3, #0]
                    for(i = 0; i < 4; i++)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	3301      	adds	r3, #1
 8000580:	607b      	str	r3, [r7, #4]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2b03      	cmp	r3, #3
 8000586:	dded      	ble.n	8000564 <get_Msg_fromHost+0x50>
                    rf_tx_buffer_count = 4;
 8000588:	4b14      	ldr	r3, [pc, #80]	; (80005dc <get_Msg_fromHost+0xc8>)
 800058a:	2204      	movs	r2, #4
 800058c:	601a      	str	r2, [r3, #0]
                }
                //A mensagem é "RDY\0" ?
                if( (rf_tx_buffer[0] == 'R') && (rf_tx_buffer[1] == 'D') && (rf_tx_buffer[2] == 'Y') )
 800058e:	4b14      	ldr	r3, [pc, #80]	; (80005e0 <get_Msg_fromHost+0xcc>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b52      	cmp	r3, #82	; 0x52
 8000594:	d114      	bne.n	80005c0 <get_Msg_fromHost+0xac>
 8000596:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <get_Msg_fromHost+0xcc>)
 8000598:	785b      	ldrb	r3, [r3, #1]
 800059a:	2b44      	cmp	r3, #68	; 0x44
 800059c:	d110      	bne.n	80005c0 <get_Msg_fromHost+0xac>
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <get_Msg_fromHost+0xcc>)
 80005a0:	789b      	ldrb	r3, [r3, #2]
 80005a2:	2b59      	cmp	r3, #89	; 0x59
 80005a4:	d10c      	bne.n	80005c0 <get_Msg_fromHost+0xac>
                {
                  //Ecoar para o Host

                	CDC_Transmit_FS(rf_tx_buffer, rf_tx_buffer_count);
 80005a6:	4b0d      	ldr	r3, [pc, #52]	; (80005dc <get_Msg_fromHost+0xc8>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	b29b      	uxth	r3, r3
 80005ac:	4619      	mov	r1, r3
 80005ae:	480c      	ldr	r0, [pc, #48]	; (80005e0 <get_Msg_fromHost+0xcc>)
 80005b0:	f005 fe34 	bl	800621c <CDC_Transmit_FS>
                	HAL_Delay(5);
 80005b4:	2005      	movs	r0, #5
 80005b6:	f000 fd33 	bl	8001020 <HAL_Delay>

                  rfBridgeON = 1; //De agora em diante, todos os bytes recebidos do Host serão enviados ao MIP por RF.
 80005ba:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <get_Msg_fromHost+0xd0>)
 80005bc:	2201      	movs	r2, #1
 80005be:	701a      	strb	r2, [r3, #0]
                  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
                }
                //Caso a mensagem tenha sido enviada para o Host (acima) ou não (deve ser ignorada):
                rf_tx_buffer_count = 0; //reiniciar leitura de novas mensagens;
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <get_Msg_fromHost+0xc8>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
                rf_tx_SendMsg = 0; //a mensagem recebida não deve ser enviada por RF
 80005c6:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <get_Msg_fromHost+0xc4>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	200002ce 	.word	0x200002ce
 80005d8:	200002cc 	.word	0x200002cc
 80005dc:	200002c8 	.word	0x200002c8
 80005e0:	200001c8 	.word	0x200001c8
 80005e4:	200002cd 	.word	0x200002cd

080005e8 <tx_task>:

/**
 * Verifies if there is a message to be transmitted to the MIP via RF and sends it in packages of 32 bytes or less
 */
void tx_task()
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
  uint32_t data_size, index_atual;

  //Transmissão/Recepção de dados via RF liberada? E
  //Existe mensagem para ser enviada para o MIP via RF?
  if ((rfBridgeON == 0) || (rf_tx_SendMsg == 0))
 80005ee:	4b21      	ldr	r3, [pc, #132]	; (8000674 <tx_task+0x8c>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d03a      	beq.n	800066c <tx_task+0x84>
 80005f6:	4b20      	ldr	r3, [pc, #128]	; (8000678 <tx_task+0x90>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d036      	beq.n	800066c <tx_task+0x84>
    return;
  data_size = rf_tx_buffer_count;
 80005fe:	4b1f      	ldr	r3, [pc, #124]	; (800067c <tx_task+0x94>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	60bb      	str	r3, [r7, #8]
  rf_tx_buffer_count = 0;
 8000604:	4b1d      	ldr	r3, [pc, #116]	; (800067c <tx_task+0x94>)
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]

  index_atual = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  while (index_atual < data_size) // Verifica se todos os dados contidos já foram enviados
 800060e:	e025      	b.n	800065c <tx_task+0x74>
  {
	uint32_t actual_length = data_size - index_atual;
 8000610:	68ba      	ldr	r2, [r7, #8]
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	607b      	str	r3, [r7, #4]

    //Enquanto tiver algum para escrever
	// Caso a mensagem possua menos, de 32 bytes ele envia apenas os bytes necessários
    if (actual_length < 32)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2b1f      	cmp	r3, #31
 800061c:	d812      	bhi.n	8000644 <tx_task+0x5c>
    {
      //Se existem menos de 32 bytes para serem enviados
      rfSendBuffer(&rf_tx_buffer[index_atual], (uint8_t)actual_length);
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	4a17      	ldr	r2, [pc, #92]	; (8000680 <tx_task+0x98>)
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	b2d2      	uxtb	r2, r2
 8000628:	4611      	mov	r1, r2
 800062a:	4618      	mov	r0, r3
 800062c:	f000 f82a 	bl	8000684 <rfSendBuffer>
      HAL_Delay(1); //Aguardar transmissão -- max 32 bytes
 8000630:	2001      	movs	r0, #1
 8000632:	f000 fcf5 	bl	8001020 <HAL_Delay>
      waitForIRQ();
 8000636:	f000 f84f 	bl	80006d8 <waitForIRQ>
      index_atual += actual_length;
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4413      	add	r3, r2
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	e00b      	b.n	800065c <tx_task+0x74>
    }
    else
    {
      //Se existem pelo menos 32 bytes para serem escritos, escreve um pacote
      rfSendBuffer(&rf_tx_buffer[index_atual], 32);
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	4a0e      	ldr	r2, [pc, #56]	; (8000680 <tx_task+0x98>)
 8000648:	4413      	add	r3, r2
 800064a:	2120      	movs	r1, #32
 800064c:	4618      	mov	r0, r3
 800064e:	f000 f819 	bl	8000684 <rfSendBuffer>
      waitForIRQ();
 8000652:	f000 f841 	bl	80006d8 <waitForIRQ>
      index_atual += 32;
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	3320      	adds	r3, #32
 800065a:	60fb      	str	r3, [r7, #12]
  while (index_atual < data_size) // Verifica se todos os dados contidos já foram enviados
 800065c:	68fa      	ldr	r2, [r7, #12]
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	429a      	cmp	r2, r3
 8000662:	d3d5      	bcc.n	8000610 <tx_task+0x28>
    }
  }
  //Sinalizar mensagem transmitida
  rf_tx_SendMsg = 0;
 8000664:	4b04      	ldr	r3, [pc, #16]	; (8000678 <tx_task+0x90>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
 800066a:	e000      	b.n	800066e <tx_task+0x86>
    return;
 800066c:	bf00      	nop
}
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200002cd 	.word	0x200002cd
 8000678:	200002cc 	.word	0x200002cc
 800067c:	200002c8 	.word	0x200002c8
 8000680:	200001c8 	.word	0x200001c8

08000684 <rfSendBuffer>:
 *
 * @param buffer2send	Buffer to be sent to the MIP via RF
 * @param buffer_size	Size of buffer to be sent to the MIP via RF
 */
void rfSendBuffer(uint8_t *buffer2send, uint8_t buffer_size)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	70fb      	strb	r3, [r7, #3]
  uint8_t send_index = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	73fb      	strb	r3, [r7, #15]
  
  // Escreve no buffer de saída (tx_buf) os bytes a serem enviados
  for (int i = 0; i < buffer_size; i++)
 8000694:	2300      	movs	r3, #0
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	e00e      	b.n	80006b8 <rfSendBuffer+0x34>
  {
    tx_buf[i] = buffer2send[i];
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	4413      	add	r3, r2
 80006a0:	7819      	ldrb	r1, [r3, #0]
 80006a2:	4a0c      	ldr	r2, [pc, #48]	; (80006d4 <rfSendBuffer+0x50>)
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	4413      	add	r3, r2
 80006a8:	460a      	mov	r2, r1
 80006aa:	701a      	strb	r2, [r3, #0]
    send_index += 1;
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	3301      	adds	r3, #1
 80006b0:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < buffer_size; i++)
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	3301      	adds	r3, #1
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	78fb      	ldrb	r3, [r7, #3]
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	429a      	cmp	r2, r3
 80006be:	dbec      	blt.n	800069a <rfSendBuffer+0x16>
  }
  //Enviar via RF
  TX_Mode(tx_buf, send_index);
 80006c0:	7bfb      	ldrb	r3, [r7, #15]
 80006c2:	4619      	mov	r1, r3
 80006c4:	4803      	ldr	r0, [pc, #12]	; (80006d4 <rfSendBuffer+0x50>)
 80006c6:	f000 faf5 	bl	8000cb4 <TX_Mode>
  //HAL_Delay(5);
}
 80006ca:	bf00      	nop
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200001a4 	.word	0x200001a4

080006d8 <waitForIRQ>:
/**
 *
 *
 */
void waitForIRQ()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	while(HAL_GPIO_ReadPin(RF_IRQ_GPIO_Port, RF_IRQ_Pin) != 0);
 80006dc:	bf00      	nop
 80006de:	2101      	movs	r1, #1
 80006e0:	4804      	ldr	r0, [pc, #16]	; (80006f4 <waitForIRQ+0x1c>)
 80006e2:	f000 ff27 	bl	8001534 <HAL_GPIO_ReadPin>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d1f8      	bne.n	80006de <waitForIRQ+0x6>
	IRQ_read();
 80006ec:	f7ff fecc 	bl	8000488 <IRQ_read>
}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40010c00 	.word	0x40010c00

080006f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr

08000704 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <DWT_Delay_us+0x3c>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000712:	f002 fa03 	bl	8002b1c <HAL_RCC_GetHCLKFreq>
 8000716:	4602      	mov	r2, r0
 8000718:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <DWT_Delay_us+0x40>)
 800071a:	fba3 2302 	umull	r2, r3, r3, r2
 800071e:	0c9b      	lsrs	r3, r3, #18
 8000720:	687a      	ldr	r2, [r7, #4]
 8000722:	fb02 f303 	mul.w	r3, r2, r3
 8000726:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000728:	bf00      	nop
 800072a:	4b05      	ldr	r3, [pc, #20]	; (8000740 <DWT_Delay_us+0x3c>)
 800072c:	685a      	ldr	r2, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	1ad2      	subs	r2, r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	429a      	cmp	r2, r3
 8000736:	d3f8      	bcc.n	800072a <DWT_Delay_us+0x26>
}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	e0001000 	.word	0xe0001000
 8000744:	431bde83 	.word	0x431bde83

08000748 <nRF24L01_STM32>:
/**
 * Construtor using the default pins
 * @param spi its an SPI_HandleTypeDef object that contains the SPI informations
 **/
void nRF24L01_STM32(SPI_HandleTypeDef spi)
{
 8000748:	b084      	sub	sp, #16
 800074a:	b580      	push	{r7, lr}
 800074c:	af00      	add	r7, sp, #0
 800074e:	f107 0c08 	add.w	ip, r7, #8
 8000752:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    _spi = spi;
 8000756:	4b07      	ldr	r3, [pc, #28]	; (8000774 <nRF24L01_STM32+0x2c>)
 8000758:	4618      	mov	r0, r3
 800075a:	f107 0108 	add.w	r1, r7, #8
 800075e:	2358      	movs	r3, #88	; 0x58
 8000760:	461a      	mov	r2, r3
 8000762:	f006 f951 	bl	8006a08 <memcpy>
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800076e:	b004      	add	sp, #16
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	200004f4 	.word	0x200004f4

08000778 <init>:
 * @param rf_data_rate	The radio's data rate in Mbps
 * @param rf_pwr		The radio's power in dB
 */

void init(uint8_t rf_channel, rf_data_rate_t rf_data_rate, rf_tx_power_t rf_pwr, uint8_t _autoAck_enable)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b087      	sub	sp, #28
 800077c:	af00      	add	r7, sp, #0
 800077e:	4604      	mov	r4, r0
 8000780:	4608      	mov	r0, r1
 8000782:	4611      	mov	r1, r2
 8000784:	461a      	mov	r2, r3
 8000786:	4623      	mov	r3, r4
 8000788:	71fb      	strb	r3, [r7, #7]
 800078a:	4603      	mov	r3, r0
 800078c:	71bb      	strb	r3, [r7, #6]
 800078e:	460b      	mov	r3, r1
 8000790:	717b      	strb	r3, [r7, #5]
 8000792:	4613      	mov	r3, r2
 8000794:	713b      	strb	r3, [r7, #4]
	// Setup values of the registers
	uint8_t rf_setup_byte;
	uint8_t setup_aw_value = 0x03;	//Setup of Address Widths ('11' - 5 bytes)
 8000796:	2303      	movs	r3, #3
 8000798:	75bb      	strb	r3, [r7, #22]
	uint8_t en_aa_value;			//Auto Acknowledgment Function on pipe 0
	uint8_t en_rxaddr_value = 0x01;	//Enabled RX Addresses (only pipe 0)
 800079a:	2301      	movs	r3, #1
 800079c:	753b      	strb	r3, [r7, #20]
	uint8_t setup_retr_value;		//Setup of Automatic Retransmission
	uint8_t dypnd_value = 0x3f;		//Enable dynamic payload length
 800079e:	233f      	movs	r3, #63	; 0x3f
 80007a0:	74bb      	strb	r3, [r7, #18]
	uint8_t feature_value;			//Feature Register
	uint8_t zero = 0x00;			// 0
 80007a2:	2300      	movs	r3, #0
 80007a4:	743b      	strb	r3, [r7, #16]
	uint8_t nrf_status_value = 0x70;// Status
 80007a6:	2370      	movs	r3, #112	; 0x70
 80007a8:	73fb      	strb	r3, [r7, #15]

	autoAck_enable = _autoAck_enable;
 80007aa:	4a65      	ldr	r2, [pc, #404]	; (8000940 <init+0x1c8>)
 80007ac:	793b      	ldrb	r3, [r7, #4]
 80007ae:	7013      	strb	r3, [r2, #0]

    //uint8_t addr_host[TX_RX_ADDR_WIDTH] = {0xE7,0xE7,0xE7,0xE7,0xE7};

    //Aguardar sequencia de power-up _ start do CI (~12ms) 
    HAL_Delay(20);
 80007b0:	2014      	movs	r0, #20
 80007b2:	f000 fc35 	bl	8001020 <HAL_Delay>

    //rx_newPayload = 0;      // Init with no new payload
    //rx_payloadWidth = 0;    // It has no length
    status = 0;             // Stores the STATUS register status
 80007b6:	4b63      	ldr	r3, [pc, #396]	; (8000944 <init+0x1cc>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
    TX_OK = 0;              // initiates in stand-by
 80007bc:	4b62      	ldr	r3, [pc, #392]	; (8000948 <init+0x1d0>)
 80007be:	2200      	movs	r2, #0
 80007c0:	701a      	strb	r2, [r3, #0]
    RX_OK = 0;              // "
 80007c2:	4b62      	ldr	r3, [pc, #392]	; (800094c <init+0x1d4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]

    // Set CSN high, no SPI transaction yet
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	2110      	movs	r1, #16
 80007cc:	4860      	ldr	r0, [pc, #384]	; (8000950 <init+0x1d8>)
 80007ce:	f000 fec8 	bl	8001562 <HAL_GPIO_WritePin>
 
    // Disable RX TX
    HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2108      	movs	r1, #8
 80007d6:	485e      	ldr	r0, [pc, #376]	; (8000950 <init+0x1d8>)
 80007d8:	f000 fec3 	bl	8001562 <HAL_GPIO_WritePin>
    //Configuração:

    //W_REGISTER=001A AAAA: Read command and status registers. AAAAA = 5 bit Register Map Address

    // SETUP_AW register: Setup of Address Widths - (common for all data pipes)  
    SPI_Write_Reg(SETUP_AW, &setup_aw_value); //RX/TX Address field width 5 bytes
 80007dc:	f107 0316 	add.w	r3, r7, #22
 80007e0:	4619      	mov	r1, r3
 80007e2:	2003      	movs	r0, #3
 80007e4:	f000 f8b8 	bl	8000958 <SPI_Write_Reg>
    // Configuration register é definido quando entra no modo RX ou TX (ver funções para cada modo)

    // EN_RXADDR register: Enable Pipe0 (only pipe0)
    SPI_Write_Reg(EN_RXADDR, &en_rxaddr_value);    // Enable Pipe 0 e 1
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4619      	mov	r1, r3
 80007ee:	2002      	movs	r0, #2
 80007f0:	f000 f8b2 	bl	8000958 <SPI_Write_Reg>

    if(autoAck_enable > 0)
 80007f4:	4b52      	ldr	r3, [pc, #328]	; (8000940 <init+0x1c8>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d018      	beq.n	800082e <init+0xb6>
    {
    	en_aa_value = 0x3f;			// Enabled Auto Acknowledgment on pipe 0 e 1
 80007fc:	233f      	movs	r3, #63	; 0x3f
 80007fe:	757b      	strb	r3, [r7, #21]
		setup_retr_value = 0x1A;	// Enabled retransmission (5 max with 500 us interval)
 8000800:	231a      	movs	r3, #26
 8000802:	74fb      	strb	r3, [r7, #19]
		feature_value = 0x04;
 8000804:	2304      	movs	r3, #4
 8000806:	747b      	strb	r3, [r7, #17]

    	// EN_AA register: Enable Auto Acknowledgment: Pipe 0
    	SPI_Write_Reg(EN_AA, &en_aa_value);
 8000808:	f107 0315 	add.w	r3, r7, #21
 800080c:	4619      	mov	r1, r3
 800080e:	2001      	movs	r0, #1
 8000810:	f000 f8a2 	bl	8000958 <SPI_Write_Reg>

    	// SETUP_RETR register: Time to automatic retransmission selected: 500us, retransmission enabled
		SPI_Write_Reg(SETUP_RETR, &setup_retr_value);
 8000814:	f107 0313 	add.w	r3, r7, #19
 8000818:	4619      	mov	r1, r3
 800081a:	2004      	movs	r0, #4
 800081c:	f000 f89c 	bl	8000958 <SPI_Write_Reg>

		// Ativa Payload dinamico, ACK sem payload e desativa o comando W_TX_PAYLOAD_NOACK
		SPI_Write_Reg(FEATURE, &feature_value);
 8000820:	f107 0311 	add.w	r3, r7, #17
 8000824:	4619      	mov	r1, r3
 8000826:	201d      	movs	r0, #29
 8000828:	f000 f896 	bl	8000958 <SPI_Write_Reg>
 800082c:	e017      	b.n	800085e <init+0xe6>
    }
    else
    {
    	en_aa_value = 0x00;			// Disabled Auto Acknowledgment
 800082e:	2300      	movs	r3, #0
 8000830:	757b      	strb	r3, [r7, #21]
		setup_retr_value = 0x00;	// Disabled retransmission
 8000832:	2300      	movs	r3, #0
 8000834:	74fb      	strb	r3, [r7, #19]
		feature_value = 0x05;
 8000836:	2305      	movs	r3, #5
 8000838:	747b      	strb	r3, [r7, #17]

    	// EN_AA register: Disable Auto Acknowledgment
		SPI_Write_Reg(EN_AA, &en_aa_value);        // Disable Auto Acknowledgment: All pipes
 800083a:	f107 0315 	add.w	r3, r7, #21
 800083e:	4619      	mov	r1, r3
 8000840:	2001      	movs	r0, #1
 8000842:	f000 f889 	bl	8000958 <SPI_Write_Reg>

		// SETUP_RETR register: Time to automatic retransmission selected: 250us, retransmission disabled
		SPI_Write_Reg(SETUP_RETR, &setup_retr_value);
 8000846:	f107 0313 	add.w	r3, r7, #19
 800084a:	4619      	mov	r1, r3
 800084c:	2004      	movs	r0, #4
 800084e:	f000 f883 	bl	8000958 <SPI_Write_Reg>

		// Ativa Payload dinamico, ACK sem payload e ativa o comando W_TX_PAYLOAD_NOACK
		SPI_Write_Reg(FEATURE, &feature_value);
 8000852:	f107 0311 	add.w	r3, r7, #17
 8000856:	4619      	mov	r1, r3
 8000858:	201d      	movs	r0, #29
 800085a:	f000 f87d 	bl	8000958 <SPI_Write_Reg>
    }


    // RF_CH register: Select RF channel
    SPI_Write_Reg(RF_CH, &rf_channel);          // Select RF channel: Fo = 2,490 GHz + rf_channel
 800085e:	1dfb      	adds	r3, r7, #7
 8000860:	4619      	mov	r1, r3
 8000862:	2005      	movs	r0, #5
 8000864:	f000 f878 	bl	8000958 <SPI_Write_Reg>

    //RF SETUP
    //Ajustar potência de saída em modo TX (bits 2:1)
    //  bit 0 = 1 (setup LNA gain)
    rf_setup_byte = 0x01; //0000 0001
 8000868:	2301      	movs	r3, #1
 800086a:	75fb      	strb	r3, [r7, #23]
    switch (rf_pwr) 
 800086c:	797b      	ldrb	r3, [r7, #5]
 800086e:	2b03      	cmp	r3, #3
 8000870:	d827      	bhi.n	80008c2 <init+0x14a>
 8000872:	a201      	add	r2, pc, #4	; (adr r2, 8000878 <init+0x100>)
 8000874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000878:	08000889 	.word	0x08000889
 800087c:	08000895 	.word	0x08000895
 8000880:	080008a1 	.word	0x080008a1
 8000884:	080008b7 	.word	0x080008b7
    {     
        case RF_TX_POWER_NEGATIVE_18dBm: //bits 2:1 = 00
            rf_setup_byte &= 0xF9; //1111 1001
 8000888:	7dfb      	ldrb	r3, [r7, #23]
 800088a:	f023 0306 	bic.w	r3, r3, #6
 800088e:	b2db      	uxtb	r3, r3
 8000890:	75fb      	strb	r3, [r7, #23]
        break;
 8000892:	e017      	b.n	80008c4 <init+0x14c>

        case RF_TX_POWER_NEGATIVE_12dBm: //bits 2:1 = 01
            rf_setup_byte |= 0x02;//0000 0010
 8000894:	7dfb      	ldrb	r3, [r7, #23]
 8000896:	f043 0302 	orr.w	r3, r3, #2
 800089a:	b2db      	uxtb	r3, r3
 800089c:	75fb      	strb	r3, [r7, #23]
            //rf_setup_byte &= 0xFB;//1111 1011
        break;
 800089e:	e011      	b.n	80008c4 <init+0x14c>

        case RF_TX_POWER_NEGATIVE_6dBm: //bits 2:1 = 10
            rf_setup_byte &= 0xFD;//1111 1101
 80008a0:	7dfb      	ldrb	r3, [r7, #23]
 80008a2:	f023 0302 	bic.w	r3, r3, #2
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	75fb      	strb	r3, [r7, #23]
            rf_setup_byte |= 0x04;//0000 0100
 80008aa:	7dfb      	ldrb	r3, [r7, #23]
 80008ac:	f043 0304 	orr.w	r3, r3, #4
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	75fb      	strb	r3, [r7, #23]
        break;
 80008b4:	e006      	b.n	80008c4 <init+0x14c>

        case RF_TX_POWER_0dBm: //bits 2:1 = 11
            rf_setup_byte |= 0x06;//0000 0110
 80008b6:	7dfb      	ldrb	r3, [r7, #23]
 80008b8:	f043 0306 	orr.w	r3, r3, #6
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	75fb      	strb	r3, [r7, #23]
        break;
 80008c0:	e000      	b.n	80008c4 <init+0x14c>

        default: 
        break;      
 80008c2:	bf00      	nop
        }
        //Ajustar Air Data Rate (bit 3)
        switch (rf_data_rate) 
 80008c4:	79bb      	ldrb	r3, [r7, #6]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d002      	beq.n	80008d0 <init+0x158>
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	d003      	beq.n	80008d6 <init+0x15e>
 80008ce:	e008      	b.n	80008e2 <init+0x16a>
        {
        case RF_DATA_RATE_1Mbps: //bit 3 = 0
            rf_setup_byte |= 0x00;//0000 0000
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	75fb      	strb	r3, [r7, #23]
        break;
 80008d4:	e005      	b.n	80008e2 <init+0x16a>
        case RF_DATA_RATE_2Mbps: //bit 3 = 1
            rf_setup_byte |= 0x08;//0000 1000
 80008d6:	7dfb      	ldrb	r3, [r7, #23]
 80008d8:	f043 0308 	orr.w	r3, r3, #8
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	75fb      	strb	r3, [r7, #23]
        break;
 80008e0:	bf00      	nop
        }

    SPI_Write_Reg(RF_SETUP, &rf_setup_byte);     // TX_PWR:0dBm, Datarate:1Mbps, LNA:HCURR
 80008e2:	f107 0317 	add.w	r3, r7, #23
 80008e6:	4619      	mov	r1, r3
 80008e8:	2006      	movs	r0, #6
 80008ea:	f000 f835 	bl	8000958 <SPI_Write_Reg>

    /**
     * SET THE TX_ADDR EQUAL AS THE RX_ADDR_P0 IN ORDER TO USE THE AUTO ACK
     **/
    //Transmiter Address.
    SPI_Write_Buf_Reg(TX_ADDR, ADDR_HOST_P0_AND_TX, TX_RX_ADDR_WIDTH);
 80008ee:	2205      	movs	r2, #5
 80008f0:	4918      	ldr	r1, [pc, #96]	; (8000954 <init+0x1dc>)
 80008f2:	2010      	movs	r0, #16
 80008f4:	f000 f85c 	bl	80009b0 <SPI_Write_Buf_Reg>
    //Receiver Address - Pipe 0
    SPI_Write_Buf_Reg(RX_ADDR_P0, ADDR_HOST_P0_AND_TX, TX_RX_ADDR_WIDTH);
 80008f8:	2205      	movs	r2, #5
 80008fa:	4916      	ldr	r1, [pc, #88]	; (8000954 <init+0x1dc>)
 80008fc:	200a      	movs	r0, #10
 80008fe:	f000 f857 	bl	80009b0 <SPI_Write_Buf_Reg>

    //Receiver Address - Pipe 1 => * just for test purposes *
    //SPI_Write_Buf_Reg(RX_ADDR_P1, ADDR_HOST_P1, TX_RX_ADDR_WIDTH);

    // Ativa Payload dinamico em data pipe 0 e 1
    SPI_Write_Reg(DYNPD, &dypnd_value);        // Ativa Payload dinâmico em data pipe 0
 8000902:	f107 0312 	add.w	r3, r7, #18
 8000906:	4619      	mov	r1, r3
 8000908:	201c      	movs	r0, #28
 800090a:	f000 f825 	bl	8000958 <SPI_Write_Reg>
    //After the packet is validated, Enhanched ShockBurst™ disassembles the packet and loads the payload into
    //the RX FIFO, and assert the RX_DR IRQ (active low)
    //A interrupção é associada ao handler RF_IRQ (nesta classe), no código principal (rf_shield_Host.cpp).

    // Clears the TX and RX FIFO
    SPI_Write(FLUSH_TX, &zero);
 800090e:	f107 0310 	add.w	r3, r7, #16
 8000912:	4619      	mov	r1, r3
 8000914:	20e1      	movs	r0, #225	; 0xe1
 8000916:	f000 f89f 	bl	8000a58 <SPI_Write>
    SPI_Write(FLUSH_RX, &zero);
 800091a:	f107 0310 	add.w	r3, r7, #16
 800091e:	4619      	mov	r1, r3
 8000920:	20e2      	movs	r0, #226	; 0xe2
 8000922:	f000 f899 	bl	8000a58 <SPI_Write>

    // Writes in the STATUS register
    SPI_Write_Reg(NRF_STATUS, &nrf_status_value);
 8000926:	f107 030f 	add.w	r3, r7, #15
 800092a:	4619      	mov	r1, r3
 800092c:	2007      	movs	r0, #7
 800092e:	f000 f813 	bl	8000958 <SPI_Write_Reg>

    //Default: Stay in RX Mode waiting for data from MIP
    RX_Mode();
 8000932:	f000 f92f 	bl	8000b94 <RX_Mode>

}
 8000936:	bf00      	nop
 8000938:	371c      	adds	r7, #28
 800093a:	46bd      	mov	sp, r7
 800093c:	bd90      	pop	{r4, r7, pc}
 800093e:	bf00      	nop
 8000940:	200002d2 	.word	0x200002d2
 8000944:	200002cf 	.word	0x200002cf
 8000948:	200002d0 	.word	0x200002d0
 800094c:	200002d1 	.word	0x200002d1
 8000950:	40010800 	.word	0x40010800
 8000954:	20000004 	.word	0x20000004

08000958 <SPI_Write_Reg>:
 * Writes a value in a register
 * @param reg   Register adress
 * @param value Value to be written
 **/
void SPI_Write_Reg(uint8_t reg, uint8_t * value)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	71fb      	strb	r3, [r7, #7]
    uint16_t size = sizeof(*value);
 8000964:	2301      	movs	r3, #1
 8000966:	81fb      	strh	r3, [r7, #14]
    reg = (uint8_t) W_REGISTER + reg;
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	3320      	adds	r3, #32
 800096c:	b2db      	uxtb	r3, r3
 800096e:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);    // CSN low, initiate SPI transaction
 8000970:	2200      	movs	r2, #0
 8000972:	2110      	movs	r1, #16
 8000974:	480c      	ldr	r0, [pc, #48]	; (80009a8 <SPI_Write_Reg+0x50>)
 8000976:	f000 fdf4 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&_spi, &reg, sizeof(reg), HAL_MAX_DELAY);                    // select register
 800097a:	1df9      	adds	r1, r7, #7
 800097c:	f04f 33ff 	mov.w	r3, #4294967295
 8000980:	2201      	movs	r2, #1
 8000982:	480a      	ldr	r0, [pc, #40]	; (80009ac <SPI_Write_Reg+0x54>)
 8000984:	f002 fa09 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&_spi, value, size, HAL_MAX_DELAY);                   // ..and write value to it..
 8000988:	89fa      	ldrh	r2, [r7, #14]
 800098a:	f04f 33ff 	mov.w	r3, #4294967295
 800098e:	6839      	ldr	r1, [r7, #0]
 8000990:	4806      	ldr	r0, [pc, #24]	; (80009ac <SPI_Write_Reg+0x54>)
 8000992:	f002 fa02 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);      // CSN high again, ends SPI transaction
 8000996:	2201      	movs	r2, #1
 8000998:	2110      	movs	r1, #16
 800099a:	4803      	ldr	r0, [pc, #12]	; (80009a8 <SPI_Write_Reg+0x50>)
 800099c:	f000 fde1 	bl	8001562 <HAL_GPIO_WritePin>
}
 80009a0:	bf00      	nop
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40010800 	.word	0x40010800
 80009ac:	200004f4 	.word	0x200004f4

080009b0 <SPI_Write_Buf_Reg>:
 * @param reg   Register adress
 * @param value Value to be written
 * @param size  Buffer size
 **/
void SPI_Write_Buf_Reg(uint8_t reg, uint8_t *value, uint16_t size)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	6039      	str	r1, [r7, #0]
 80009ba:	71fb      	strb	r3, [r7, #7]
 80009bc:	4613      	mov	r3, r2
 80009be:	80bb      	strh	r3, [r7, #4]
    reg = (uint8_t) W_REGISTER + reg;
 80009c0:	79fb      	ldrb	r3, [r7, #7]
 80009c2:	3320      	adds	r3, #32
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);    // CSN low, initiate SPI transaction
 80009c8:	2200      	movs	r2, #0
 80009ca:	2110      	movs	r1, #16
 80009cc:	480c      	ldr	r0, [pc, #48]	; (8000a00 <SPI_Write_Buf_Reg+0x50>)
 80009ce:	f000 fdc8 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&_spi, &reg, sizeof(reg), HAL_MAX_DELAY);                    // select register
 80009d2:	1df9      	adds	r1, r7, #7
 80009d4:	f04f 33ff 	mov.w	r3, #4294967295
 80009d8:	2201      	movs	r2, #1
 80009da:	480a      	ldr	r0, [pc, #40]	; (8000a04 <SPI_Write_Buf_Reg+0x54>)
 80009dc:	f002 f9dd 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&_spi, value, size, HAL_MAX_DELAY);                   // ..and write value to it..
 80009e0:	88ba      	ldrh	r2, [r7, #4]
 80009e2:	f04f 33ff 	mov.w	r3, #4294967295
 80009e6:	6839      	ldr	r1, [r7, #0]
 80009e8:	4806      	ldr	r0, [pc, #24]	; (8000a04 <SPI_Write_Buf_Reg+0x54>)
 80009ea:	f002 f9d6 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);      // CSN high again, ends SPI transaction
 80009ee:	2201      	movs	r2, #1
 80009f0:	2110      	movs	r1, #16
 80009f2:	4803      	ldr	r0, [pc, #12]	; (8000a00 <SPI_Write_Buf_Reg+0x50>)
 80009f4:	f000 fdb5 	bl	8001562 <HAL_GPIO_WritePin>
}
 80009f8:	bf00      	nop
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40010800 	.word	0x40010800
 8000a04:	200004f4 	.word	0x200004f4

08000a08 <SPI_Write_Buf>:
 * @param reg   Register adress
 * @param value Value to be written
 * @param size  Buffer size
 **/
void SPI_Write_Buf(uint8_t command, uint8_t *value, uint16_t size)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	4603      	mov	r3, r0
 8000a10:	6039      	str	r1, [r7, #0]
 8000a12:	71fb      	strb	r3, [r7, #7]
 8000a14:	4613      	mov	r3, r2
 8000a16:	80bb      	strh	r3, [r7, #4]
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);    // CSN low, initiate SPI transaction
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2110      	movs	r1, #16
 8000a1c:	480c      	ldr	r0, [pc, #48]	; (8000a50 <SPI_Write_Buf+0x48>)
 8000a1e:	f000 fda0 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&_spi, &command, sizeof(command), HAL_MAX_DELAY);                    // select register
 8000a22:	1df9      	adds	r1, r7, #7
 8000a24:	f04f 33ff 	mov.w	r3, #4294967295
 8000a28:	2201      	movs	r2, #1
 8000a2a:	480a      	ldr	r0, [pc, #40]	; (8000a54 <SPI_Write_Buf+0x4c>)
 8000a2c:	f002 f9b5 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&_spi, value, size, HAL_MAX_DELAY);                   // ..and write value to it..
 8000a30:	88ba      	ldrh	r2, [r7, #4]
 8000a32:	f04f 33ff 	mov.w	r3, #4294967295
 8000a36:	6839      	ldr	r1, [r7, #0]
 8000a38:	4806      	ldr	r0, [pc, #24]	; (8000a54 <SPI_Write_Buf+0x4c>)
 8000a3a:	f002 f9ae 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);      // CSN high again, ends SPI transaction
 8000a3e:	2201      	movs	r2, #1
 8000a40:	2110      	movs	r1, #16
 8000a42:	4803      	ldr	r0, [pc, #12]	; (8000a50 <SPI_Write_Buf+0x48>)
 8000a44:	f000 fd8d 	bl	8001562 <HAL_GPIO_WritePin>
}
 8000a48:	bf00      	nop
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40010800 	.word	0x40010800
 8000a54:	200004f4 	.word	0x200004f4

08000a58 <SPI_Write>:
 * Send a command that need a value to be written
 * @param command   SPI command
 * @param value     Value to be written
 **/
void SPI_Write(uint8_t command, uint8_t * value)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	6039      	str	r1, [r7, #0]
 8000a62:	71fb      	strb	r3, [r7, #7]
    uint16_t size = sizeof(*value);
 8000a64:	2301      	movs	r3, #1
 8000a66:	81fb      	strh	r3, [r7, #14]
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);    // CSN low, initiate SPI transaction
 8000a68:	2200      	movs	r2, #0
 8000a6a:	2110      	movs	r1, #16
 8000a6c:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <SPI_Write+0x48>)
 8000a6e:	f000 fd78 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&_spi, &command, sizeof(command), HAL_MAX_DELAY);                    // select register
 8000a72:	1df9      	adds	r1, r7, #7
 8000a74:	f04f 33ff 	mov.w	r3, #4294967295
 8000a78:	2201      	movs	r2, #1
 8000a7a:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <SPI_Write+0x4c>)
 8000a7c:	f002 f98d 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&_spi, value, size, HAL_MAX_DELAY);                   // ..and write value to it..
 8000a80:	89fa      	ldrh	r2, [r7, #14]
 8000a82:	f04f 33ff 	mov.w	r3, #4294967295
 8000a86:	6839      	ldr	r1, [r7, #0]
 8000a88:	4806      	ldr	r0, [pc, #24]	; (8000aa4 <SPI_Write+0x4c>)
 8000a8a:	f002 f986 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);      // CSN high again, ends SPI transaction
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2110      	movs	r1, #16
 8000a92:	4803      	ldr	r0, [pc, #12]	; (8000aa0 <SPI_Write+0x48>)
 8000a94:	f000 fd65 	bl	8001562 <HAL_GPIO_WritePin>
}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40010800 	.word	0x40010800
 8000aa4:	200004f4 	.word	0x200004f4

08000aa8 <SPI_Read>:
 * Reads a value returned by a command
 * @param command   SPI command
 * @return The byte returned by the command
 **/
uint8_t SPI_Read(uint8_t command)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	71fb      	strb	r3, [r7, #7]
    uint8_t reading = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);    // CSN low, initiate SPI transaction
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2110      	movs	r1, #16
 8000aba:	480e      	ldr	r0, [pc, #56]	; (8000af4 <SPI_Read+0x4c>)
 8000abc:	f000 fd51 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&_spi, &command, sizeof(command), HAL_MAX_DELAY); 	  // Transmits the command
 8000ac0:	1df9      	adds	r1, r7, #7
 8000ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	480b      	ldr	r0, [pc, #44]	; (8000af8 <SPI_Read+0x50>)
 8000aca:	f002 f966 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_SPI_Receive (&_spi, &reading, sizeof(command), HAL_MAX_DELAY);	  // Saves the response in 'reading'
 8000ace:	f107 010f 	add.w	r1, r7, #15
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	4807      	ldr	r0, [pc, #28]	; (8000af8 <SPI_Read+0x50>)
 8000ada:	f002 fa92 	bl	8003002 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);      // CSN high again, ends SPI transaction
 8000ade:	2201      	movs	r2, #1
 8000ae0:	2110      	movs	r1, #16
 8000ae2:	4804      	ldr	r0, [pc, #16]	; (8000af4 <SPI_Read+0x4c>)
 8000ae4:	f000 fd3d 	bl	8001562 <HAL_GPIO_WritePin>

    return reading;
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3710      	adds	r7, #16
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40010800 	.word	0x40010800
 8000af8:	200004f4 	.word	0x200004f4

08000afc <SPI_Read_Status>:
 * Reads the STATUS register
 * @return the STATUS register content
 */

uint8_t SPI_Read_Status()
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af02      	add	r7, sp, #8
    uint8_t reg_read = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	71fb      	strb	r3, [r7, #7]
    uint8_t nop = NOP;
 8000b06:	23ff      	movs	r3, #255	; 0xff
 8000b08:	71bb      	strb	r3, [r7, #6]

    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);    // CSN low, initiate SPI transaction
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2110      	movs	r1, #16
 8000b0e:	480b      	ldr	r0, [pc, #44]	; (8000b3c <SPI_Read_Status+0x40>)
 8000b10:	f000 fd27 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive (&_spi, &nop, &reg_read, 1, HAL_MAX_DELAY);
 8000b14:	1dfa      	adds	r2, r7, #7
 8000b16:	1db9      	adds	r1, r7, #6
 8000b18:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	4807      	ldr	r0, [pc, #28]	; (8000b40 <SPI_Read_Status+0x44>)
 8000b22:	f002 fb77 	bl	8003214 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);      // CSN high again, ends SPI transaction
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	4804      	ldr	r0, [pc, #16]	; (8000b3c <SPI_Read_Status+0x40>)
 8000b2c:	f000 fd19 	bl	8001562 <HAL_GPIO_WritePin>

    return reg_read;
 8000b30:	79fb      	ldrb	r3, [r7, #7]
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40010800 	.word	0x40010800
 8000b40:	200004f4 	.word	0x200004f4

08000b44 <SPI_Read_Buf>:
 * Sends a command and reads a buffer of bytes
 * @param command   SPI command
 * @param dataBuf   Buffer to store the data
 **/
void SPI_Read_Buf(uint8_t command, uint8_t *dataBuf, uint16_t size)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	6039      	str	r1, [r7, #0]
 8000b4e:	71fb      	strb	r3, [r7, #7]
 8000b50:	4613      	mov	r3, r2
 8000b52:	80bb      	strh	r3, [r7, #4]
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_RESET);  // CSN low, initiate SPI transaction
 8000b54:	2200      	movs	r2, #0
 8000b56:	2110      	movs	r1, #16
 8000b58:	480c      	ldr	r0, [pc, #48]	; (8000b8c <SPI_Read_Buf+0x48>)
 8000b5a:	f000 fd02 	bl	8001562 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&_spi, &command, 1, HAL_MAX_DELAY);           		// select register
 8000b5e:	1df9      	adds	r1, r7, #7
 8000b60:	f04f 33ff 	mov.w	r3, #4294967295
 8000b64:	2201      	movs	r2, #1
 8000b66:	480a      	ldr	r0, [pc, #40]	; (8000b90 <SPI_Read_Buf+0x4c>)
 8000b68:	f002 f917 	bl	8002d9a <HAL_SPI_Transmit>
    HAL_SPI_Receive (&_spi, dataBuf, size, HAL_MAX_DELAY);              // read register
 8000b6c:	88ba      	ldrh	r2, [r7, #4]
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b72:	6839      	ldr	r1, [r7, #0]
 8000b74:	4806      	ldr	r0, [pc, #24]	; (8000b90 <SPI_Read_Buf+0x4c>)
 8000b76:	f002 fa44 	bl	8003002 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(_RF_CSN_GPIO_Port, _RF_CSN_Pin, GPIO_PIN_SET);    // CSN high again, ends SPI transaction
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	2110      	movs	r1, #16
 8000b7e:	4803      	ldr	r0, [pc, #12]	; (8000b8c <SPI_Read_Buf+0x48>)
 8000b80:	f000 fcef 	bl	8001562 <HAL_GPIO_WritePin>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40010800 	.word	0x40010800
 8000b90:	200004f4 	.word	0x200004f4

08000b94 <RX_Mode>:

/**
 * Changes the nRF state to RX, which it awaits a payload to be received
 **/
void RX_Mode(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
    //rx_newPayload = 0;
    //status = 0;
	HAL_Delay(5);
 8000b9a:	2005      	movs	r0, #5
 8000b9c:	f000 fa40 	bl	8001020 <HAL_Delay>
    RX_OK = 0;
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <RX_Mode+0x3c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]

    uint8_t config_value = 0x1F;
 8000ba6:	231f      	movs	r3, #31
 8000ba8:	71fb      	strb	r3, [r7, #7]
    //The RX mode is an active mode where the nRF24L01 radio is a receiver. To enter this mode, the
    //nRF24L01 must have the PWR_UP bit set high, PRIM_RX bit set high and the CE pin set high.

    //Make sure you sett CE = 0 first, so the chip is in Standby mode before you change radio mode. 
    //CE (active high and is used to activate the chip in RX or TX mode) - 0: Desativa o transceiver para programação
    HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_RESET); 
 8000baa:	2200      	movs	r2, #0
 8000bac:	2108      	movs	r1, #8
 8000bae:	4809      	ldr	r0, [pc, #36]	; (8000bd4 <RX_Mode+0x40>)
 8000bb0:	f000 fcd7 	bl	8001562 <HAL_GPIO_WritePin>
    // b4. MASK_MAX_RT  = 1: Disabled - Reflect MAX_RT as active low on RFIRQ
    // b3. EN_CRC       = 1: Enable CRC - Forced high if one of the bits in the EN_AA is high
    // b2. CRCO         = 1: CRC encoding 2 bytes
    // b1. PWR_UP       = 1: POWER UP
    // b0. PRIM_RX      = 1: RX/TX control with RX (sets the nRF24L01 in transmit/receive)
    SPI_Write_Reg(CONFIG, &config_value);
 8000bb4:	1dfb      	adds	r3, r7, #7
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f7ff fecd 	bl	8000958 <SPI_Write_Reg>

    //CE (active high and is used to activate the chip in RX or TX mode) - a: Ativa o transceiver para RX
    HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_SET); 
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	2108      	movs	r1, #8
 8000bc2:	4804      	ldr	r0, [pc, #16]	; (8000bd4 <RX_Mode+0x40>)
 8000bc4:	f000 fccd 	bl	8001562 <HAL_GPIO_WritePin>
  
}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	200002d1 	.word	0x200002d1
 8000bd4:	40010800 	.word	0x40010800

08000bd8 <RF_IRQ>:
/**
 * Function called when an IRQ occurs. After verifying the nRF state it saves the paylod (RX mode) or 
 *  flushes the TX FIFO after a successful transmission
 **/
void RF_IRQ(uint8_t *buf, uint8_t *size, uint8_t *newPayload)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
    
	DWT_Delay_us(400); // Delay to give NRf time to transmit the ACK packet
 8000be4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000be8:	f7ff fd8c 	bl	8000704 <DWT_Delay_us>
    //HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_RESET);
    // Read STATUS register
    status = SPI_Read_Status();
 8000bec:	f7ff ff86 	bl	8000afc <SPI_Read_Status>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	4b2b      	ldr	r3, [pc, #172]	; (8000ca4 <RF_IRQ+0xcc>)
 8000bf6:	701a      	strb	r2, [r3, #0]

    //HAL_GPIO_TogglePin(_RF_LED_GPIO_Port, _RF_LED_Pin);

    if(status & RX_DR)
 8000bf8:	4b2a      	ldr	r3, [pc, #168]	; (8000ca4 <RF_IRQ+0xcc>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d01f      	beq.n	8000c44 <RF_IRQ+0x6c>
    { 
        // if received data ready (RX_DR) interrupt
        RX_OK = 1;
 8000c04:	4b28      	ldr	r3, [pc, #160]	; (8000ca8 <RF_IRQ+0xd0>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	701a      	strb	r2, [r3, #0]
        *size = SPI_Read(R_RX_PLD_WIDTH);  // Retorna o número de bytes no payload recebido
 8000c0a:	2060      	movs	r0, #96	; 0x60
 8000c0c:	f7ff ff4c 	bl	8000aa8 <SPI_Read>
 8000c10:	4603      	mov	r3, r0
 8000c12:	461a      	mov	r2, r3
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	701a      	strb	r2, [r3, #0]
        SPI_Read_Buf(R_RX_PAYLOAD, buf, *size);  // read receive payload from RX_FIFO buffer
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	461a      	mov	r2, r3
 8000c20:	68f9      	ldr	r1, [r7, #12]
 8000c22:	2061      	movs	r0, #97	; 0x61
 8000c24:	f7ff ff8e 	bl	8000b44 <SPI_Read_Buf>

        if(*size > 32)  //Não pode conter mais que 32 bytes
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b20      	cmp	r3, #32
 8000c2e:	d902      	bls.n	8000c36 <RF_IRQ+0x5e>
        {
            *size = 0;
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
        }
        SPI_Write(FLUSH_RX, 0x00); //Limpar o buffer RX (os dados recebidos estão em rx_buf).
 8000c36:	2100      	movs	r1, #0
 8000c38:	20e2      	movs	r0, #226	; 0xe2
 8000c3a:	f7ff ff0d 	bl	8000a58 <SPI_Write>

        *newPayload = 1;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2201      	movs	r2, #1
 8000c42:	701a      	strb	r2, [r3, #0]
    }

    

    //se o pacote foi reconhecido pelo receptor (funciona com TX-ACK)
    if(status & TX_DS)
 8000c44:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <RF_IRQ+0xcc>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	f003 0320 	and.w	r3, r3, #32
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d00b      	beq.n	8000c68 <RF_IRQ+0x90>
    {
        //Completou TX ?
        TX_OK = 1;
 8000c50:	4b16      	ldr	r3, [pc, #88]	; (8000cac <RF_IRQ+0xd4>)
 8000c52:	2201      	movs	r2, #1
 8000c54:	701a      	strb	r2, [r3, #0]
        //RX_Mode();
        SPI_Write(FLUSH_TX,0); //limpar o buffer TX
 8000c56:	2100      	movs	r1, #0
 8000c58:	20e1      	movs	r0, #225	; 0xe1
 8000c5a:	f7ff fefd 	bl	8000a58 <SPI_Write>
        HAL_GPIO_TogglePin(LED_Port, LED_VERDE);
 8000c5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c62:	4813      	ldr	r0, [pc, #76]	; (8000cb0 <RF_IRQ+0xd8>)
 8000c64:	f000 fc95 	bl	8001592 <HAL_GPIO_TogglePin>

    }
    
    // If the maximum number of retransmissions was reached
    if(status & MAX_RT)
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <RF_IRQ+0xcc>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	f003 0310 	and.w	r3, r3, #16
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d008      	beq.n	8000c86 <RF_IRQ+0xae>
    {
    	//
    	SPI_Write(FLUSH_TX,0); //limpar o buffer TX
 8000c74:	2100      	movs	r1, #0
 8000c76:	20e1      	movs	r0, #225	; 0xe1
 8000c78:	f7ff feee 	bl	8000a58 <SPI_Write>
    	HAL_GPIO_TogglePin(LED_Port, LED_VERMELHO);
 8000c7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c80:	480b      	ldr	r0, [pc, #44]	; (8000cb0 <RF_IRQ+0xd8>)
 8000c82:	f000 fc86 	bl	8001592 <HAL_GPIO_TogglePin>

    }

    RX_Mode();
 8000c86:	f7ff ff85 	bl	8000b94 <RX_Mode>

    //Reset status
    uint8_t sta_val = 0x70;
 8000c8a:	2370      	movs	r3, #112	; 0x70
 8000c8c:	75fb      	strb	r3, [r7, #23]
    SPI_Write_Reg(NRF_STATUS, &sta_val);
 8000c8e:	f107 0317 	add.w	r3, r7, #23
 8000c92:	4619      	mov	r1, r3
 8000c94:	2007      	movs	r0, #7
 8000c96:	f7ff fe5f 	bl	8000958 <SPI_Write_Reg>



}
 8000c9a:	bf00      	nop
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	200002cf 	.word	0x200002cf
 8000ca8:	200002d1 	.word	0x200002d1
 8000cac:	200002d0 	.word	0x200002d0
 8000cb0:	40010c00 	.word	0x40010c00

08000cb4 <TX_Mode>:
 * @param buf The payload to be transmitted
 * @param payloadLength The payload's length
 */

void TX_Mode(uint8_t* buf, uint8_t payloadLength)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	70fb      	strb	r3, [r7, #3]
	  TX_OK = 0; //Iniciando transmissão (Na IRQ é setada para 1, indicando fim de transmissão)
 8000cc0:	4b1e      	ldr	r3, [pc, #120]	; (8000d3c <TX_Mode+0x88>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
	  //To enter this mode, the nRF24L01 must have the PWR_UP bit set high, PRIM_RX bit set low,
	  //a payload in the TX FIFO and, a high pulse on the CE for more than 10μs.

	  //Make sure you sett CE = 0 first, so the chip is in Standby mode before you change radio mode.
	  //CE (active high and is used to activate the chip in RX or TX mode) - 0: Desativa o transceiver para programação
	  HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2108      	movs	r1, #8
 8000cca:	481d      	ldr	r0, [pc, #116]	; (8000d40 <TX_Mode+0x8c>)
 8000ccc:	f000 fc49 	bl	8001562 <HAL_GPIO_WritePin>
	  // b4. MASK_MAX_RT 	= 0 or 1: 0 Reflect MAX_RT as active low on RFIRQ or 1 to disable this IRQ
	  // b3. EN_CRC 		= 1: Enable CRC - Forced high if one of the bits in the EN_AA is high
	  // b2. CRCO 			= 1: CRC encoding 2 bytes
	  // b1. PWR_UP 		= 1: POWER UP
	  // b0. PRIM_RX 		= 0: RX/TX control with TX (sets the nRF24L01 in transmit/receive)
	  uint8_t config = 0x0E; // 0000 1110
 8000cd0:	230e      	movs	r3, #14
 8000cd2:	73fb      	strb	r3, [r7, #15]

	  // Disables the MAX_RT IRQ if the Auto Acknowledgment is disabled
	  if(autoAck_enable == 0)
 8000cd4:	4b1b      	ldr	r3, [pc, #108]	; (8000d44 <TX_Mode+0x90>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d104      	bne.n	8000ce6 <TX_Mode+0x32>
	  {
		  config |= 0x10; // 0000 1110 | 0001 0000 = 0001 1110
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	73fb      	strb	r3, [r7, #15]
	  }

	  SPI_Write_Reg(CONFIG, &config);
 8000ce6:	f107 030f 	add.w	r3, r7, #15
 8000cea:	4619      	mov	r1, r3
 8000cec:	2000      	movs	r0, #0
 8000cee:	f7ff fe33 	bl	8000958 <SPI_Write_Reg>

	  //enviar (transmitir) endereço do receptor para o qual a mensagem será enviada (o outro nRF24L01)
	  //SPI_Write_Buf_Reg(TX_ADDR, ADDR_HOST_P0_AND_TX, TX_RX_ADDR_WIDTH);

	  //Envia o payload para o transceiver.
	  if(autoAck_enable)
 8000cf2:	4b14      	ldr	r3, [pc, #80]	; (8000d44 <TX_Mode+0x90>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d007      	beq.n	8000d0a <TX_Mode+0x56>
		  SPI_Write_Buf(W_TX_PAYLOAD, buf, payloadLength); // Writes data to TX payload
 8000cfa:	78fb      	ldrb	r3, [r7, #3]
 8000cfc:	b29b      	uxth	r3, r3
 8000cfe:	461a      	mov	r2, r3
 8000d00:	6879      	ldr	r1, [r7, #4]
 8000d02:	20a0      	movs	r0, #160	; 0xa0
 8000d04:	f7ff fe80 	bl	8000a08 <SPI_Write_Buf>
 8000d08:	e006      	b.n	8000d18 <TX_Mode+0x64>
	  else
		  SPI_Write_Buf(W_TX_PAYLOAD_NOACK, buf, payloadLength); // Writes data to TX payload without Acknowledgment
 8000d0a:	78fb      	ldrb	r3, [r7, #3]
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	461a      	mov	r2, r3
 8000d10:	6879      	ldr	r1, [r7, #4]
 8000d12:	20b0      	movs	r0, #176	; 0xb0
 8000d14:	f7ff fe78 	bl	8000a08 <SPI_Write_Buf>

	  //Iniciar transmissão - ativar TX-RF
	  // Set CE pin high to enable TX Mode
	  //	CE (active high and is used to activate the chip in RX or TX mode)
	  // 	- a: Ativa o transceiver para RX
	  HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	2108      	movs	r1, #8
 8000d1c:	4808      	ldr	r0, [pc, #32]	; (8000d40 <TX_Mode+0x8c>)
 8000d1e:	f000 fc20 	bl	8001562 <HAL_GPIO_WritePin>
	            //Com data rate de 1Mbps ==> 1us por bit;
	            //Pacote transmitido: Preambulo (1 byte) + endereço (5bytes) + controle (9bits) + payload (até 32 bytes)
	            //                    + CRC (2 bytes) ==> Total 329 bits (pacote maximo) ==> ou seja 329useg
	            //    adicionando os tempos de wakeup etc, teríamos +- 1mseg... vou usar 2mseg por segurança aqui...

	  DWT_Delay_us(15);
 8000d22:	200f      	movs	r0, #15
 8000d24:	f7ff fcee 	bl	8000704 <DWT_Delay_us>
	  HAL_GPIO_WritePin(_RF_CE_GPIO_Port, _RF_CE_Pin, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2108      	movs	r1, #8
 8000d2c:	4804      	ldr	r0, [pc, #16]	; (8000d40 <TX_Mode+0x8c>)
 8000d2e:	f000 fc18 	bl	8001562 <HAL_GPIO_WritePin>
}
 8000d32:	bf00      	nop
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200002d0 	.word	0x200002d0
 8000d40:	40010800 	.word	0x40010800
 8000d44:	200002d2 	.word	0x200002d2

08000d48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a14      	ldr	r2, [pc, #80]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6193      	str	r3, [r2, #24]
 8000d5a:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a0e      	ldr	r2, [pc, #56]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <HAL_MspInit+0x5c>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <HAL_MspInit+0x60>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	4a04      	ldr	r2, [pc, #16]	; (8000da8 <HAL_MspInit+0x60>)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	3714      	adds	r7, #20
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40010000 	.word	0x40010000

08000dac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b088      	sub	sp, #32
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	f107 0310 	add.w	r3, r7, #16
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a1b      	ldr	r2, [pc, #108]	; (8000e34 <HAL_SPI_MspInit+0x88>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d12f      	bne.n	8000e2c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dcc:	4b1a      	ldr	r3, [pc, #104]	; (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	; (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000dd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dd6:	6193      	str	r3, [r2, #24]
 8000dd8:	4b17      	ldr	r3, [pc, #92]	; (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000de0:	60fb      	str	r3, [r7, #12]
 8000de2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	4a13      	ldr	r2, [pc, #76]	; (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000dea:	f043 0304 	orr.w	r3, r3, #4
 8000dee:	6193      	str	r3, [r2, #24]
 8000df0:	4b11      	ldr	r3, [pc, #68]	; (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	f003 0304 	and.w	r3, r3, #4
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MOSI_Pin;
 8000dfc:	23a0      	movs	r3, #160	; 0xa0
 8000dfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e04:	2303      	movs	r3, #3
 8000e06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e08:	f107 0310 	add.w	r3, r7, #16
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	480b      	ldr	r0, [pc, #44]	; (8000e3c <HAL_SPI_MspInit+0x90>)
 8000e10:	f000 fa36 	bl	8001280 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RF_MISO_Pin;
 8000e14:	2340      	movs	r3, #64	; 0x40
 8000e16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(RF_MISO_GPIO_Port, &GPIO_InitStruct);
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4619      	mov	r1, r3
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <HAL_SPI_MspInit+0x90>)
 8000e28:	f000 fa2a 	bl	8001280 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000e2c:	bf00      	nop
 8000e2e:	3720      	adds	r7, #32
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40013000 	.word	0x40013000
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40010800 	.word	0x40010800

08000e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <HardFault_Handler+0x4>

08000e52 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <MemManage_Handler+0x4>

08000e58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <BusFault_Handler+0x4>

08000e5e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e62:	e7fe      	b.n	8000e62 <UsageFault_Handler+0x4>

08000e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr

08000e70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr

08000e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr

08000e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e8c:	f000 f8ac 	bl	8000fe8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000e9a:	f000 fc99 	bl	80017d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	2000125c 	.word	0x2000125c

08000ea8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000eac:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <SystemInit+0x5c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a14      	ldr	r2, [pc, #80]	; (8000f04 <SystemInit+0x5c>)
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000eb8:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <SystemInit+0x5c>)
 8000eba:	685a      	ldr	r2, [r3, #4]
 8000ebc:	4911      	ldr	r1, [pc, #68]	; (8000f04 <SystemInit+0x5c>)
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <SystemInit+0x60>)
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <SystemInit+0x5c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <SystemInit+0x5c>)
 8000eca:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ed4:	4b0b      	ldr	r3, [pc, #44]	; (8000f04 <SystemInit+0x5c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <SystemInit+0x5c>)
 8000eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ede:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <SystemInit+0x5c>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	4a07      	ldr	r2, [pc, #28]	; (8000f04 <SystemInit+0x5c>)
 8000ee6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000eea:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000eec:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <SystemInit+0x5c>)
 8000eee:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000ef2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000ef4:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <SystemInit+0x64>)
 8000ef6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000efa:	609a      	str	r2, [r3, #8]
#endif 
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	40021000 	.word	0x40021000
 8000f08:	f8ff0000 	.word	0xf8ff0000
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f10:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f12:	e003      	b.n	8000f1c <LoopCopyDataInit>

08000f14 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000f16:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f18:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f1a:	3104      	adds	r1, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f1c:	480a      	ldr	r0, [pc, #40]	; (8000f48 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000f20:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f22:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f24:	d3f6      	bcc.n	8000f14 <CopyDataInit>
  ldr r2, =_sbss
 8000f26:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000f28:	e002      	b.n	8000f30 <LoopFillZerobss>

08000f2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f2a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f2c:	f842 3b04 	str.w	r3, [r2], #4

08000f30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f32:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f34:	d3f9      	bcc.n	8000f2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f36:	f7ff ffb7 	bl	8000ea8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f005 fd41 	bl	80069c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f3e:	f7ff f935 	bl	80001ac <main>
  bx lr
 8000f42:	4770      	bx	lr
  ldr r3, =_sidata
 8000f44:	08006ab4 	.word	0x08006ab4
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f4c:	20000188 	.word	0x20000188
  ldr r2, =_sbss
 8000f50:	20000188 	.word	0x20000188
  ldr r3, = _ebss
 8000f54:	200014c8 	.word	0x200014c8

08000f58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f58:	e7fe      	b.n	8000f58 <ADC1_2_IRQHandler>
	...

08000f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f60:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_Init+0x28>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	; (8000f84 <HAL_Init+0x28>)
 8000f66:	f043 0310 	orr.w	r3, r3, #16
 8000f6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 f945 	bl	80011fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f000 f808 	bl	8000f88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f78:	f7ff fee6 	bl	8000d48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40022000 	.word	0x40022000

08000f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f90:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <HAL_InitTick+0x54>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x58>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 f95d 	bl	8001266 <HAL_SYSTICK_Config>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e00e      	b.n	8000fd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	d80a      	bhi.n	8000fd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc4:	f000 f925 	bl	8001212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc8:	4a06      	ldr	r2, [pc, #24]	; (8000fe4 <HAL_InitTick+0x5c>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e000      	b.n	8000fd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	2000000c 	.word	0x2000000c
 8000fe0:	20000014 	.word	0x20000014
 8000fe4:	20000010 	.word	0x20000010

08000fe8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fec:	4b05      	ldr	r3, [pc, #20]	; (8001004 <HAL_IncTick+0x1c>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b05      	ldr	r3, [pc, #20]	; (8001008 <HAL_IncTick+0x20>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a03      	ldr	r2, [pc, #12]	; (8001008 <HAL_IncTick+0x20>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr
 8001004:	20000014 	.word	0x20000014
 8001008:	200005c4 	.word	0x200005c4

0800100c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return uwTick;
 8001010:	4b02      	ldr	r3, [pc, #8]	; (800101c <HAL_GetTick+0x10>)
 8001012:	681b      	ldr	r3, [r3, #0]
}
 8001014:	4618      	mov	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr
 800101c:	200005c4 	.word	0x200005c4

08001020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001028:	f7ff fff0 	bl	800100c <HAL_GetTick>
 800102c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001038:	d005      	beq.n	8001046 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	4b09      	ldr	r3, [pc, #36]	; (8001060 <HAL_Delay+0x40>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001046:	bf00      	nop
 8001048:	f7ff ffe0 	bl	800100c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	429a      	cmp	r2, r3
 8001056:	d8f7      	bhi.n	8001048 <HAL_Delay+0x28>
  {
  }
}
 8001058:	bf00      	nop
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000014 	.word	0x20000014

08001064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001074:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001080:	4013      	ands	r3, r2
 8001082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800108c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001096:	4a04      	ldr	r2, [pc, #16]	; (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	60d3      	str	r3, [r2, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b0:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <__NVIC_GetPriorityGrouping+0x18>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	0a1b      	lsrs	r3, r3, #8
 80010b6:	f003 0307 	and.w	r3, r3, #7
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	db0b      	blt.n	80010f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	f003 021f 	and.w	r2, r3, #31
 80010e0:	4906      	ldr	r1, [pc, #24]	; (80010fc <__NVIC_EnableIRQ+0x34>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	095b      	lsrs	r3, r3, #5
 80010e8:	2001      	movs	r0, #1
 80010ea:	fa00 f202 	lsl.w	r2, r0, r2
 80010ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr
 80010fc:	e000e100 	.word	0xe000e100

08001100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	6039      	str	r1, [r7, #0]
 800110a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800110c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001110:	2b00      	cmp	r3, #0
 8001112:	db0a      	blt.n	800112a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	490c      	ldr	r1, [pc, #48]	; (800114c <__NVIC_SetPriority+0x4c>)
 800111a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111e:	0112      	lsls	r2, r2, #4
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	440b      	add	r3, r1
 8001124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001128:	e00a      	b.n	8001140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4908      	ldr	r1, [pc, #32]	; (8001150 <__NVIC_SetPriority+0x50>)
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	3b04      	subs	r3, #4
 8001138:	0112      	lsls	r2, r2, #4
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	440b      	add	r3, r1
 800113e:	761a      	strb	r2, [r3, #24]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000e100 	.word	0xe000e100
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001154:	b480      	push	{r7}
 8001156:	b089      	sub	sp, #36	; 0x24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f1c3 0307 	rsb	r3, r3, #7
 800116e:	2b04      	cmp	r3, #4
 8001170:	bf28      	it	cs
 8001172:	2304      	movcs	r3, #4
 8001174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3304      	adds	r3, #4
 800117a:	2b06      	cmp	r3, #6
 800117c:	d902      	bls.n	8001184 <NVIC_EncodePriority+0x30>
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	3b03      	subs	r3, #3
 8001182:	e000      	b.n	8001186 <NVIC_EncodePriority+0x32>
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001188:	f04f 32ff 	mov.w	r2, #4294967295
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	43da      	mvns	r2, r3
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	401a      	ands	r2, r3
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800119c:	f04f 31ff 	mov.w	r1, #4294967295
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	fa01 f303 	lsl.w	r3, r1, r3
 80011a6:	43d9      	mvns	r1, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	4313      	orrs	r3, r2
         );
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3724      	adds	r7, #36	; 0x24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3b01      	subs	r3, #1
 80011c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011c8:	d301      	bcc.n	80011ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ca:	2301      	movs	r3, #1
 80011cc:	e00f      	b.n	80011ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ce:	4a0a      	ldr	r2, [pc, #40]	; (80011f8 <SysTick_Config+0x40>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011d6:	210f      	movs	r1, #15
 80011d8:	f04f 30ff 	mov.w	r0, #4294967295
 80011dc:	f7ff ff90 	bl	8001100 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <SysTick_Config+0x40>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011e6:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <SysTick_Config+0x40>)
 80011e8:	2207      	movs	r2, #7
 80011ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	e000e010 	.word	0xe000e010

080011fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ff2d 	bl	8001064 <__NVIC_SetPriorityGrouping>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001212:	b580      	push	{r7, lr}
 8001214:	b086      	sub	sp, #24
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	60b9      	str	r1, [r7, #8]
 800121c:	607a      	str	r2, [r7, #4]
 800121e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001224:	f7ff ff42 	bl	80010ac <__NVIC_GetPriorityGrouping>
 8001228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	6978      	ldr	r0, [r7, #20]
 8001230:	f7ff ff90 	bl	8001154 <NVIC_EncodePriority>
 8001234:	4602      	mov	r2, r0
 8001236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123a:	4611      	mov	r1, r2
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff5f 	bl	8001100 <__NVIC_SetPriority>
}
 8001242:	bf00      	nop
 8001244:	3718      	adds	r7, #24
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	4603      	mov	r3, r0
 8001252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff35 	bl	80010c8 <__NVIC_EnableIRQ>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ffa2 	bl	80011b8 <SysTick_Config>
 8001274:	4603      	mov	r3, r0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
	...

08001280 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001280:	b480      	push	{r7}
 8001282:	b08b      	sub	sp, #44	; 0x2c
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800128a:	2300      	movs	r3, #0
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001292:	e127      	b.n	80014e4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001294:	2201      	movs	r2, #1
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	69fa      	ldr	r2, [r7, #28]
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	f040 8116 	bne.w	80014de <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	2b12      	cmp	r3, #18
 80012b8:	d034      	beq.n	8001324 <HAL_GPIO_Init+0xa4>
 80012ba:	2b12      	cmp	r3, #18
 80012bc:	d80d      	bhi.n	80012da <HAL_GPIO_Init+0x5a>
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d02b      	beq.n	800131a <HAL_GPIO_Init+0x9a>
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d804      	bhi.n	80012d0 <HAL_GPIO_Init+0x50>
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d031      	beq.n	800132e <HAL_GPIO_Init+0xae>
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d01c      	beq.n	8001308 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012ce:	e048      	b.n	8001362 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d043      	beq.n	800135c <HAL_GPIO_Init+0xdc>
 80012d4:	2b11      	cmp	r3, #17
 80012d6:	d01b      	beq.n	8001310 <HAL_GPIO_Init+0x90>
          break;
 80012d8:	e043      	b.n	8001362 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012da:	4a89      	ldr	r2, [pc, #548]	; (8001500 <HAL_GPIO_Init+0x280>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d026      	beq.n	800132e <HAL_GPIO_Init+0xae>
 80012e0:	4a87      	ldr	r2, [pc, #540]	; (8001500 <HAL_GPIO_Init+0x280>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d806      	bhi.n	80012f4 <HAL_GPIO_Init+0x74>
 80012e6:	4a87      	ldr	r2, [pc, #540]	; (8001504 <HAL_GPIO_Init+0x284>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d020      	beq.n	800132e <HAL_GPIO_Init+0xae>
 80012ec:	4a86      	ldr	r2, [pc, #536]	; (8001508 <HAL_GPIO_Init+0x288>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d01d      	beq.n	800132e <HAL_GPIO_Init+0xae>
          break;
 80012f2:	e036      	b.n	8001362 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012f4:	4a85      	ldr	r2, [pc, #532]	; (800150c <HAL_GPIO_Init+0x28c>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d019      	beq.n	800132e <HAL_GPIO_Init+0xae>
 80012fa:	4a85      	ldr	r2, [pc, #532]	; (8001510 <HAL_GPIO_Init+0x290>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d016      	beq.n	800132e <HAL_GPIO_Init+0xae>
 8001300:	4a84      	ldr	r2, [pc, #528]	; (8001514 <HAL_GPIO_Init+0x294>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d013      	beq.n	800132e <HAL_GPIO_Init+0xae>
          break;
 8001306:	e02c      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	623b      	str	r3, [r7, #32]
          break;
 800130e:	e028      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	3304      	adds	r3, #4
 8001316:	623b      	str	r3, [r7, #32]
          break;
 8001318:	e023      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	3308      	adds	r3, #8
 8001320:	623b      	str	r3, [r7, #32]
          break;
 8001322:	e01e      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	330c      	adds	r3, #12
 800132a:	623b      	str	r3, [r7, #32]
          break;
 800132c:	e019      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d102      	bne.n	800133c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001336:	2304      	movs	r3, #4
 8001338:	623b      	str	r3, [r7, #32]
          break;
 800133a:	e012      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d105      	bne.n	8001350 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001344:	2308      	movs	r3, #8
 8001346:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	69fa      	ldr	r2, [r7, #28]
 800134c:	611a      	str	r2, [r3, #16]
          break;
 800134e:	e008      	b.n	8001362 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001350:	2308      	movs	r3, #8
 8001352:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	69fa      	ldr	r2, [r7, #28]
 8001358:	615a      	str	r2, [r3, #20]
          break;
 800135a:	e002      	b.n	8001362 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
          break;
 8001360:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	2bff      	cmp	r3, #255	; 0xff
 8001366:	d801      	bhi.n	800136c <HAL_GPIO_Init+0xec>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	e001      	b.n	8001370 <HAL_GPIO_Init+0xf0>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3304      	adds	r3, #4
 8001370:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	2bff      	cmp	r3, #255	; 0xff
 8001376:	d802      	bhi.n	800137e <HAL_GPIO_Init+0xfe>
 8001378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	e002      	b.n	8001384 <HAL_GPIO_Init+0x104>
 800137e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001380:	3b08      	subs	r3, #8
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	210f      	movs	r1, #15
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	fa01 f303 	lsl.w	r3, r1, r3
 8001392:	43db      	mvns	r3, r3
 8001394:	401a      	ands	r2, r3
 8001396:	6a39      	ldr	r1, [r7, #32]
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	431a      	orrs	r2, r3
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f000 8096 	beq.w	80014de <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013b2:	4b59      	ldr	r3, [pc, #356]	; (8001518 <HAL_GPIO_Init+0x298>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	4a58      	ldr	r2, [pc, #352]	; (8001518 <HAL_GPIO_Init+0x298>)
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	6193      	str	r3, [r2, #24]
 80013be:	4b56      	ldr	r3, [pc, #344]	; (8001518 <HAL_GPIO_Init+0x298>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013ca:	4a54      	ldr	r2, [pc, #336]	; (800151c <HAL_GPIO_Init+0x29c>)
 80013cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ce:	089b      	lsrs	r3, r3, #2
 80013d0:	3302      	adds	r3, #2
 80013d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013d6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	220f      	movs	r2, #15
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43db      	mvns	r3, r3
 80013e8:	68fa      	ldr	r2, [r7, #12]
 80013ea:	4013      	ands	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a4b      	ldr	r2, [pc, #300]	; (8001520 <HAL_GPIO_Init+0x2a0>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d013      	beq.n	800141e <HAL_GPIO_Init+0x19e>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a4a      	ldr	r2, [pc, #296]	; (8001524 <HAL_GPIO_Init+0x2a4>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d00d      	beq.n	800141a <HAL_GPIO_Init+0x19a>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a49      	ldr	r2, [pc, #292]	; (8001528 <HAL_GPIO_Init+0x2a8>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d007      	beq.n	8001416 <HAL_GPIO_Init+0x196>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a48      	ldr	r2, [pc, #288]	; (800152c <HAL_GPIO_Init+0x2ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d101      	bne.n	8001412 <HAL_GPIO_Init+0x192>
 800140e:	2303      	movs	r3, #3
 8001410:	e006      	b.n	8001420 <HAL_GPIO_Init+0x1a0>
 8001412:	2304      	movs	r3, #4
 8001414:	e004      	b.n	8001420 <HAL_GPIO_Init+0x1a0>
 8001416:	2302      	movs	r3, #2
 8001418:	e002      	b.n	8001420 <HAL_GPIO_Init+0x1a0>
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <HAL_GPIO_Init+0x1a0>
 800141e:	2300      	movs	r3, #0
 8001420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001422:	f002 0203 	and.w	r2, r2, #3
 8001426:	0092      	lsls	r2, r2, #2
 8001428:	4093      	lsls	r3, r2
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	4313      	orrs	r3, r2
 800142e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001430:	493a      	ldr	r1, [pc, #232]	; (800151c <HAL_GPIO_Init+0x29c>)
 8001432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001434:	089b      	lsrs	r3, r3, #2
 8001436:	3302      	adds	r3, #2
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d006      	beq.n	8001458 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800144a:	4b39      	ldr	r3, [pc, #228]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4938      	ldr	r1, [pc, #224]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	4313      	orrs	r3, r2
 8001454:	600b      	str	r3, [r1, #0]
 8001456:	e006      	b.n	8001466 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001458:	4b35      	ldr	r3, [pc, #212]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	43db      	mvns	r3, r3
 8001460:	4933      	ldr	r1, [pc, #204]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 8001462:	4013      	ands	r3, r2
 8001464:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d006      	beq.n	8001480 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001472:	4b2f      	ldr	r3, [pc, #188]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 8001474:	685a      	ldr	r2, [r3, #4]
 8001476:	492e      	ldr	r1, [pc, #184]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	4313      	orrs	r3, r2
 800147c:	604b      	str	r3, [r1, #4]
 800147e:	e006      	b.n	800148e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	43db      	mvns	r3, r3
 8001488:	4929      	ldr	r1, [pc, #164]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 800148a:	4013      	ands	r3, r2
 800148c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d006      	beq.n	80014a8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800149a:	4b25      	ldr	r3, [pc, #148]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 800149c:	689a      	ldr	r2, [r3, #8]
 800149e:	4924      	ldr	r1, [pc, #144]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	608b      	str	r3, [r1, #8]
 80014a6:	e006      	b.n	80014b6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014a8:	4b21      	ldr	r3, [pc, #132]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	43db      	mvns	r3, r3
 80014b0:	491f      	ldr	r1, [pc, #124]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014b2:	4013      	ands	r3, r2
 80014b4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014c2:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014c4:	68da      	ldr	r2, [r3, #12]
 80014c6:	491a      	ldr	r1, [pc, #104]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	60cb      	str	r3, [r1, #12]
 80014ce:	e006      	b.n	80014de <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014d2:	68da      	ldr	r2, [r3, #12]
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	4915      	ldr	r1, [pc, #84]	; (8001530 <HAL_GPIO_Init+0x2b0>)
 80014da:	4013      	ands	r3, r2
 80014dc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e0:	3301      	adds	r3, #1
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	fa22 f303 	lsr.w	r3, r2, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f47f aed0 	bne.w	8001294 <HAL_GPIO_Init+0x14>
  }
}
 80014f4:	bf00      	nop
 80014f6:	372c      	adds	r7, #44	; 0x2c
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	10210000 	.word	0x10210000
 8001504:	10110000 	.word	0x10110000
 8001508:	10120000 	.word	0x10120000
 800150c:	10310000 	.word	0x10310000
 8001510:	10320000 	.word	0x10320000
 8001514:	10220000 	.word	0x10220000
 8001518:	40021000 	.word	0x40021000
 800151c:	40010000 	.word	0x40010000
 8001520:	40010800 	.word	0x40010800
 8001524:	40010c00 	.word	0x40010c00
 8001528:	40011000 	.word	0x40011000
 800152c:	40011400 	.word	0x40011400
 8001530:	40010400 	.word	0x40010400

08001534 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	4013      	ands	r3, r2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800154c:	2301      	movs	r3, #1
 800154e:	73fb      	strb	r3, [r7, #15]
 8001550:	e001      	b.n	8001556 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001552:	2300      	movs	r3, #0
 8001554:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	460b      	mov	r3, r1
 800156c:	807b      	strh	r3, [r7, #2]
 800156e:	4613      	mov	r3, r2
 8001570:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001572:	787b      	ldrb	r3, [r7, #1]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001578:	887a      	ldrh	r2, [r7, #2]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800157e:	e003      	b.n	8001588 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001580:	887b      	ldrh	r3, [r7, #2]
 8001582:	041a      	lsls	r2, r3, #16
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	611a      	str	r2, [r3, #16]
}
 8001588:	bf00      	nop
 800158a:	370c      	adds	r7, #12
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	460b      	mov	r3, r1
 800159c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68da      	ldr	r2, [r3, #12]
 80015a2:	887b      	ldrh	r3, [r7, #2]
 80015a4:	4013      	ands	r3, r2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015aa:	887a      	ldrh	r2, [r7, #2]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80015b0:	e002      	b.n	80015b8 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015b2:	887a      	ldrh	r2, [r7, #2]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	611a      	str	r2, [r3, #16]
}
 80015b8:	bf00      	nop
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80015c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015c4:	b08b      	sub	sp, #44	; 0x2c
 80015c6:	af06      	add	r7, sp, #24
 80015c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e0d3      	b.n	800177c <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d106      	bne.n	80015ee <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f004 ff4b 	bl	8006484 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2203      	movs	r2, #3
 80015f2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f002 f8ad 	bl	800375a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	603b      	str	r3, [r7, #0]
 8001606:	687e      	ldr	r6, [r7, #4]
 8001608:	466d      	mov	r5, sp
 800160a:	f106 0410 	add.w	r4, r6, #16
 800160e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001610:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	602b      	str	r3, [r5, #0]
 8001616:	1d33      	adds	r3, r6, #4
 8001618:	cb0e      	ldmia	r3, {r1, r2, r3}
 800161a:	6838      	ldr	r0, [r7, #0]
 800161c:	f002 f876 	bl	800370c <USB_CoreInit>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d005      	beq.n	8001632 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2202      	movs	r2, #2
 800162a:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e0a4      	b.n	800177c <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f002 f8aa 	bl	8003792 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	e035      	b.n	80016b0 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	015b      	lsls	r3, r3, #5
 800164a:	4413      	add	r3, r2
 800164c:	3329      	adds	r3, #41	; 0x29
 800164e:	2201      	movs	r2, #1
 8001650:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	015b      	lsls	r3, r3, #5
 8001658:	4413      	add	r3, r2
 800165a:	3328      	adds	r3, #40	; 0x28
 800165c:	7bfa      	ldrb	r2, [r7, #15]
 800165e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	7bfa      	ldrb	r2, [r7, #15]
 8001664:	b291      	uxth	r1, r2
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	015b      	lsls	r3, r3, #5
 800166a:	4413      	add	r3, r2
 800166c:	3336      	adds	r3, #54	; 0x36
 800166e:	460a      	mov	r2, r1
 8001670:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001672:	7bfb      	ldrb	r3, [r7, #15]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	015b      	lsls	r3, r3, #5
 8001678:	4413      	add	r3, r2
 800167a:	332b      	adds	r3, #43	; 0x2b
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001680:	7bfb      	ldrb	r3, [r7, #15]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	015b      	lsls	r3, r3, #5
 8001686:	4413      	add	r3, r2
 8001688:	3338      	adds	r3, #56	; 0x38
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	015b      	lsls	r3, r3, #5
 8001694:	4413      	add	r3, r2
 8001696:	333c      	adds	r3, #60	; 0x3c
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	3302      	adds	r3, #2
 80016a2:	015b      	lsls	r3, r3, #5
 80016a4:	4413      	add	r3, r2
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	3301      	adds	r3, #1
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	7bfa      	ldrb	r2, [r7, #15]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d3c4      	bcc.n	8001644 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016ba:	2300      	movs	r3, #0
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	e031      	b.n	8001724 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	015b      	lsls	r3, r3, #5
 80016c6:	4413      	add	r3, r2
 80016c8:	f203 1329 	addw	r3, r3, #297	; 0x129
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	015b      	lsls	r3, r3, #5
 80016d6:	4413      	add	r3, r2
 80016d8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016dc:	7bfa      	ldrb	r2, [r7, #15]
 80016de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	015b      	lsls	r3, r3, #5
 80016e6:	4413      	add	r3, r2
 80016e8:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80016f0:	7bfb      	ldrb	r3, [r7, #15]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	015b      	lsls	r3, r3, #5
 80016f6:	4413      	add	r3, r2
 80016f8:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	015b      	lsls	r3, r3, #5
 8001706:	4413      	add	r3, r2
 8001708:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001710:	7bfb      	ldrb	r3, [r7, #15]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	330a      	adds	r3, #10
 8001716:	015b      	lsls	r3, r3, #5
 8001718:	4413      	add	r3, r2
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	3301      	adds	r3, #1
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	7bfa      	ldrb	r2, [r7, #15]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	429a      	cmp	r2, r3
 800172c:	d3c8      	bcc.n	80016c0 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	687e      	ldr	r6, [r7, #4]
 8001736:	466d      	mov	r5, sp
 8001738:	f106 0410 	add.w	r4, r6, #16
 800173c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800173e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001740:	6823      	ldr	r3, [r4, #0]
 8001742:	602b      	str	r3, [r5, #0]
 8001744:	1d33      	adds	r3, r6, #4
 8001746:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001748:	6838      	ldr	r0, [r7, #0]
 800174a:	f002 f82e 	bl	80037aa <USB_DevInit>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2202      	movs	r2, #2
 8001758:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e00d      	b.n	800177c <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f003 f86c 	bl	8004852 <USB_DevDisconnect>

  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3714      	adds	r7, #20
 8001780:	46bd      	mov	sp, r7
 8001782:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001784 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001792:	2b01      	cmp	r3, #1
 8001794:	d101      	bne.n	800179a <HAL_PCD_Start+0x16>
 8001796:	2302      	movs	r3, #2
 8001798:	e016      	b.n	80017c8 <HAL_PCD_Start+0x44>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80017a2:	2101      	movs	r1, #1
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f005 f8d4 	bl	8006952 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f003 f845 	bl	800483e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f001 ffb7 	bl	800372c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f003 f842 	bl	8004866 <USB_ReadInterrupts>
 80017e2:	4603      	mov	r3, r0
 80017e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017ec:	d102      	bne.n	80017f4 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 faf2 	bl	8001dd8 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 f834 	bl	8004866 <USB_ReadInterrupts>
 80017fe:	4603      	mov	r3, r0
 8001800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001808:	d112      	bne.n	8001830 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001812:	b29a      	uxth	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800181c:	b292      	uxth	r2, r2
 800181e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f004 fea3 	bl	800656e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001828:	2100      	movs	r1, #0
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f000 f8de 	bl	80019ec <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4618      	mov	r0, r3
 8001836:	f003 f816 	bl	8004866 <USB_ReadInterrupts>
 800183a:	4603      	mov	r3, r0
 800183c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001840:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001844:	d10b      	bne.n	800185e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800184e:	b29a      	uxth	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001858:	b292      	uxth	r2, r2
 800185a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f002 ffff 	bl	8004866 <USB_ReadInterrupts>
 8001868:	4603      	mov	r3, r0
 800186a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800186e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001872:	d10b      	bne.n	800188c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800187c:	b29a      	uxth	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001886:	b292      	uxth	r2, r2
 8001888:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f002 ffe8 	bl	8004866 <USB_ReadInterrupts>
 8001896:	4603      	mov	r3, r0
 8001898:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800189c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018a0:	d126      	bne.n	80018f0 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f022 0204 	bic.w	r2, r2, #4
 80018b4:	b292      	uxth	r2, r2
 80018b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f022 0208 	bic.w	r2, r2, #8
 80018cc:	b292      	uxth	r2, r2
 80018ce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f004 fe84 	bl	80065e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018ea:	b292      	uxth	r2, r2
 80018ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f002 ffb6 	bl	8004866 <USB_ReadInterrupts>
 80018fa:	4603      	mov	r3, r0
 80018fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001900:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001904:	d13d      	bne.n	8001982 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800190e:	b29a      	uxth	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f042 0208 	orr.w	r2, r2, #8
 8001918:	b292      	uxth	r2, r2
 800191a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001926:	b29a      	uxth	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001930:	b292      	uxth	r2, r2
 8001932:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800193e:	b29a      	uxth	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f042 0204 	orr.w	r2, r2, #4
 8001948:	b292      	uxth	r2, r2
 800194a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f002 ff87 	bl	8004866 <USB_ReadInterrupts>
 8001958:	4603      	mov	r3, r0
 800195a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800195e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001962:	d10b      	bne.n	800197c <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800196c:	b29a      	uxth	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001976:	b292      	uxth	r2, r2
 8001978:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f004 fe15 	bl	80065ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f002 ff6d 	bl	8004866 <USB_ReadInterrupts>
 800198c:	4603      	mov	r3, r0
 800198e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001992:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001996:	d10e      	bne.n	80019b6 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019aa:	b292      	uxth	r2, r2
 80019ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f004 fdce 	bl	8006552 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f002 ff53 	bl	8004866 <USB_ReadInterrupts>
 80019c0:	4603      	mov	r3, r0
 80019c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019ca:	d10b      	bne.n	80019e4 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019de:	b292      	uxth	r2, r2
 80019e0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	460b      	mov	r3, r1
 80019f6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d101      	bne.n	8001a06 <HAL_PCD_SetAddress+0x1a>
 8001a02:	2302      	movs	r3, #2
 8001a04:	e013      	b.n	8001a2e <HAL_PCD_SetAddress+0x42>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	78fa      	ldrb	r2, [r7, #3]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f002 fefa 	bl	8004818 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b084      	sub	sp, #16
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	4608      	mov	r0, r1
 8001a40:	4611      	mov	r1, r2
 8001a42:	461a      	mov	r2, r3
 8001a44:	4603      	mov	r3, r0
 8001a46:	70fb      	strb	r3, [r7, #3]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	803b      	strh	r3, [r7, #0]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	da0b      	bge.n	8001a74 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	015b      	lsls	r3, r3, #5
 8001a64:	3328      	adds	r3, #40	; 0x28
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2201      	movs	r2, #1
 8001a70:	705a      	strb	r2, [r3, #1]
 8001a72:	e00b      	b.n	8001a8c <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	015b      	lsls	r3, r3, #5
 8001a7c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	4413      	add	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001a98:	883a      	ldrh	r2, [r7, #0]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	78ba      	ldrb	r2, [r7, #2]
 8001aa2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	785b      	ldrb	r3, [r3, #1]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d004      	beq.n	8001ab6 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001ab6:	78bb      	ldrb	r3, [r7, #2]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d102      	bne.n	8001ac2 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <HAL_PCD_EP_Open+0x9a>
 8001acc:	2302      	movs	r3, #2
 8001ace:	e00e      	b.n	8001aee <HAL_PCD_EP_Open+0xb8>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68f9      	ldr	r1, [r7, #12]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f001 fe88 	bl	80037f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001aec:	7afb      	ldrb	r3, [r7, #11]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b084      	sub	sp, #16
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	460b      	mov	r3, r1
 8001b00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	da0b      	bge.n	8001b22 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b0a:	78fb      	ldrb	r3, [r7, #3]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	015b      	lsls	r3, r3, #5
 8001b12:	3328      	adds	r3, #40	; 0x28
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	4413      	add	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	705a      	strb	r2, [r3, #1]
 8001b20:	e00b      	b.n	8001b3a <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b22:	78fb      	ldrb	r3, [r7, #3]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	015b      	lsls	r3, r3, #5
 8001b2a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001b3a:	78fb      	ldrb	r3, [r7, #3]
 8001b3c:	f003 0307 	and.w	r3, r3, #7
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d101      	bne.n	8001b54 <HAL_PCD_EP_Close+0x5e>
 8001b50:	2302      	movs	r3, #2
 8001b52:	e00e      	b.n	8001b72 <HAL_PCD_EP_Close+0x7c>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	68f9      	ldr	r1, [r7, #12]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f002 f934 	bl	8003dd0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b086      	sub	sp, #24
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	607a      	str	r2, [r7, #4]
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	460b      	mov	r3, r1
 8001b88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b8a:	7afb      	ldrb	r3, [r7, #11]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	015b      	lsls	r3, r3, #5
 8001b92:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	4413      	add	r3, r2
 8001b9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	2200      	movs	r2, #0
 8001bac:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bb4:	7afb      	ldrb	r3, [r7, #11]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001bc0:	7afb      	ldrb	r3, [r7, #11]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d106      	bne.n	8001bd8 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	6979      	ldr	r1, [r7, #20]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f002 fa93 	bl	80040fc <USB_EPStartXfer>
 8001bd6:	e005      	b.n	8001be4 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6979      	ldr	r1, [r7, #20]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f002 fa8c 	bl	80040fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	330a      	adds	r3, #10
 8001c04:	015b      	lsls	r3, r3, #5
 8001c06:	4413      	add	r3, r2
 8001c08:	3304      	adds	r3, #4
 8001c0a:	681b      	ldr	r3, [r3, #0]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b086      	sub	sp, #24
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	60f8      	str	r0, [r7, #12]
 8001c1e:	607a      	str	r2, [r7, #4]
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	460b      	mov	r3, r1
 8001c24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c26:	7afb      	ldrb	r3, [r7, #11]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	015b      	lsls	r3, r3, #5
 8001c2e:	3328      	adds	r3, #40	; 0x28
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4413      	add	r3, r2
 8001c34:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	2200      	movs	r2, #0
 8001c46:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c4e:	7afb      	ldrb	r3, [r7, #11]
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c5a:	7afb      	ldrb	r3, [r7, #11]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d106      	bne.n	8001c72 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6979      	ldr	r1, [r7, #20]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f002 fa46 	bl	80040fc <USB_EPStartXfer>
 8001c70:	e005      	b.n	8001c7e <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6979      	ldr	r1, [r7, #20]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 fa3f 	bl	80040fc <USB_EPStartXfer>
  }

  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	f003 0207 	and.w	r2, r3, #7
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d901      	bls.n	8001ca6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e046      	b.n	8001d34 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ca6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	da0b      	bge.n	8001cc6 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cae:	78fb      	ldrb	r3, [r7, #3]
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	015b      	lsls	r3, r3, #5
 8001cb6:	3328      	adds	r3, #40	; 0x28
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	705a      	strb	r2, [r3, #1]
 8001cc4:	e009      	b.n	8001cda <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	015b      	lsls	r3, r3, #5
 8001cca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	b2da      	uxtb	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d101      	bne.n	8001cfa <HAL_PCD_EP_SetStall+0x72>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e01c      	b.n	8001d34 <HAL_PCD_EP_SetStall+0xac>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68f9      	ldr	r1, [r7, #12]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f002 fcaf 	bl	800466c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d0e:	78fb      	ldrb	r3, [r7, #3]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d108      	bne.n	8001d2a <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001d22:	4619      	mov	r1, r3
 8001d24:	4610      	mov	r0, r2
 8001d26:	f002 fdad 	bl	8004884 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	460b      	mov	r3, r1
 8001d46:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d48:	78fb      	ldrb	r3, [r7, #3]
 8001d4a:	f003 020f 	and.w	r2, r3, #15
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d901      	bls.n	8001d5a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e03a      	b.n	8001dd0 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	da0b      	bge.n	8001d7a <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d62:	78fb      	ldrb	r3, [r7, #3]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	015b      	lsls	r3, r3, #5
 8001d6a:	3328      	adds	r3, #40	; 0x28
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	4413      	add	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2201      	movs	r2, #1
 8001d76:	705a      	strb	r2, [r3, #1]
 8001d78:	e00b      	b.n	8001d92 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d7a:	78fb      	ldrb	r3, [r7, #3]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	015b      	lsls	r3, r3, #5
 8001d82:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d98:	78fb      	ldrb	r3, [r7, #3]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d101      	bne.n	8001db2 <HAL_PCD_EP_ClrStall+0x76>
 8001dae:	2302      	movs	r3, #2
 8001db0:	e00e      	b.n	8001dd0 <HAL_PCD_EP_ClrStall+0x94>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2201      	movs	r2, #1
 8001db6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68f9      	ldr	r1, [r7, #12]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f002 fc95 	bl	80046f0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001dd8:	b590      	push	{r4, r7, lr}
 8001dda:	b089      	sub	sp, #36	; 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001de0:	e282      	b.n	80022e8 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001dea:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001dec:	8afb      	ldrh	r3, [r7, #22]
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	f003 030f 	and.w	r3, r3, #15
 8001df4:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001df6:	7d7b      	ldrb	r3, [r7, #21]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f040 8142 	bne.w	8002082 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001dfe:	8afb      	ldrh	r3, [r7, #22]
 8001e00:	f003 0310 	and.w	r3, r3, #16
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d151      	bne.n	8001eac <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e18:	b29c      	uxth	r4, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001e22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3328      	adds	r3, #40	; 0x28
 8001e2e:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	4413      	add	r3, r2
 8001e44:	3302      	adds	r3, #2
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6812      	ldr	r2, [r2, #0]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e52:	881b      	ldrh	r3, [r3, #0]
 8001e54:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	695a      	ldr	r2, [r3, #20]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	441a      	add	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f004 fb59 	bl	8006524 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 8234 	beq.w	80022e8 <PCD_EP_ISR_Handler+0x510>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f040 822f 	bne.w	80022e8 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	b292      	uxth	r2, r2
 8001e9e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001eaa:	e21d      	b.n	80022e8 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001eb2:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001ebc:	8a7b      	ldrh	r3, [r7, #18]
 8001ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d033      	beq.n	8001f2e <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	4413      	add	r3, r2
 8001eda:	3306      	adds	r3, #6
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6812      	ldr	r2, [r2, #0]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6818      	ldr	r0, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	f002 fd0c 	bl	8004922 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f16:	4013      	ands	r3, r2
 8001f18:	b29c      	uxth	r4, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f22:	b292      	uxth	r2, r2
 8001f24:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f004 fad2 	bl	80064d0 <HAL_PCD_SetupStageCallback>
 8001f2c:	e1dc      	b.n	80022e8 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001f2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f280 81d8 	bge.w	80022e8 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f44:	4013      	ands	r3, r2
 8001f46:	b29c      	uxth	r4, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f50:	b292      	uxth	r2, r2
 8001f52:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	4413      	add	r3, r2
 8001f68:	3306      	adds	r3, #6
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	4413      	add	r3, r2
 8001f72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	69db      	ldr	r3, [r3, #28]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d019      	beq.n	8001fbc <PCD_EP_ISR_Handler+0x1e4>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d015      	beq.n	8001fbc <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6959      	ldr	r1, [r3, #20]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	f002 fcbe 	bl	8004922 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	695a      	ldr	r2, [r3, #20]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	441a      	add	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f004 fa9c 	bl	80064f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	461c      	mov	r4, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	441c      	add	r4, r3
 8001fce:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8001fd2:	461c      	mov	r4, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10e      	bne.n	8001ffa <PCD_EP_ISR_Handler+0x222>
 8001fdc:	8823      	ldrh	r3, [r4, #0]
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	8023      	strh	r3, [r4, #0]
 8001fe8:	8823      	ldrh	r3, [r4, #0]
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	8023      	strh	r3, [r4, #0]
 8001ff8:	e02d      	b.n	8002056 <PCD_EP_ISR_Handler+0x27e>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	2b3e      	cmp	r3, #62	; 0x3e
 8002000:	d812      	bhi.n	8002028 <PCD_EP_ISR_Handler+0x250>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	085b      	lsrs	r3, r3, #1
 8002008:	61bb      	str	r3, [r7, #24]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	2b00      	cmp	r3, #0
 8002014:	d002      	beq.n	800201c <PCD_EP_ISR_Handler+0x244>
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	3301      	adds	r3, #1
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	b29b      	uxth	r3, r3
 8002020:	029b      	lsls	r3, r3, #10
 8002022:	b29b      	uxth	r3, r3
 8002024:	8023      	strh	r3, [r4, #0]
 8002026:	e016      	b.n	8002056 <PCD_EP_ISR_Handler+0x27e>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	095b      	lsrs	r3, r3, #5
 800202e:	61bb      	str	r3, [r7, #24]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	f003 031f 	and.w	r3, r3, #31
 8002038:	2b00      	cmp	r3, #0
 800203a:	d102      	bne.n	8002042 <PCD_EP_ISR_Handler+0x26a>
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	3b01      	subs	r3, #1
 8002040:	61bb      	str	r3, [r7, #24]
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	b29b      	uxth	r3, r3
 8002046:	029b      	lsls	r3, r3, #10
 8002048:	b29b      	uxth	r3, r3
 800204a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800204e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002052:	b29b      	uxth	r3, r3
 8002054:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	b29b      	uxth	r3, r3
 800205e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002066:	b29c      	uxth	r4, r3
 8002068:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800206c:	b29c      	uxth	r4, r3
 800206e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002072:	b29c      	uxth	r4, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	4ba2      	ldr	r3, [pc, #648]	; (8002304 <PCD_EP_ISR_Handler+0x52c>)
 800207a:	4323      	orrs	r3, r4
 800207c:	b29b      	uxth	r3, r3
 800207e:	8013      	strh	r3, [r2, #0]
 8002080:	e132      	b.n	80022e8 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	7d7b      	ldrb	r3, [r7, #21]
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002092:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002096:	2b00      	cmp	r3, #0
 8002098:	f280 80d1 	bge.w	800223e <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	7d7b      	ldrb	r3, [r7, #21]
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	f640 738f 	movw	r3, #3983	; 0xf8f
 80020b0:	4013      	ands	r3, r2
 80020b2:	b29c      	uxth	r4, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	7d7b      	ldrb	r3, [r7, #21]
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	4413      	add	r3, r2
 80020c0:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80020c4:	b292      	uxth	r2, r2
 80020c6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80020c8:	7d7b      	ldrb	r3, [r7, #21]
 80020ca:	015b      	lsls	r3, r3, #5
 80020cc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	7b1b      	ldrb	r3, [r3, #12]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d121      	bne.n	8002122 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	461a      	mov	r2, r3
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4413      	add	r3, r2
 80020f2:	3306      	adds	r3, #6
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	6812      	ldr	r2, [r2, #0]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002106:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002108:	8bfb      	ldrh	r3, [r7, #30]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d072      	beq.n	80021f4 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6959      	ldr	r1, [r3, #20]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	88da      	ldrh	r2, [r3, #6]
 800211a:	8bfb      	ldrh	r3, [r7, #30]
 800211c:	f002 fc01 	bl	8004922 <USB_ReadPMA>
 8002120:	e068      	b.n	80021f4 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	881b      	ldrh	r3, [r3, #0]
 8002132:	b29b      	uxth	r3, r3
 8002134:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d021      	beq.n	8002180 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002144:	b29b      	uxth	r3, r3
 8002146:	461a      	mov	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4413      	add	r3, r2
 8002150:	3302      	adds	r3, #2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6812      	ldr	r2, [r2, #0]
 8002158:	4413      	add	r3, r2
 800215a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002164:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002166:	8bfb      	ldrh	r3, [r7, #30]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d02a      	beq.n	80021c2 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6818      	ldr	r0, [r3, #0]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6959      	ldr	r1, [r3, #20]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	891a      	ldrh	r2, [r3, #8]
 8002178:	8bfb      	ldrh	r3, [r7, #30]
 800217a:	f002 fbd2 	bl	8004922 <USB_ReadPMA>
 800217e:	e020      	b.n	80021c2 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002188:	b29b      	uxth	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	4413      	add	r3, r2
 8002194:	3306      	adds	r3, #6
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	4413      	add	r3, r2
 800219e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021a8:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80021aa:	8bfb      	ldrh	r3, [r7, #30]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d008      	beq.n	80021c2 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6818      	ldr	r0, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6959      	ldr	r1, [r3, #20]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	895a      	ldrh	r2, [r3, #10]
 80021bc:	8bfb      	ldrh	r3, [r7, #30]
 80021be:	f002 fbb0 	bl	8004922 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	461a      	mov	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021dc:	b29c      	uxth	r4, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	441a      	add	r2, r3
 80021ec:	4b46      	ldr	r3, [pc, #280]	; (8002308 <PCD_EP_ISR_Handler+0x530>)
 80021ee:	4323      	orrs	r3, r4
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	69da      	ldr	r2, [r3, #28]
 80021f8:	8bfb      	ldrh	r3, [r7, #30]
 80021fa:	441a      	add	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	695a      	ldr	r2, [r3, #20]
 8002204:	8bfb      	ldrh	r3, [r7, #30]
 8002206:	441a      	add	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d004      	beq.n	800221e <PCD_EP_ISR_Handler+0x446>
 8002214:	8bfa      	ldrh	r2, [r7, #30]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	429a      	cmp	r2, r3
 800221c:	d206      	bcs.n	800222c <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	4619      	mov	r1, r3
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f004 f965 	bl	80064f4 <HAL_PCD_DataOutStageCallback>
 800222a:	e008      	b.n	800223e <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	7819      	ldrb	r1, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	695a      	ldr	r2, [r3, #20]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f7ff fc9e 	bl	8001b7a <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800223e:	8a7b      	ldrh	r3, [r7, #18]
 8002240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002244:	2b00      	cmp	r3, #0
 8002246:	d04f      	beq.n	80022e8 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8002248:	7d7b      	ldrb	r3, [r7, #21]
 800224a:	015b      	lsls	r3, r3, #5
 800224c:	3328      	adds	r3, #40	; 0x28
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	7d7b      	ldrb	r3, [r7, #21]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	881b      	ldrh	r3, [r3, #0]
 8002262:	b29b      	uxth	r3, r3
 8002264:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800226c:	b29c      	uxth	r4, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	461a      	mov	r2, r3
 8002274:	7d7b      	ldrb	r3, [r7, #21]
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	441a      	add	r2, r3
 800227a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800227e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002282:	b29b      	uxth	r3, r3
 8002284:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800228e:	b29b      	uxth	r3, r3
 8002290:	461a      	mov	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	4413      	add	r3, r2
 800229a:	3302      	adds	r3, #2
 800229c:	005b      	lsls	r3, r3, #1
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	6812      	ldr	r2, [r2, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	695a      	ldr	r2, [r3, #20]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	441a      	add	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d106      	bne.n	80022d6 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f004 f928 	bl	8006524 <HAL_PCD_DataInStageCallback>
 80022d4:	e008      	b.n	80022e8 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	7819      	ldrb	r1, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	695a      	ldr	r2, [r3, #20]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff fc97 	bl	8001c16 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	b21b      	sxth	r3, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f6ff ad74 	blt.w	8001de2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3724      	adds	r7, #36	; 0x24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd90      	pop	{r4, r7, pc}
 8002304:	ffff8080 	.word	0xffff8080
 8002308:	ffff80c0 	.word	0xffff80c0

0800230c <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 800230c:	b480      	push	{r7}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	607b      	str	r3, [r7, #4]
 8002316:	460b      	mov	r3, r1
 8002318:	817b      	strh	r3, [r7, #10]
 800231a:	4613      	mov	r3, r2
 800231c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800231e:	897b      	ldrh	r3, [r7, #10]
 8002320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002324:	b29b      	uxth	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d008      	beq.n	800233c <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800232a:	897b      	ldrh	r3, [r7, #10]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	015b      	lsls	r3, r3, #5
 8002332:	3328      	adds	r3, #40	; 0x28
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	4413      	add	r3, r2
 8002338:	617b      	str	r3, [r7, #20]
 800233a:	e006      	b.n	800234a <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800233c:	897b      	ldrh	r3, [r7, #10]
 800233e:	015b      	lsls	r3, r3, #5
 8002340:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	4413      	add	r3, r2
 8002348:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800234a:	893b      	ldrh	r3, [r7, #8]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d107      	bne.n	8002360 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	2200      	movs	r2, #0
 8002354:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	b29a      	uxth	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	80da      	strh	r2, [r3, #6]
 800235e:	e00b      	b.n	8002378 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	2201      	movs	r2, #1
 8002364:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	b29a      	uxth	r2, r3
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	0c1b      	lsrs	r3, r3, #16
 8002372:	b29a      	uxth	r2, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	371c      	adds	r7, #28
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr

08002384 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e26c      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 8087 	beq.w	80024b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023a4:	4b92      	ldr	r3, [pc, #584]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d00c      	beq.n	80023ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023b0:	4b8f      	ldr	r3, [pc, #572]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 030c 	and.w	r3, r3, #12
 80023b8:	2b08      	cmp	r3, #8
 80023ba:	d112      	bne.n	80023e2 <HAL_RCC_OscConfig+0x5e>
 80023bc:	4b8c      	ldr	r3, [pc, #560]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c8:	d10b      	bne.n	80023e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ca:	4b89      	ldr	r3, [pc, #548]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d06c      	beq.n	80024b0 <HAL_RCC_OscConfig+0x12c>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d168      	bne.n	80024b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e246      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ea:	d106      	bne.n	80023fa <HAL_RCC_OscConfig+0x76>
 80023ec:	4b80      	ldr	r3, [pc, #512]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a7f      	ldr	r2, [pc, #508]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e02e      	b.n	8002458 <HAL_RCC_OscConfig+0xd4>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d10c      	bne.n	800241c <HAL_RCC_OscConfig+0x98>
 8002402:	4b7b      	ldr	r3, [pc, #492]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a7a      	ldr	r2, [pc, #488]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002408:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	4b78      	ldr	r3, [pc, #480]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a77      	ldr	r2, [pc, #476]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002414:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e01d      	b.n	8002458 <HAL_RCC_OscConfig+0xd4>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002424:	d10c      	bne.n	8002440 <HAL_RCC_OscConfig+0xbc>
 8002426:	4b72      	ldr	r3, [pc, #456]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a71      	ldr	r2, [pc, #452]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800242c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	4b6f      	ldr	r3, [pc, #444]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a6e      	ldr	r2, [pc, #440]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	e00b      	b.n	8002458 <HAL_RCC_OscConfig+0xd4>
 8002440:	4b6b      	ldr	r3, [pc, #428]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a6a      	ldr	r2, [pc, #424]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	4b68      	ldr	r3, [pc, #416]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a67      	ldr	r2, [pc, #412]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002456:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d013      	beq.n	8002488 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7fe fdd4 	bl	800100c <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002468:	f7fe fdd0 	bl	800100c <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b64      	cmp	r3, #100	; 0x64
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e1fa      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247a:	4b5d      	ldr	r3, [pc, #372]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d0f0      	beq.n	8002468 <HAL_RCC_OscConfig+0xe4>
 8002486:	e014      	b.n	80024b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7fe fdc0 	bl	800100c <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002490:	f7fe fdbc 	bl	800100c <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b64      	cmp	r3, #100	; 0x64
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e1e6      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024a2:	4b53      	ldr	r3, [pc, #332]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x10c>
 80024ae:	e000      	b.n	80024b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d063      	beq.n	8002586 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024be:	4b4c      	ldr	r3, [pc, #304]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f003 030c 	and.w	r3, r3, #12
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024ca:	4b49      	ldr	r3, [pc, #292]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d11c      	bne.n	8002510 <HAL_RCC_OscConfig+0x18c>
 80024d6:	4b46      	ldr	r3, [pc, #280]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d116      	bne.n	8002510 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e2:	4b43      	ldr	r3, [pc, #268]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d005      	beq.n	80024fa <HAL_RCC_OscConfig+0x176>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d001      	beq.n	80024fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e1ba      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fa:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4939      	ldr	r1, [pc, #228]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800250a:	4313      	orrs	r3, r2
 800250c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800250e:	e03a      	b.n	8002586 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d020      	beq.n	800255a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002518:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <HAL_RCC_OscConfig+0x270>)
 800251a:	2201      	movs	r2, #1
 800251c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251e:	f7fe fd75 	bl	800100c <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002526:	f7fe fd71 	bl	800100c <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e19b      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002538:	4b2d      	ldr	r3, [pc, #180]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f0      	beq.n	8002526 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002544:	4b2a      	ldr	r3, [pc, #168]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4927      	ldr	r1, [pc, #156]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002554:	4313      	orrs	r3, r2
 8002556:	600b      	str	r3, [r1, #0]
 8002558:	e015      	b.n	8002586 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255a:	4b26      	ldr	r3, [pc, #152]	; (80025f4 <HAL_RCC_OscConfig+0x270>)
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002560:	f7fe fd54 	bl	800100c <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002568:	f7fe fd50 	bl	800100c <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e17a      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257a:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d03a      	beq.n	8002608 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d019      	beq.n	80025ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800259a:	4b17      	ldr	r3, [pc, #92]	; (80025f8 <HAL_RCC_OscConfig+0x274>)
 800259c:	2201      	movs	r2, #1
 800259e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a0:	f7fe fd34 	bl	800100c <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a8:	f7fe fd30 	bl	800100c <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e15a      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ba:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0f0      	beq.n	80025a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025c6:	2001      	movs	r0, #1
 80025c8:	f000 fab2 	bl	8002b30 <RCC_Delay>
 80025cc:	e01c      	b.n	8002608 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025ce:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <HAL_RCC_OscConfig+0x274>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d4:	f7fe fd1a 	bl	800100c <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025da:	e00f      	b.n	80025fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025dc:	f7fe fd16 	bl	800100c <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d908      	bls.n	80025fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e140      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
 80025f4:	42420000 	.word	0x42420000
 80025f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025fc:	4b9e      	ldr	r3, [pc, #632]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1e9      	bne.n	80025dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 80a6 	beq.w	8002762 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002616:	2300      	movs	r3, #0
 8002618:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800261a:	4b97      	ldr	r3, [pc, #604]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10d      	bne.n	8002642 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002626:	4b94      	ldr	r3, [pc, #592]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	4a93      	ldr	r2, [pc, #588]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800262c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002630:	61d3      	str	r3, [r2, #28]
 8002632:	4b91      	ldr	r3, [pc, #580]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800263e:	2301      	movs	r3, #1
 8002640:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002642:	4b8e      	ldr	r3, [pc, #568]	; (800287c <HAL_RCC_OscConfig+0x4f8>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d118      	bne.n	8002680 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800264e:	4b8b      	ldr	r3, [pc, #556]	; (800287c <HAL_RCC_OscConfig+0x4f8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a8a      	ldr	r2, [pc, #552]	; (800287c <HAL_RCC_OscConfig+0x4f8>)
 8002654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265a:	f7fe fcd7 	bl	800100c <HAL_GetTick>
 800265e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002662:	f7fe fcd3 	bl	800100c <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b64      	cmp	r3, #100	; 0x64
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e0fd      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002674:	4b81      	ldr	r3, [pc, #516]	; (800287c <HAL_RCC_OscConfig+0x4f8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800267c:	2b00      	cmp	r3, #0
 800267e:	d0f0      	beq.n	8002662 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d106      	bne.n	8002696 <HAL_RCC_OscConfig+0x312>
 8002688:	4b7b      	ldr	r3, [pc, #492]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	4a7a      	ldr	r2, [pc, #488]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800268e:	f043 0301 	orr.w	r3, r3, #1
 8002692:	6213      	str	r3, [r2, #32]
 8002694:	e02d      	b.n	80026f2 <HAL_RCC_OscConfig+0x36e>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10c      	bne.n	80026b8 <HAL_RCC_OscConfig+0x334>
 800269e:	4b76      	ldr	r3, [pc, #472]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	4a75      	ldr	r2, [pc, #468]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026a4:	f023 0301 	bic.w	r3, r3, #1
 80026a8:	6213      	str	r3, [r2, #32]
 80026aa:	4b73      	ldr	r3, [pc, #460]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	4a72      	ldr	r2, [pc, #456]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026b0:	f023 0304 	bic.w	r3, r3, #4
 80026b4:	6213      	str	r3, [r2, #32]
 80026b6:	e01c      	b.n	80026f2 <HAL_RCC_OscConfig+0x36e>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	2b05      	cmp	r3, #5
 80026be:	d10c      	bne.n	80026da <HAL_RCC_OscConfig+0x356>
 80026c0:	4b6d      	ldr	r3, [pc, #436]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	4a6c      	ldr	r2, [pc, #432]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026c6:	f043 0304 	orr.w	r3, r3, #4
 80026ca:	6213      	str	r3, [r2, #32]
 80026cc:	4b6a      	ldr	r3, [pc, #424]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4a69      	ldr	r2, [pc, #420]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6213      	str	r3, [r2, #32]
 80026d8:	e00b      	b.n	80026f2 <HAL_RCC_OscConfig+0x36e>
 80026da:	4b67      	ldr	r3, [pc, #412]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026dc:	6a1b      	ldr	r3, [r3, #32]
 80026de:	4a66      	ldr	r2, [pc, #408]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026e0:	f023 0301 	bic.w	r3, r3, #1
 80026e4:	6213      	str	r3, [r2, #32]
 80026e6:	4b64      	ldr	r3, [pc, #400]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026e8:	6a1b      	ldr	r3, [r3, #32]
 80026ea:	4a63      	ldr	r2, [pc, #396]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80026ec:	f023 0304 	bic.w	r3, r3, #4
 80026f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d015      	beq.n	8002726 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fa:	f7fe fc87 	bl	800100c <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002700:	e00a      	b.n	8002718 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002702:	f7fe fc83 	bl	800100c <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002710:	4293      	cmp	r3, r2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e0ab      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002718:	4b57      	ldr	r3, [pc, #348]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0ee      	beq.n	8002702 <HAL_RCC_OscConfig+0x37e>
 8002724:	e014      	b.n	8002750 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002726:	f7fe fc71 	bl	800100c <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800272c:	e00a      	b.n	8002744 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800272e:	f7fe fc6d 	bl	800100c <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	f241 3288 	movw	r2, #5000	; 0x1388
 800273c:	4293      	cmp	r3, r2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e095      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002744:	4b4c      	ldr	r3, [pc, #304]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1ee      	bne.n	800272e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002750:	7dfb      	ldrb	r3, [r7, #23]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d105      	bne.n	8002762 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002756:	4b48      	ldr	r3, [pc, #288]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	4a47      	ldr	r2, [pc, #284]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800275c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002760:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	2b00      	cmp	r3, #0
 8002768:	f000 8081 	beq.w	800286e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800276c:	4b42      	ldr	r3, [pc, #264]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 030c 	and.w	r3, r3, #12
 8002774:	2b08      	cmp	r3, #8
 8002776:	d061      	beq.n	800283c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	2b02      	cmp	r3, #2
 800277e:	d146      	bne.n	800280e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002780:	4b3f      	ldr	r3, [pc, #252]	; (8002880 <HAL_RCC_OscConfig+0x4fc>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002786:	f7fe fc41 	bl	800100c <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe fc3d 	bl	800100c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e067      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a0:	4b35      	ldr	r3, [pc, #212]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f0      	bne.n	800278e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027b4:	d108      	bne.n	80027c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027b6:	4b30      	ldr	r3, [pc, #192]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	492d      	ldr	r1, [pc, #180]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027c8:	4b2b      	ldr	r3, [pc, #172]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a19      	ldr	r1, [r3, #32]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d8:	430b      	orrs	r3, r1
 80027da:	4927      	ldr	r1, [pc, #156]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e0:	4b27      	ldr	r3, [pc, #156]	; (8002880 <HAL_RCC_OscConfig+0x4fc>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e6:	f7fe fc11 	bl	800100c <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ee:	f7fe fc0d 	bl	800100c <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e037      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002800:	4b1d      	ldr	r3, [pc, #116]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f0      	beq.n	80027ee <HAL_RCC_OscConfig+0x46a>
 800280c:	e02f      	b.n	800286e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280e:	4b1c      	ldr	r3, [pc, #112]	; (8002880 <HAL_RCC_OscConfig+0x4fc>)
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002814:	f7fe fbfa 	bl	800100c <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281c:	f7fe fbf6 	bl	800100c <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e020      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282e:	4b12      	ldr	r3, [pc, #72]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x498>
 800283a:	e018      	b.n	800286e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e013      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002848:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HAL_RCC_OscConfig+0x4f4>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	429a      	cmp	r2, r3
 800285a:	d106      	bne.n	800286a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002866:	429a      	cmp	r2, r3
 8002868:	d001      	beq.n	800286e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3718      	adds	r7, #24
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40021000 	.word	0x40021000
 800287c:	40007000 	.word	0x40007000
 8002880:	42420060 	.word	0x42420060

08002884 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e0d0      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002898:	4b6a      	ldr	r3, [pc, #424]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d910      	bls.n	80028c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b67      	ldr	r3, [pc, #412]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f023 0207 	bic.w	r2, r3, #7
 80028ae:	4965      	ldr	r1, [pc, #404]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b63      	ldr	r3, [pc, #396]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0b8      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d020      	beq.n	8002916 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e0:	4b59      	ldr	r3, [pc, #356]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	4a58      	ldr	r2, [pc, #352]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0308 	and.w	r3, r3, #8
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028f8:	4b53      	ldr	r3, [pc, #332]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4a52      	ldr	r2, [pc, #328]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 80028fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002902:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002904:	4b50      	ldr	r3, [pc, #320]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	494d      	ldr	r1, [pc, #308]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002912:	4313      	orrs	r3, r2
 8002914:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d040      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d107      	bne.n	800293a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292a:	4b47      	ldr	r3, [pc, #284]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d115      	bne.n	8002962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e07f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d107      	bne.n	8002952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002942:	4b41      	ldr	r3, [pc, #260]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e073      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002952:	4b3d      	ldr	r3, [pc, #244]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e06b      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002962:	4b39      	ldr	r3, [pc, #228]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f023 0203 	bic.w	r2, r3, #3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4936      	ldr	r1, [pc, #216]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002974:	f7fe fb4a 	bl	800100c <HAL_GetTick>
 8002978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297a:	e00a      	b.n	8002992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800297c:	f7fe fb46 	bl	800100c <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	f241 3288 	movw	r2, #5000	; 0x1388
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e053      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002992:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 020c 	and.w	r2, r3, #12
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d1eb      	bne.n	800297c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029a4:	4b27      	ldr	r3, [pc, #156]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d210      	bcs.n	80029d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b2:	4b24      	ldr	r3, [pc, #144]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f023 0207 	bic.w	r2, r3, #7
 80029ba:	4922      	ldr	r1, [pc, #136]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	4313      	orrs	r3, r2
 80029c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c2:	4b20      	ldr	r3, [pc, #128]	; (8002a44 <HAL_RCC_ClockConfig+0x1c0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e032      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d008      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e0:	4b19      	ldr	r3, [pc, #100]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4916      	ldr	r1, [pc, #88]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029fe:	4b12      	ldr	r3, [pc, #72]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	490e      	ldr	r1, [pc, #56]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a12:	f000 f821 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 8002a16:	4601      	mov	r1, r0
 8002a18:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	4a0a      	ldr	r2, [pc, #40]	; (8002a4c <HAL_RCC_ClockConfig+0x1c8>)
 8002a24:	5cd3      	ldrb	r3, [r2, r3]
 8002a26:	fa21 f303 	lsr.w	r3, r1, r3
 8002a2a:	4a09      	ldr	r2, [pc, #36]	; (8002a50 <HAL_RCC_ClockConfig+0x1cc>)
 8002a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a2e:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <HAL_RCC_ClockConfig+0x1d0>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe faa8 	bl	8000f88 <HAL_InitTick>

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40022000 	.word	0x40022000
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	08006a9c 	.word	0x08006a9c
 8002a50:	2000000c 	.word	0x2000000c
 8002a54:	20000010 	.word	0x20000010

08002a58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a58:	b490      	push	{r4, r7}
 8002a5a:	b08a      	sub	sp, #40	; 0x28
 8002a5c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002a5e:	4b2a      	ldr	r3, [pc, #168]	; (8002b08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a60:	1d3c      	adds	r4, r7, #4
 8002a62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002a68:	4b28      	ldr	r3, [pc, #160]	; (8002b0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002a6a:	881b      	ldrh	r3, [r3, #0]
 8002a6c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
 8002a72:	2300      	movs	r3, #0
 8002a74:	61bb      	str	r3, [r7, #24]
 8002a76:	2300      	movs	r3, #0
 8002a78:	627b      	str	r3, [r7, #36]	; 0x24
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a82:	4b23      	ldr	r3, [pc, #140]	; (8002b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d002      	beq.n	8002a98 <HAL_RCC_GetSysClockFreq+0x40>
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d003      	beq.n	8002a9e <HAL_RCC_GetSysClockFreq+0x46>
 8002a96:	e02d      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a98:	4b1e      	ldr	r3, [pc, #120]	; (8002b14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a9a:	623b      	str	r3, [r7, #32]
      break;
 8002a9c:	e02d      	b.n	8002afa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	0c9b      	lsrs	r3, r3, #18
 8002aa2:	f003 030f 	and.w	r3, r3, #15
 8002aa6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002aaa:	4413      	add	r3, r2
 8002aac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002ab0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d013      	beq.n	8002ae4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002abc:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	0c5b      	lsrs	r3, r3, #17
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002aca:	4413      	add	r3, r2
 8002acc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ad0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	4a0f      	ldr	r2, [pc, #60]	; (8002b14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ad6:	fb02 f203 	mul.w	r2, r2, r3
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ae2:	e004      	b.n	8002aee <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	4a0c      	ldr	r2, [pc, #48]	; (8002b18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ae8:	fb02 f303 	mul.w	r3, r2, r3
 8002aec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af0:	623b      	str	r3, [r7, #32]
      break;
 8002af2:	e002      	b.n	8002afa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002af4:	4b07      	ldr	r3, [pc, #28]	; (8002b14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002af6:	623b      	str	r3, [r7, #32]
      break;
 8002af8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002afa:	6a3b      	ldr	r3, [r7, #32]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3728      	adds	r7, #40	; 0x28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc90      	pop	{r4, r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	08006a48 	.word	0x08006a48
 8002b0c:	08006a58 	.word	0x08006a58
 8002b10:	40021000 	.word	0x40021000
 8002b14:	007a1200 	.word	0x007a1200
 8002b18:	003d0900 	.word	0x003d0900

08002b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b20:	4b02      	ldr	r3, [pc, #8]	; (8002b2c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b22:	681b      	ldr	r3, [r3, #0]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr
 8002b2c:	2000000c 	.word	0x2000000c

08002b30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b38:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <RCC_Delay+0x34>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	; (8002b68 <RCC_Delay+0x38>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0a5b      	lsrs	r3, r3, #9
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b4c:	bf00      	nop
  }
  while (Delay --);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1e5a      	subs	r2, r3, #1
 8002b52:	60fa      	str	r2, [r7, #12]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1f9      	bne.n	8002b4c <RCC_Delay+0x1c>
}
 8002b58:	bf00      	nop
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	2000000c 	.word	0x2000000c
 8002b68:	10624dd3 	.word	0x10624dd3

08002b6c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d07d      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b8c:	4b4f      	ldr	r3, [pc, #316]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10d      	bne.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b98:	4b4c      	ldr	r3, [pc, #304]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	4a4b      	ldr	r2, [pc, #300]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ba2:	61d3      	str	r3, [r2, #28]
 8002ba4:	4b49      	ldr	r3, [pc, #292]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb4:	4b46      	ldr	r3, [pc, #280]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d118      	bne.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bc0:	4b43      	ldr	r3, [pc, #268]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a42      	ldr	r2, [pc, #264]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fa1e 	bl	800100c <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd2:	e008      	b.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd4:	f7fe fa1a 	bl	800100c <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b64      	cmp	r3, #100	; 0x64
 8002be0:	d901      	bls.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e06d      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be6:	4b3a      	ldr	r3, [pc, #232]	; (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bf2:	4b36      	ldr	r3, [pc, #216]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bfa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d02e      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d027      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c10:	4b2e      	ldr	r3, [pc, #184]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c1a:	4b2e      	ldr	r3, [pc, #184]	; (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c20:	4b2c      	ldr	r3, [pc, #176]	; (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c26:	4a29      	ldr	r2, [pc, #164]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d014      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c36:	f7fe f9e9 	bl	800100c <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c3c:	e00a      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3e:	f7fe f9e5 	bl	800100c <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e036      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c54:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c56:	6a1b      	ldr	r3, [r3, #32]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0ee      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c60:	4b1a      	ldr	r3, [pc, #104]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c62:	6a1b      	ldr	r3, [r3, #32]
 8002c64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	4917      	ldr	r1, [pc, #92]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c72:	7dfb      	ldrb	r3, [r7, #23]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d105      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c78:	4b14      	ldr	r3, [pc, #80]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	4a13      	ldr	r2, [pc, #76]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d008      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c90:	4b0e      	ldr	r3, [pc, #56]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	490b      	ldr	r1, [pc, #44]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d008      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002cae:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	4904      	ldr	r1, [pc, #16]	; (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	42420440 	.word	0x42420440

08002cd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e053      	b.n	8002d92 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d106      	bne.n	8002d0a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7fe f851 	bl	8000dac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d20:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	431a      	orrs	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	431a      	orrs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	431a      	orrs	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	ea42 0103 	orr.w	r1, r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	0c1a      	lsrs	r2, r3, #16
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f002 0204 	and.w	r2, r2, #4
 8002d70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	69da      	ldr	r2, [r3, #28]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b088      	sub	sp, #32
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	603b      	str	r3, [r7, #0]
 8002da6:	4613      	mov	r3, r2
 8002da8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_SPI_Transmit+0x22>
 8002db8:	2302      	movs	r3, #2
 8002dba:	e11e      	b.n	8002ffa <HAL_SPI_Transmit+0x260>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002dc4:	f7fe f922 	bl	800100c <HAL_GetTick>
 8002dc8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002dca:	88fb      	ldrh	r3, [r7, #6]
 8002dcc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d002      	beq.n	8002de0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
 8002ddc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002dde:	e103      	b.n	8002fe8 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_SPI_Transmit+0x52>
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002df0:	e0fa      	b.n	8002fe8 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2203      	movs	r2, #3
 8002df6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	68ba      	ldr	r2, [r7, #8]
 8002e04:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	88fa      	ldrh	r2, [r7, #6]
 8002e0a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	88fa      	ldrh	r2, [r7, #6]
 8002e10:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e38:	d107      	bne.n	8002e4a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e54:	2b40      	cmp	r3, #64	; 0x40
 8002e56:	d007      	beq.n	8002e68 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e70:	d14b      	bne.n	8002f0a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d002      	beq.n	8002e80 <HAL_SPI_Transmit+0xe6>
 8002e7a:	8afb      	ldrh	r3, [r7, #22]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d13e      	bne.n	8002efe <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e84:	881a      	ldrh	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e90:	1c9a      	adds	r2, r3, #2
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ea4:	e02b      	b.n	8002efe <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d112      	bne.n	8002eda <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb8:	881a      	ldrh	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec4:	1c9a      	adds	r2, r3, #2
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ed8:	e011      	b.n	8002efe <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eda:	f7fe f897 	bl	800100c <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d803      	bhi.n	8002ef2 <HAL_SPI_Transmit+0x158>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef0:	d102      	bne.n	8002ef8 <HAL_SPI_Transmit+0x15e>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d102      	bne.n	8002efe <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002efc:	e074      	b.n	8002fe8 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1ce      	bne.n	8002ea6 <HAL_SPI_Transmit+0x10c>
 8002f08:	e04c      	b.n	8002fa4 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d002      	beq.n	8002f18 <HAL_SPI_Transmit+0x17e>
 8002f12:	8afb      	ldrh	r3, [r7, #22]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d140      	bne.n	8002f9a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	330c      	adds	r3, #12
 8002f22:	7812      	ldrb	r2, [r2, #0]
 8002f24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	3b01      	subs	r3, #1
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f3e:	e02c      	b.n	8002f9a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d113      	bne.n	8002f76 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	330c      	adds	r3, #12
 8002f58:	7812      	ldrb	r2, [r2, #0]
 8002f5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f74:	e011      	b.n	8002f9a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f76:	f7fe f849 	bl	800100c <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d803      	bhi.n	8002f8e <HAL_SPI_Transmit+0x1f4>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d102      	bne.n	8002f94 <HAL_SPI_Transmit+0x1fa>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d102      	bne.n	8002f9a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f98:	e026      	b.n	8002fe8 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1cd      	bne.n	8002f40 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	6839      	ldr	r1, [r7, #0]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 fb91 	bl	80036d0 <SPI_EndRxTxTransaction>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d002      	beq.n	8002fba <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10a      	bne.n	8002fd8 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d002      	beq.n	8002fe6 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	77fb      	strb	r3, [r7, #31]
 8002fe4:	e000      	b.n	8002fe8 <HAL_SPI_Transmit+0x24e>
  }

error:
 8002fe6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002ff8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3720      	adds	r7, #32
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b088      	sub	sp, #32
 8003006:	af02      	add	r7, sp, #8
 8003008:	60f8      	str	r0, [r7, #12]
 800300a:	60b9      	str	r1, [r7, #8]
 800300c:	603b      	str	r3, [r7, #0]
 800300e:	4613      	mov	r3, r2
 8003010:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800301e:	d112      	bne.n	8003046 <HAL_SPI_Receive+0x44>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10e      	bne.n	8003046 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2204      	movs	r2, #4
 800302c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003030:	88fa      	ldrh	r2, [r7, #6]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	4613      	mov	r3, r2
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	68b9      	ldr	r1, [r7, #8]
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 f8e9 	bl	8003214 <HAL_SPI_TransmitReceive>
 8003042:	4603      	mov	r3, r0
 8003044:	e0e2      	b.n	800320c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_SPI_Receive+0x52>
 8003050:	2302      	movs	r3, #2
 8003052:	e0db      	b.n	800320c <HAL_SPI_Receive+0x20a>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800305c:	f7fd ffd6 	bl	800100c <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b01      	cmp	r3, #1
 800306c:	d002      	beq.n	8003074 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800306e:	2302      	movs	r3, #2
 8003070:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003072:	e0c2      	b.n	80031fa <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <HAL_SPI_Receive+0x7e>
 800307a:	88fb      	ldrh	r3, [r7, #6]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003084:	e0b9      	b.n	80031fa <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2204      	movs	r2, #4
 800308a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	88fa      	ldrh	r2, [r7, #6]
 800309e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	88fa      	ldrh	r2, [r7, #6]
 80030a4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030cc:	d107      	bne.n	80030de <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80030dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030e8:	2b40      	cmp	r3, #64	; 0x40
 80030ea:	d007      	beq.n	80030fc <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d162      	bne.n	80031ca <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003104:	e02e      	b.n	8003164 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b01      	cmp	r3, #1
 8003112:	d115      	bne.n	8003140 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f103 020c 	add.w	r2, r3, #12
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003120:	7812      	ldrb	r2, [r2, #0]
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800313e:	e011      	b.n	8003164 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003140:	f7fd ff64 	bl	800100c <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	d803      	bhi.n	8003158 <HAL_SPI_Receive+0x156>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003156:	d102      	bne.n	800315e <HAL_SPI_Receive+0x15c>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003162:	e04a      	b.n	80031fa <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1cb      	bne.n	8003106 <HAL_SPI_Receive+0x104>
 800316e:	e031      	b.n	80031d4 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b01      	cmp	r3, #1
 800317c:	d113      	bne.n	80031a6 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68da      	ldr	r2, [r3, #12]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003188:	b292      	uxth	r2, r2
 800318a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003190:	1c9a      	adds	r2, r3, #2
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800319a:	b29b      	uxth	r3, r3
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031a4:	e011      	b.n	80031ca <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80031a6:	f7fd ff31 	bl	800100c <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d803      	bhi.n	80031be <HAL_SPI_Receive+0x1bc>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031bc:	d102      	bne.n	80031c4 <HAL_SPI_Receive+0x1c2>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d102      	bne.n	80031ca <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80031c8:	e017      	b.n	80031fa <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1cd      	bne.n	8003170 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	6839      	ldr	r1, [r7, #0]
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 fa27 	bl	800362c <SPI_EndRxTransaction>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2220      	movs	r2, #32
 80031e8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	75fb      	strb	r3, [r7, #23]
 80031f6:	e000      	b.n	80031fa <HAL_SPI_Receive+0x1f8>
  }

error :
 80031f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800320a:	7dfb      	ldrb	r3, [r7, #23]
}
 800320c:	4618      	mov	r0, r3
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b08c      	sub	sp, #48	; 0x30
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
 8003220:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003222:	2301      	movs	r3, #1
 8003224:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003232:	2b01      	cmp	r3, #1
 8003234:	d101      	bne.n	800323a <HAL_SPI_TransmitReceive+0x26>
 8003236:	2302      	movs	r3, #2
 8003238:	e18a      	b.n	8003550 <HAL_SPI_TransmitReceive+0x33c>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003242:	f7fd fee3 	bl	800100c <HAL_GetTick>
 8003246:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800324e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003258:	887b      	ldrh	r3, [r7, #2]
 800325a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800325c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003260:	2b01      	cmp	r3, #1
 8003262:	d00f      	beq.n	8003284 <HAL_SPI_TransmitReceive+0x70>
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800326a:	d107      	bne.n	800327c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d103      	bne.n	800327c <HAL_SPI_TransmitReceive+0x68>
 8003274:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003278:	2b04      	cmp	r3, #4
 800327a:	d003      	beq.n	8003284 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800327c:	2302      	movs	r3, #2
 800327e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003282:	e15b      	b.n	800353c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_SPI_TransmitReceive+0x82>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d002      	beq.n	8003296 <HAL_SPI_TransmitReceive+0x82>
 8003290:	887b      	ldrh	r3, [r7, #2]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d103      	bne.n	800329e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800329c:	e14e      	b.n	800353c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d003      	beq.n	80032b2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2205      	movs	r2, #5
 80032ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	887a      	ldrh	r2, [r7, #2]
 80032c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	887a      	ldrh	r2, [r7, #2]
 80032c8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	887a      	ldrh	r2, [r7, #2]
 80032d4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	887a      	ldrh	r2, [r7, #2]
 80032da:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f2:	2b40      	cmp	r3, #64	; 0x40
 80032f4:	d007      	beq.n	8003306 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003304:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800330e:	d178      	bne.n	8003402 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <HAL_SPI_TransmitReceive+0x10a>
 8003318:	8b7b      	ldrh	r3, [r7, #26]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d166      	bne.n	80033ec <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	881a      	ldrh	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	1c9a      	adds	r2, r3, #2
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003338:	b29b      	uxth	r3, r3
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003342:	e053      	b.n	80033ec <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b02      	cmp	r3, #2
 8003350:	d11b      	bne.n	800338a <HAL_SPI_TransmitReceive+0x176>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003356:	b29b      	uxth	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	d016      	beq.n	800338a <HAL_SPI_TransmitReceive+0x176>
 800335c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335e:	2b01      	cmp	r3, #1
 8003360:	d113      	bne.n	800338a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003366:	881a      	ldrh	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003372:	1c9a      	adds	r2, r3, #2
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800337c:	b29b      	uxth	r3, r3
 800337e:	3b01      	subs	r3, #1
 8003380:	b29a      	uxth	r2, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003386:	2300      	movs	r3, #0
 8003388:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	d119      	bne.n	80033cc <HAL_SPI_TransmitReceive+0x1b8>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d014      	beq.n	80033cc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ac:	b292      	uxth	r2, r2
 80033ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b4:	1c9a      	adds	r2, r3, #2
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033c8:	2301      	movs	r3, #1
 80033ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033cc:	f7fd fe1e 	bl	800100c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80033d8:	429a      	cmp	r2, r3
 80033da:	d807      	bhi.n	80033ec <HAL_SPI_TransmitReceive+0x1d8>
 80033dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e2:	d003      	beq.n	80033ec <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80033ea:	e0a7      	b.n	800353c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1a6      	bne.n	8003344 <HAL_SPI_TransmitReceive+0x130>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1a1      	bne.n	8003344 <HAL_SPI_TransmitReceive+0x130>
 8003400:	e07c      	b.n	80034fc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_SPI_TransmitReceive+0x1fc>
 800340a:	8b7b      	ldrh	r3, [r7, #26]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d16b      	bne.n	80034e8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	330c      	adds	r3, #12
 800341a:	7812      	ldrb	r2, [r2, #0]
 800341c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003422:	1c5a      	adds	r2, r3, #1
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800342c:	b29b      	uxth	r3, r3
 800342e:	3b01      	subs	r3, #1
 8003430:	b29a      	uxth	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003436:	e057      	b.n	80034e8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b02      	cmp	r3, #2
 8003444:	d11c      	bne.n	8003480 <HAL_SPI_TransmitReceive+0x26c>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800344a:	b29b      	uxth	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d017      	beq.n	8003480 <HAL_SPI_TransmitReceive+0x26c>
 8003450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003452:	2b01      	cmp	r3, #1
 8003454:	d114      	bne.n	8003480 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	330c      	adds	r3, #12
 8003460:	7812      	ldrb	r2, [r2, #0]
 8003462:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003472:	b29b      	uxth	r3, r3
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b01      	cmp	r3, #1
 800348c:	d119      	bne.n	80034c2 <HAL_SPI_TransmitReceive+0x2ae>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d014      	beq.n	80034c2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a2:	b2d2      	uxtb	r2, r2
 80034a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034aa:	1c5a      	adds	r2, r3, #1
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	3b01      	subs	r3, #1
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034be:	2301      	movs	r3, #1
 80034c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80034c2:	f7fd fda3 	bl	800100c <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d803      	bhi.n	80034da <HAL_SPI_TransmitReceive+0x2c6>
 80034d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d8:	d102      	bne.n	80034e0 <HAL_SPI_TransmitReceive+0x2cc>
 80034da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d103      	bne.n	80034e8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80034e6:	e029      	b.n	800353c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1a2      	bne.n	8003438 <HAL_SPI_TransmitReceive+0x224>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d19d      	bne.n	8003438 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 f8e5 	bl	80036d0 <SPI_EndRxTxTransaction>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d006      	beq.n	800351a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003518:	e010      	b.n	800353c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10b      	bne.n	800353a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	e000      	b.n	800353c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800353a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800354c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003550:	4618      	mov	r0, r3
 8003552:	3730      	adds	r7, #48	; 0x30
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	603b      	str	r3, [r7, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003568:	e04c      	b.n	8003604 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003570:	d048      	beq.n	8003604 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003572:	f7fd fd4b 	bl	800100c <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d902      	bls.n	8003588 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d13d      	bne.n	8003604 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003596:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035a0:	d111      	bne.n	80035c6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035aa:	d004      	beq.n	80035b6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035b4:	d107      	bne.n	80035c6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ce:	d10f      	bne.n	80035f0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e00f      	b.n	8003624 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	4013      	ands	r3, r2
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	429a      	cmp	r2, r3
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	429a      	cmp	r2, r3
 8003620:	d1a3      	bne.n	800356a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af02      	add	r7, sp, #8
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003640:	d111      	bne.n	8003666 <SPI_EndRxTransaction+0x3a>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800364a:	d004      	beq.n	8003656 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003654:	d107      	bne.n	8003666 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003664:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800366e:	d117      	bne.n	80036a0 <SPI_EndRxTransaction+0x74>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003678:	d112      	bne.n	80036a0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2200      	movs	r2, #0
 8003682:	2101      	movs	r1, #1
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f7ff ff67 	bl	8003558 <SPI_WaitFlagStateUntilTimeout>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d01a      	beq.n	80036c6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003694:	f043 0220 	orr.w	r2, r3, #32
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e013      	b.n	80036c8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2200      	movs	r2, #0
 80036a8:	2180      	movs	r1, #128	; 0x80
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f7ff ff54 	bl	8003558 <SPI_WaitFlagStateUntilTimeout>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ba:	f043 0220 	orr.w	r2, r3, #32
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e000      	b.n	80036c8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af02      	add	r7, sp, #8
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	60b9      	str	r1, [r7, #8]
 80036da:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2200      	movs	r2, #0
 80036e4:	2180      	movs	r1, #128	; 0x80
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f7ff ff36 	bl	8003558 <SPI_WaitFlagStateUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d007      	beq.n	8003702 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f6:	f043 0220 	orr.w	r2, r3, #32
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e000      	b.n	8003704 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800370c:	b084      	sub	sp, #16
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
 8003716:	f107 0014 	add.w	r0, r7, #20
 800371a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	bc80      	pop	{r7}
 8003728:	b004      	add	sp, #16
 800372a:	4770      	bx	lr

0800372c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003734:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003738:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003740:	b29a      	uxth	r2, r3
 8003742:	89fb      	ldrh	r3, [r7, #14]
 8003744:	4313      	orrs	r3, r2
 8003746:	b29a      	uxth	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	bc80      	pop	{r7}
 8003758:	4770      	bx	lr

0800375a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800375a:	b480      	push	{r7}
 800375c:	b085      	sub	sp, #20
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003762:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003766:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800376e:	b29b      	uxth	r3, r3
 8003770:	b21a      	sxth	r2, r3
 8003772:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003776:	43db      	mvns	r3, r3
 8003778:	b21b      	sxth	r3, r3
 800377a:	4013      	ands	r3, r2
 800377c:	b21b      	sxth	r3, r3
 800377e:	b29a      	uxth	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	bc80      	pop	{r7}
 8003790:	4770      	bx	lr

08003792 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003792:	b480      	push	{r7}
 8003794:	b083      	sub	sp, #12
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
 800379a:	460b      	mov	r3, r1
 800379c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr

080037aa <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80037aa:	b084      	sub	sp, #16
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	f107 0014 	add.w	r0, r7, #20
 80037b8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f7ff ffa5 	bl	800372c <USB_EnableGlobalInt>

  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80037ee:	b004      	add	sp, #16
 80037f0:	4770      	bx	lr
	...

080037f4 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80037f4:	b490      	push	{r4, r7}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80037fe:	2300      	movs	r3, #0
 8003800:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	b29b      	uxth	r3, r3
 8003810:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003818:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	78db      	ldrb	r3, [r3, #3]
 800381e:	2b03      	cmp	r3, #3
 8003820:	d819      	bhi.n	8003856 <USB_ActivateEndpoint+0x62>
 8003822:	a201      	add	r2, pc, #4	; (adr r2, 8003828 <USB_ActivateEndpoint+0x34>)
 8003824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003828:	08003839 	.word	0x08003839
 800382c:	0800384d 	.word	0x0800384d
 8003830:	0800385d 	.word	0x0800385d
 8003834:	08003843 	.word	0x08003843
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003838:	89bb      	ldrh	r3, [r7, #12]
 800383a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800383e:	81bb      	strh	r3, [r7, #12]
      break;
 8003840:	e00d      	b.n	800385e <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003842:	89bb      	ldrh	r3, [r7, #12]
 8003844:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003848:	81bb      	strh	r3, [r7, #12]
      break;
 800384a:	e008      	b.n	800385e <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800384c:	89bb      	ldrh	r3, [r7, #12]
 800384e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003852:	81bb      	strh	r3, [r7, #12]
      break;
 8003854:	e003      	b.n	800385e <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
      break;
 800385a:	e000      	b.n	800385e <USB_ActivateEndpoint+0x6a>
      break;
 800385c:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	441a      	add	r2, r3
 8003868:	89bb      	ldrh	r3, [r7, #12]
 800386a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800386e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003872:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800387a:	b29b      	uxth	r3, r3
 800387c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003894:	b29a      	uxth	r2, r3
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	b29b      	uxth	r3, r3
 800389c:	4313      	orrs	r3, r2
 800389e:	b29c      	uxth	r4, r3
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	441a      	add	r2, r3
 80038aa:	4b8a      	ldr	r3, [pc, #552]	; (8003ad4 <USB_ActivateEndpoint+0x2e0>)
 80038ac:	4323      	orrs	r3, r4
 80038ae:	b29b      	uxth	r3, r3
 80038b0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	7b1b      	ldrb	r3, [r3, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f040 8112 	bne.w	8003ae0 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	785b      	ldrb	r3, [r3, #1]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d067      	beq.n	8003994 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80038c4:	687c      	ldr	r4, [r7, #4]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	441c      	add	r4, r3
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	4423      	add	r3, r4
 80038d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038dc:	461c      	mov	r4, r3
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	88db      	ldrh	r3, [r3, #6]
 80038e2:	085b      	lsrs	r3, r3, #1
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	b29c      	uxth	r4, r3
 80038fa:	4623      	mov	r3, r4
 80038fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003900:	2b00      	cmp	r3, #0
 8003902:	d014      	beq.n	800392e <USB_ActivateEndpoint+0x13a>
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	b29b      	uxth	r3, r3
 8003912:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800391a:	b29c      	uxth	r4, r3
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	441a      	add	r2, r3
 8003926:	4b6c      	ldr	r3, [pc, #432]	; (8003ad8 <USB_ActivateEndpoint+0x2e4>)
 8003928:	4323      	orrs	r3, r4
 800392a:	b29b      	uxth	r3, r3
 800392c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	78db      	ldrb	r3, [r3, #3]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d018      	beq.n	8003968 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4413      	add	r3, r2
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	b29b      	uxth	r3, r3
 8003944:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003948:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800394c:	b29c      	uxth	r4, r3
 800394e:	f084 0320 	eor.w	r3, r4, #32
 8003952:	b29c      	uxth	r4, r3
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	441a      	add	r2, r3
 800395e:	4b5d      	ldr	r3, [pc, #372]	; (8003ad4 <USB_ActivateEndpoint+0x2e0>)
 8003960:	4323      	orrs	r3, r4
 8003962:	b29b      	uxth	r3, r3
 8003964:	8013      	strh	r3, [r2, #0]
 8003966:	e22b      	b.n	8003dc0 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	4413      	add	r3, r2
 8003972:	881b      	ldrh	r3, [r3, #0]
 8003974:	b29b      	uxth	r3, r3
 8003976:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800397a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800397e:	b29c      	uxth	r4, r3
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	441a      	add	r2, r3
 800398a:	4b52      	ldr	r3, [pc, #328]	; (8003ad4 <USB_ActivateEndpoint+0x2e0>)
 800398c:	4323      	orrs	r3, r4
 800398e:	b29b      	uxth	r3, r3
 8003990:	8013      	strh	r3, [r2, #0]
 8003992:	e215      	b.n	8003dc0 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003994:	687c      	ldr	r4, [r7, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800399c:	b29b      	uxth	r3, r3
 800399e:	441c      	add	r4, r3
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	4423      	add	r3, r4
 80039a8:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80039ac:	461c      	mov	r4, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	88db      	ldrh	r3, [r3, #6]
 80039b2:	085b      	lsrs	r3, r3, #1
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80039bc:	687c      	ldr	r4, [r7, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	441c      	add	r4, r3
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	4423      	add	r3, r4
 80039d0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80039d4:	461c      	mov	r4, r3
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	691b      	ldr	r3, [r3, #16]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10e      	bne.n	80039fc <USB_ActivateEndpoint+0x208>
 80039de:	8823      	ldrh	r3, [r4, #0]
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	8023      	strh	r3, [r4, #0]
 80039ea:	8823      	ldrh	r3, [r4, #0]
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	8023      	strh	r3, [r4, #0]
 80039fa:	e02d      	b.n	8003a58 <USB_ActivateEndpoint+0x264>
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	2b3e      	cmp	r3, #62	; 0x3e
 8003a02:	d812      	bhi.n	8003a2a <USB_ActivateEndpoint+0x236>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	085b      	lsrs	r3, r3, #1
 8003a0a:	60bb      	str	r3, [r7, #8]
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <USB_ActivateEndpoint+0x22a>
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	029b      	lsls	r3, r3, #10
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	8023      	strh	r3, [r4, #0]
 8003a28:	e016      	b.n	8003a58 <USB_ActivateEndpoint+0x264>
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	60bb      	str	r3, [r7, #8]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	f003 031f 	and.w	r3, r3, #31
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d102      	bne.n	8003a44 <USB_ActivateEndpoint+0x250>
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	3b01      	subs	r3, #1
 8003a42:	60bb      	str	r3, [r7, #8]
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	029b      	lsls	r3, r3, #10
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	881b      	ldrh	r3, [r3, #0]
 8003a64:	b29c      	uxth	r4, r3
 8003a66:	4623      	mov	r3, r4
 8003a68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d014      	beq.n	8003a9a <USB_ActivateEndpoint+0x2a6>
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	881b      	ldrh	r3, [r3, #0]
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a86:	b29c      	uxth	r4, r3
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	441a      	add	r2, r3
 8003a92:	4b12      	ldr	r3, [pc, #72]	; (8003adc <USB_ActivateEndpoint+0x2e8>)
 8003a94:	4323      	orrs	r3, r4
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4413      	add	r3, r2
 8003aa4:	881b      	ldrh	r3, [r3, #0]
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ab0:	b29c      	uxth	r4, r3
 8003ab2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003ab6:	b29c      	uxth	r4, r3
 8003ab8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003abc:	b29c      	uxth	r4, r3
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	441a      	add	r2, r3
 8003ac8:	4b02      	ldr	r3, [pc, #8]	; (8003ad4 <USB_ActivateEndpoint+0x2e0>)
 8003aca:	4323      	orrs	r3, r4
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	8013      	strh	r3, [r2, #0]
 8003ad0:	e176      	b.n	8003dc0 <USB_ActivateEndpoint+0x5cc>
 8003ad2:	bf00      	nop
 8003ad4:	ffff8080 	.word	0xffff8080
 8003ad8:	ffff80c0 	.word	0xffff80c0
 8003adc:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	4413      	add	r3, r2
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003af6:	b29c      	uxth	r4, r3
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	441a      	add	r2, r3
 8003b02:	4b96      	ldr	r3, [pc, #600]	; (8003d5c <USB_ActivateEndpoint+0x568>)
 8003b04:	4323      	orrs	r3, r4
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003b0a:	687c      	ldr	r4, [r7, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	441c      	add	r4, r3
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	4423      	add	r3, r4
 8003b1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b22:	461c      	mov	r4, r3
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	891b      	ldrh	r3, [r3, #8]
 8003b28:	085b      	lsrs	r3, r3, #1
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	8023      	strh	r3, [r4, #0]
 8003b32:	687c      	ldr	r4, [r7, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	441c      	add	r4, r3
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	4423      	add	r3, r4
 8003b46:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8003b4a:	461c      	mov	r4, r3
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	895b      	ldrh	r3, [r3, #10]
 8003b50:	085b      	lsrs	r3, r3, #1
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	785b      	ldrb	r3, [r3, #1]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f040 8088 	bne.w	8003c74 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	b29c      	uxth	r4, r3
 8003b72:	4623      	mov	r3, r4
 8003b74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d014      	beq.n	8003ba6 <USB_ActivateEndpoint+0x3b2>
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	881b      	ldrh	r3, [r3, #0]
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b92:	b29c      	uxth	r4, r3
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	441a      	add	r2, r3
 8003b9e:	4b70      	ldr	r3, [pc, #448]	; (8003d60 <USB_ActivateEndpoint+0x56c>)
 8003ba0:	4323      	orrs	r3, r4
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	881b      	ldrh	r3, [r3, #0]
 8003bb2:	b29c      	uxth	r4, r3
 8003bb4:	4623      	mov	r3, r4
 8003bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d014      	beq.n	8003be8 <USB_ActivateEndpoint+0x3f4>
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd4:	b29c      	uxth	r4, r3
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	441a      	add	r2, r3
 8003be0:	4b60      	ldr	r3, [pc, #384]	; (8003d64 <USB_ActivateEndpoint+0x570>)
 8003be2:	4323      	orrs	r3, r4
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	881b      	ldrh	r3, [r3, #0]
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bfe:	b29c      	uxth	r4, r3
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	441a      	add	r2, r3
 8003c0a:	4b56      	ldr	r3, [pc, #344]	; (8003d64 <USB_ActivateEndpoint+0x570>)
 8003c0c:	4323      	orrs	r3, r4
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4413      	add	r3, r2
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c28:	b29c      	uxth	r4, r3
 8003c2a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8003c2e:	b29c      	uxth	r4, r3
 8003c30:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8003c34:	b29c      	uxth	r4, r3
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	441a      	add	r2, r3
 8003c40:	4b49      	ldr	r3, [pc, #292]	; (8003d68 <USB_ActivateEndpoint+0x574>)
 8003c42:	4323      	orrs	r3, r4
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	881b      	ldrh	r3, [r3, #0]
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c5e:	b29c      	uxth	r4, r3
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	441a      	add	r2, r3
 8003c6a:	4b3f      	ldr	r3, [pc, #252]	; (8003d68 <USB_ActivateEndpoint+0x574>)
 8003c6c:	4323      	orrs	r3, r4
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	8013      	strh	r3, [r2, #0]
 8003c72:	e0a5      	b.n	8003dc0 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	4413      	add	r3, r2
 8003c7e:	881b      	ldrh	r3, [r3, #0]
 8003c80:	b29c      	uxth	r4, r3
 8003c82:	4623      	mov	r3, r4
 8003c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d014      	beq.n	8003cb6 <USB_ActivateEndpoint+0x4c2>
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	881b      	ldrh	r3, [r3, #0]
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ca2:	b29c      	uxth	r4, r3
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	441a      	add	r2, r3
 8003cae:	4b2c      	ldr	r3, [pc, #176]	; (8003d60 <USB_ActivateEndpoint+0x56c>)
 8003cb0:	4323      	orrs	r3, r4
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	4413      	add	r3, r2
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	b29c      	uxth	r4, r3
 8003cc4:	4623      	mov	r3, r4
 8003cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d014      	beq.n	8003cf8 <USB_ActivateEndpoint+0x504>
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	881b      	ldrh	r3, [r3, #0]
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ce0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ce4:	b29c      	uxth	r4, r3
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	441a      	add	r2, r3
 8003cf0:	4b1c      	ldr	r3, [pc, #112]	; (8003d64 <USB_ActivateEndpoint+0x570>)
 8003cf2:	4323      	orrs	r3, r4
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4413      	add	r3, r2
 8003d02:	881b      	ldrh	r3, [r3, #0]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d0e:	b29c      	uxth	r4, r3
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	441a      	add	r2, r3
 8003d1a:	4b11      	ldr	r3, [pc, #68]	; (8003d60 <USB_ActivateEndpoint+0x56c>)
 8003d1c:	4323      	orrs	r3, r4
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	78db      	ldrb	r3, [r3, #3]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d020      	beq.n	8003d6c <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d40:	b29c      	uxth	r4, r3
 8003d42:	f084 0320 	eor.w	r3, r4, #32
 8003d46:	b29c      	uxth	r4, r3
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	441a      	add	r2, r3
 8003d52:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <USB_ActivateEndpoint+0x574>)
 8003d54:	4323      	orrs	r3, r4
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	8013      	strh	r3, [r2, #0]
 8003d5a:	e01c      	b.n	8003d96 <USB_ActivateEndpoint+0x5a2>
 8003d5c:	ffff8180 	.word	0xffff8180
 8003d60:	ffffc080 	.word	0xffffc080
 8003d64:	ffff80c0 	.word	0xffff80c0
 8003d68:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	4413      	add	r3, r2
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d82:	b29c      	uxth	r4, r3
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	441a      	add	r2, r3
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	; (8003dcc <USB_ActivateEndpoint+0x5d8>)
 8003d90:	4323      	orrs	r3, r4
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dac:	b29c      	uxth	r4, r3
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	441a      	add	r2, r3
 8003db8:	4b04      	ldr	r3, [pc, #16]	; (8003dcc <USB_ActivateEndpoint+0x5d8>)
 8003dba:	4323      	orrs	r3, r4
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3710      	adds	r7, #16
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc90      	pop	{r4, r7}
 8003dca:	4770      	bx	lr
 8003dcc:	ffff8080 	.word	0xffff8080

08003dd0 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003dd0:	b490      	push	{r4, r7}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	7b1b      	ldrb	r3, [r3, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d171      	bne.n	8003ec6 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	785b      	ldrb	r3, [r3, #1]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d036      	beq.n	8003e58 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	4413      	add	r3, r2
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	b29c      	uxth	r4, r3
 8003df8:	4623      	mov	r3, r4
 8003dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d014      	beq.n	8003e2c <USB_DeactivateEndpoint+0x5c>
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	4413      	add	r3, r2
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e18:	b29c      	uxth	r4, r3
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	441a      	add	r2, r3
 8003e24:	4b6b      	ldr	r3, [pc, #428]	; (8003fd4 <USB_DeactivateEndpoint+0x204>)
 8003e26:	4323      	orrs	r3, r4
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4413      	add	r3, r2
 8003e36:	881b      	ldrh	r3, [r3, #0]
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e42:	b29c      	uxth	r4, r3
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	441a      	add	r2, r3
 8003e4e:	4b62      	ldr	r3, [pc, #392]	; (8003fd8 <USB_DeactivateEndpoint+0x208>)
 8003e50:	4323      	orrs	r3, r4
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	8013      	strh	r3, [r2, #0]
 8003e56:	e144      	b.n	80040e2 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	4413      	add	r3, r2
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	b29c      	uxth	r4, r3
 8003e66:	4623      	mov	r3, r4
 8003e68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d014      	beq.n	8003e9a <USB_DeactivateEndpoint+0xca>
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	881b      	ldrh	r3, [r3, #0]
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e86:	b29c      	uxth	r4, r3
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	441a      	add	r2, r3
 8003e92:	4b52      	ldr	r3, [pc, #328]	; (8003fdc <USB_DeactivateEndpoint+0x20c>)
 8003e94:	4323      	orrs	r3, r4
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eb0:	b29c      	uxth	r4, r3
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	441a      	add	r2, r3
 8003ebc:	4b46      	ldr	r3, [pc, #280]	; (8003fd8 <USB_DeactivateEndpoint+0x208>)
 8003ebe:	4323      	orrs	r3, r4
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	8013      	strh	r3, [r2, #0]
 8003ec4:	e10d      	b.n	80040e2 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	785b      	ldrb	r3, [r3, #1]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f040 8088 	bne.w	8003fe0 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	881b      	ldrh	r3, [r3, #0]
 8003edc:	b29c      	uxth	r4, r3
 8003ede:	4623      	mov	r3, r4
 8003ee0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d014      	beq.n	8003f12 <USB_DeactivateEndpoint+0x142>
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	881b      	ldrh	r3, [r3, #0]
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003efe:	b29c      	uxth	r4, r3
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	441a      	add	r2, r3
 8003f0a:	4b34      	ldr	r3, [pc, #208]	; (8003fdc <USB_DeactivateEndpoint+0x20c>)
 8003f0c:	4323      	orrs	r3, r4
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	881b      	ldrh	r3, [r3, #0]
 8003f1e:	b29c      	uxth	r4, r3
 8003f20:	4623      	mov	r3, r4
 8003f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d014      	beq.n	8003f54 <USB_DeactivateEndpoint+0x184>
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	4413      	add	r3, r2
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f40:	b29c      	uxth	r4, r3
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	441a      	add	r2, r3
 8003f4c:	4b21      	ldr	r3, [pc, #132]	; (8003fd4 <USB_DeactivateEndpoint+0x204>)
 8003f4e:	4323      	orrs	r3, r4
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	881b      	ldrh	r3, [r3, #0]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6a:	b29c      	uxth	r4, r3
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	441a      	add	r2, r3
 8003f76:	4b17      	ldr	r3, [pc, #92]	; (8003fd4 <USB_DeactivateEndpoint+0x204>)
 8003f78:	4323      	orrs	r3, r4
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4413      	add	r3, r2
 8003f88:	881b      	ldrh	r3, [r3, #0]
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f94:	b29c      	uxth	r4, r3
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	441a      	add	r2, r3
 8003fa0:	4b0d      	ldr	r3, [pc, #52]	; (8003fd8 <USB_DeactivateEndpoint+0x208>)
 8003fa2:	4323      	orrs	r3, r4
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	4413      	add	r3, r2
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fbe:	b29c      	uxth	r4, r3
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	441a      	add	r2, r3
 8003fca:	4b03      	ldr	r3, [pc, #12]	; (8003fd8 <USB_DeactivateEndpoint+0x208>)
 8003fcc:	4323      	orrs	r3, r4
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	8013      	strh	r3, [r2, #0]
 8003fd2:	e086      	b.n	80040e2 <USB_DeactivateEndpoint+0x312>
 8003fd4:	ffff80c0 	.word	0xffff80c0
 8003fd8:	ffff8080 	.word	0xffff8080
 8003fdc:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4413      	add	r3, r2
 8003fea:	881b      	ldrh	r3, [r3, #0]
 8003fec:	b29c      	uxth	r4, r3
 8003fee:	4623      	mov	r3, r4
 8003ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d014      	beq.n	8004022 <USB_DeactivateEndpoint+0x252>
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	b29b      	uxth	r3, r3
 8004006:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800400a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800400e:	b29c      	uxth	r4, r3
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	441a      	add	r2, r3
 800401a:	4b35      	ldr	r3, [pc, #212]	; (80040f0 <USB_DeactivateEndpoint+0x320>)
 800401c:	4323      	orrs	r3, r4
 800401e:	b29b      	uxth	r3, r3
 8004020:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4413      	add	r3, r2
 800402c:	881b      	ldrh	r3, [r3, #0]
 800402e:	b29c      	uxth	r4, r3
 8004030:	4623      	mov	r3, r4
 8004032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004036:	2b00      	cmp	r3, #0
 8004038:	d014      	beq.n	8004064 <USB_DeactivateEndpoint+0x294>
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	881b      	ldrh	r3, [r3, #0]
 8004046:	b29b      	uxth	r3, r3
 8004048:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800404c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004050:	b29c      	uxth	r4, r3
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	441a      	add	r2, r3
 800405c:	4b25      	ldr	r3, [pc, #148]	; (80040f4 <USB_DeactivateEndpoint+0x324>)
 800405e:	4323      	orrs	r3, r4
 8004060:	b29b      	uxth	r3, r3
 8004062:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	b29b      	uxth	r3, r3
 8004072:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407a:	b29c      	uxth	r4, r3
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	441a      	add	r2, r3
 8004086:	4b1a      	ldr	r3, [pc, #104]	; (80040f0 <USB_DeactivateEndpoint+0x320>)
 8004088:	4323      	orrs	r3, r4
 800408a:	b29b      	uxth	r3, r3
 800408c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4413      	add	r3, r2
 8004098:	881b      	ldrh	r3, [r3, #0]
 800409a:	b29b      	uxth	r3, r3
 800409c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040a4:	b29c      	uxth	r4, r3
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	441a      	add	r2, r3
 80040b0:	4b11      	ldr	r3, [pc, #68]	; (80040f8 <USB_DeactivateEndpoint+0x328>)
 80040b2:	4323      	orrs	r3, r4
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	4413      	add	r3, r2
 80040c2:	881b      	ldrh	r3, [r3, #0]
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ce:	b29c      	uxth	r4, r3
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	441a      	add	r2, r3
 80040da:	4b07      	ldr	r3, [pc, #28]	; (80040f8 <USB_DeactivateEndpoint+0x328>)
 80040dc:	4323      	orrs	r3, r4
 80040de:	b29b      	uxth	r3, r3
 80040e0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bc90      	pop	{r4, r7}
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	ffffc080 	.word	0xffffc080
 80040f4:	ffff80c0 	.word	0xffff80c0
 80040f8:	ffff8080 	.word	0xffff8080

080040fc <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80040fc:	b590      	push	{r4, r7, lr}
 80040fe:	b08d      	sub	sp, #52	; 0x34
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	785b      	ldrb	r3, [r3, #1]
 800410a:	2b01      	cmp	r3, #1
 800410c:	f040 8160 	bne.w	80043d0 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	699a      	ldr	r2, [r3, #24]
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	429a      	cmp	r2, r3
 800411a:	d909      	bls.n	8004130 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	699a      	ldr	r2, [r3, #24]
 8004126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004128:	1ad2      	subs	r2, r2, r3
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	619a      	str	r2, [r3, #24]
 800412e:	e005      	b.n	800413c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2200      	movs	r2, #0
 800413a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	7b1b      	ldrb	r3, [r3, #12]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d119      	bne.n	8004178 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	6959      	ldr	r1, [r3, #20]
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	88da      	ldrh	r2, [r3, #6]
 800414c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414e:	b29b      	uxth	r3, r3
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 fba2 	bl	800489a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004156:	687c      	ldr	r4, [r7, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800415e:	b29b      	uxth	r3, r3
 8004160:	441c      	add	r4, r3
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	4423      	add	r3, r4
 800416a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800416e:	461c      	mov	r4, r3
 8004170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004172:	b29b      	uxth	r3, r3
 8004174:	8023      	strh	r3, [r4, #0]
 8004176:	e10f      	b.n	8004398 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	881b      	ldrh	r3, [r3, #0]
 8004184:	b29b      	uxth	r3, r3
 8004186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418a:	2b00      	cmp	r3, #0
 800418c:	d065      	beq.n	800425a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800418e:	687c      	ldr	r4, [r7, #4]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	785b      	ldrb	r3, [r3, #1]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d148      	bne.n	800422a <USB_EPStartXfer+0x12e>
 8004198:	687c      	ldr	r4, [r7, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	441c      	add	r4, r3
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	4423      	add	r3, r4
 80041ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80041b0:	461c      	mov	r4, r3
 80041b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10e      	bne.n	80041d6 <USB_EPStartXfer+0xda>
 80041b8:	8823      	ldrh	r3, [r4, #0]
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	8023      	strh	r3, [r4, #0]
 80041c4:	8823      	ldrh	r3, [r4, #0]
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	8023      	strh	r3, [r4, #0]
 80041d4:	e03d      	b.n	8004252 <USB_EPStartXfer+0x156>
 80041d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d8:	2b3e      	cmp	r3, #62	; 0x3e
 80041da:	d810      	bhi.n	80041fe <USB_EPStartXfer+0x102>
 80041dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041de:	085b      	lsrs	r3, r3, #1
 80041e0:	627b      	str	r3, [r7, #36]	; 0x24
 80041e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d002      	beq.n	80041f2 <USB_EPStartXfer+0xf6>
 80041ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ee:	3301      	adds	r3, #1
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
 80041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	029b      	lsls	r3, r3, #10
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	8023      	strh	r3, [r4, #0]
 80041fc:	e029      	b.n	8004252 <USB_EPStartXfer+0x156>
 80041fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004200:	095b      	lsrs	r3, r3, #5
 8004202:	627b      	str	r3, [r7, #36]	; 0x24
 8004204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004206:	f003 031f 	and.w	r3, r3, #31
 800420a:	2b00      	cmp	r3, #0
 800420c:	d102      	bne.n	8004214 <USB_EPStartXfer+0x118>
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	3b01      	subs	r3, #1
 8004212:	627b      	str	r3, [r7, #36]	; 0x24
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	b29b      	uxth	r3, r3
 8004218:	029b      	lsls	r3, r3, #10
 800421a:	b29b      	uxth	r3, r3
 800421c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004224:	b29b      	uxth	r3, r3
 8004226:	8023      	strh	r3, [r4, #0]
 8004228:	e013      	b.n	8004252 <USB_EPStartXfer+0x156>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	785b      	ldrb	r3, [r3, #1]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d10f      	bne.n	8004252 <USB_EPStartXfer+0x156>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004238:	b29b      	uxth	r3, r3
 800423a:	441c      	add	r4, r3
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	011b      	lsls	r3, r3, #4
 8004242:	4423      	add	r3, r4
 8004244:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	895b      	ldrh	r3, [r3, #10]
 8004256:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004258:	e063      	b.n	8004322 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	785b      	ldrb	r3, [r3, #1]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d148      	bne.n	80042f4 <USB_EPStartXfer+0x1f8>
 8004262:	687c      	ldr	r4, [r7, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800426a:	b29b      	uxth	r3, r3
 800426c:	441c      	add	r4, r3
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	011b      	lsls	r3, r3, #4
 8004274:	4423      	add	r3, r4
 8004276:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800427a:	461c      	mov	r4, r3
 800427c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10e      	bne.n	80042a0 <USB_EPStartXfer+0x1a4>
 8004282:	8823      	ldrh	r3, [r4, #0]
 8004284:	b29b      	uxth	r3, r3
 8004286:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800428a:	b29b      	uxth	r3, r3
 800428c:	8023      	strh	r3, [r4, #0]
 800428e:	8823      	ldrh	r3, [r4, #0]
 8004290:	b29b      	uxth	r3, r3
 8004292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800429a:	b29b      	uxth	r3, r3
 800429c:	8023      	strh	r3, [r4, #0]
 800429e:	e03d      	b.n	800431c <USB_EPStartXfer+0x220>
 80042a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a2:	2b3e      	cmp	r3, #62	; 0x3e
 80042a4:	d810      	bhi.n	80042c8 <USB_EPStartXfer+0x1cc>
 80042a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a8:	085b      	lsrs	r3, r3, #1
 80042aa:	623b      	str	r3, [r7, #32]
 80042ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <USB_EPStartXfer+0x1c0>
 80042b6:	6a3b      	ldr	r3, [r7, #32]
 80042b8:	3301      	adds	r3, #1
 80042ba:	623b      	str	r3, [r7, #32]
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	029b      	lsls	r3, r3, #10
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	8023      	strh	r3, [r4, #0]
 80042c6:	e029      	b.n	800431c <USB_EPStartXfer+0x220>
 80042c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	623b      	str	r3, [r7, #32]
 80042ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d0:	f003 031f 	and.w	r3, r3, #31
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d102      	bne.n	80042de <USB_EPStartXfer+0x1e2>
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	3b01      	subs	r3, #1
 80042dc:	623b      	str	r3, [r7, #32]
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	029b      	lsls	r3, r3, #10
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	8023      	strh	r3, [r4, #0]
 80042f2:	e013      	b.n	800431c <USB_EPStartXfer+0x220>
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	785b      	ldrb	r3, [r3, #1]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d10f      	bne.n	800431c <USB_EPStartXfer+0x220>
 80042fc:	687c      	ldr	r4, [r7, #4]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004304:	b29b      	uxth	r3, r3
 8004306:	441c      	add	r4, r3
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	4423      	add	r3, r4
 8004310:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004314:	461c      	mov	r4, r3
 8004316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004318:	b29b      	uxth	r3, r3
 800431a:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	891b      	ldrh	r3, [r3, #8]
 8004320:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	6959      	ldr	r1, [r3, #20]
 8004326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004328:	b29b      	uxth	r3, r3
 800432a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 fab4 	bl	800489a <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d115      	bne.n	8004366 <USB_EPStartXfer+0x26a>
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b29b      	uxth	r3, r3
 8004348:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800434c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004350:	b29c      	uxth	r4, r3
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	441a      	add	r2, r3
 800435c:	4b9a      	ldr	r3, [pc, #616]	; (80045c8 <USB_EPStartXfer+0x4cc>)
 800435e:	4323      	orrs	r3, r4
 8004360:	b29b      	uxth	r3, r3
 8004362:	8013      	strh	r3, [r2, #0]
 8004364:	e018      	b.n	8004398 <USB_EPStartXfer+0x29c>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	785b      	ldrb	r3, [r3, #1]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d114      	bne.n	8004398 <USB_EPStartXfer+0x29c>
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	881b      	ldrh	r3, [r3, #0]
 800437a:	b29b      	uxth	r3, r3
 800437c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004384:	b29c      	uxth	r4, r3
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	441a      	add	r2, r3
 8004390:	4b8e      	ldr	r3, [pc, #568]	; (80045cc <USB_EPStartXfer+0x4d0>)
 8004392:	4323      	orrs	r3, r4
 8004394:	b29b      	uxth	r3, r3
 8004396:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043ae:	b29c      	uxth	r4, r3
 80043b0:	f084 0310 	eor.w	r3, r4, #16
 80043b4:	b29c      	uxth	r4, r3
 80043b6:	f084 0320 	eor.w	r3, r4, #32
 80043ba:	b29c      	uxth	r4, r3
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	441a      	add	r2, r3
 80043c6:	4b82      	ldr	r3, [pc, #520]	; (80045d0 <USB_EPStartXfer+0x4d4>)
 80043c8:	4323      	orrs	r3, r4
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	8013      	strh	r3, [r2, #0]
 80043ce:	e146      	b.n	800465e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	699a      	ldr	r2, [r3, #24]
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d909      	bls.n	80043f0 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e8:	1ad2      	subs	r2, r2, r3
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	619a      	str	r2, [r3, #24]
 80043ee:	e005      	b.n	80043fc <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2200      	movs	r2, #0
 80043fa:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	7b1b      	ldrb	r3, [r3, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d148      	bne.n	8004496 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004404:	687c      	ldr	r4, [r7, #4]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800440c:	b29b      	uxth	r3, r3
 800440e:	441c      	add	r4, r3
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	4423      	add	r3, r4
 8004418:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800441c:	461c      	mov	r4, r3
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10e      	bne.n	8004442 <USB_EPStartXfer+0x346>
 8004424:	8823      	ldrh	r3, [r4, #0]
 8004426:	b29b      	uxth	r3, r3
 8004428:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800442c:	b29b      	uxth	r3, r3
 800442e:	8023      	strh	r3, [r4, #0]
 8004430:	8823      	ldrh	r3, [r4, #0]
 8004432:	b29b      	uxth	r3, r3
 8004434:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004438:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800443c:	b29b      	uxth	r3, r3
 800443e:	8023      	strh	r3, [r4, #0]
 8004440:	e0f2      	b.n	8004628 <USB_EPStartXfer+0x52c>
 8004442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004444:	2b3e      	cmp	r3, #62	; 0x3e
 8004446:	d810      	bhi.n	800446a <USB_EPStartXfer+0x36e>
 8004448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444a:	085b      	lsrs	r3, r3, #1
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d002      	beq.n	800445e <USB_EPStartXfer+0x362>
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	3301      	adds	r3, #1
 800445c:	61fb      	str	r3, [r7, #28]
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	b29b      	uxth	r3, r3
 8004462:	029b      	lsls	r3, r3, #10
 8004464:	b29b      	uxth	r3, r3
 8004466:	8023      	strh	r3, [r4, #0]
 8004468:	e0de      	b.n	8004628 <USB_EPStartXfer+0x52c>
 800446a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446c:	095b      	lsrs	r3, r3, #5
 800446e:	61fb      	str	r3, [r7, #28]
 8004470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004472:	f003 031f 	and.w	r3, r3, #31
 8004476:	2b00      	cmp	r3, #0
 8004478:	d102      	bne.n	8004480 <USB_EPStartXfer+0x384>
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	3b01      	subs	r3, #1
 800447e:	61fb      	str	r3, [r7, #28]
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	b29b      	uxth	r3, r3
 8004484:	029b      	lsls	r3, r3, #10
 8004486:	b29b      	uxth	r3, r3
 8004488:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800448c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004490:	b29b      	uxth	r3, r3
 8004492:	8023      	strh	r3, [r4, #0]
 8004494:	e0c8      	b.n	8004628 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	785b      	ldrb	r3, [r3, #1]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d148      	bne.n	8004530 <USB_EPStartXfer+0x434>
 800449e:	687c      	ldr	r4, [r7, #4]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	441c      	add	r4, r3
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	4423      	add	r3, r4
 80044b2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80044b6:	461c      	mov	r4, r3
 80044b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10e      	bne.n	80044dc <USB_EPStartXfer+0x3e0>
 80044be:	8823      	ldrh	r3, [r4, #0]
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	8023      	strh	r3, [r4, #0]
 80044ca:	8823      	ldrh	r3, [r4, #0]
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80044d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	8023      	strh	r3, [r4, #0]
 80044da:	e03d      	b.n	8004558 <USB_EPStartXfer+0x45c>
 80044dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044de:	2b3e      	cmp	r3, #62	; 0x3e
 80044e0:	d810      	bhi.n	8004504 <USB_EPStartXfer+0x408>
 80044e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e4:	085b      	lsrs	r3, r3, #1
 80044e6:	61bb      	str	r3, [r7, #24]
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <USB_EPStartXfer+0x3fc>
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	3301      	adds	r3, #1
 80044f6:	61bb      	str	r3, [r7, #24]
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	029b      	lsls	r3, r3, #10
 80044fe:	b29b      	uxth	r3, r3
 8004500:	8023      	strh	r3, [r4, #0]
 8004502:	e029      	b.n	8004558 <USB_EPStartXfer+0x45c>
 8004504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	61bb      	str	r3, [r7, #24]
 800450a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450c:	f003 031f 	and.w	r3, r3, #31
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <USB_EPStartXfer+0x41e>
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	3b01      	subs	r3, #1
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	b29b      	uxth	r3, r3
 800451e:	029b      	lsls	r3, r3, #10
 8004520:	b29b      	uxth	r3, r3
 8004522:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004526:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800452a:	b29b      	uxth	r3, r3
 800452c:	8023      	strh	r3, [r4, #0]
 800452e:	e013      	b.n	8004558 <USB_EPStartXfer+0x45c>
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	785b      	ldrb	r3, [r3, #1]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d10f      	bne.n	8004558 <USB_EPStartXfer+0x45c>
 8004538:	687c      	ldr	r4, [r7, #4]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004540:	b29b      	uxth	r3, r3
 8004542:	441c      	add	r4, r3
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	4423      	add	r3, r4
 800454c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004550:	461c      	mov	r4, r3
 8004552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004554:	b29b      	uxth	r3, r3
 8004556:	8023      	strh	r3, [r4, #0]
 8004558:	687c      	ldr	r4, [r7, #4]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	785b      	ldrb	r3, [r3, #1]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d14e      	bne.n	8004600 <USB_EPStartXfer+0x504>
 8004562:	687c      	ldr	r4, [r7, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800456a:	b29b      	uxth	r3, r3
 800456c:	441c      	add	r4, r3
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	4423      	add	r3, r4
 8004576:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800457a:	461c      	mov	r4, r3
 800457c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10e      	bne.n	80045a0 <USB_EPStartXfer+0x4a4>
 8004582:	8823      	ldrh	r3, [r4, #0]
 8004584:	b29b      	uxth	r3, r3
 8004586:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800458a:	b29b      	uxth	r3, r3
 800458c:	8023      	strh	r3, [r4, #0]
 800458e:	8823      	ldrh	r3, [r4, #0]
 8004590:	b29b      	uxth	r3, r3
 8004592:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004596:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800459a:	b29b      	uxth	r3, r3
 800459c:	8023      	strh	r3, [r4, #0]
 800459e:	e043      	b.n	8004628 <USB_EPStartXfer+0x52c>
 80045a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a2:	2b3e      	cmp	r3, #62	; 0x3e
 80045a4:	d816      	bhi.n	80045d4 <USB_EPStartXfer+0x4d8>
 80045a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a8:	085b      	lsrs	r3, r3, #1
 80045aa:	617b      	str	r3, [r7, #20]
 80045ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <USB_EPStartXfer+0x4c0>
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	3301      	adds	r3, #1
 80045ba:	617b      	str	r3, [r7, #20]
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	b29b      	uxth	r3, r3
 80045c0:	029b      	lsls	r3, r3, #10
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	8023      	strh	r3, [r4, #0]
 80045c6:	e02f      	b.n	8004628 <USB_EPStartXfer+0x52c>
 80045c8:	ffff80c0 	.word	0xffff80c0
 80045cc:	ffffc080 	.word	0xffffc080
 80045d0:	ffff8080 	.word	0xffff8080
 80045d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d6:	095b      	lsrs	r3, r3, #5
 80045d8:	617b      	str	r3, [r7, #20]
 80045da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045dc:	f003 031f 	and.w	r3, r3, #31
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d102      	bne.n	80045ea <USB_EPStartXfer+0x4ee>
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	3b01      	subs	r3, #1
 80045e8:	617b      	str	r3, [r7, #20]
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	029b      	lsls	r3, r3, #10
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	8023      	strh	r3, [r4, #0]
 80045fe:	e013      	b.n	8004628 <USB_EPStartXfer+0x52c>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	785b      	ldrb	r3, [r3, #1]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d10f      	bne.n	8004628 <USB_EPStartXfer+0x52c>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800460e:	b29b      	uxth	r3, r3
 8004610:	441c      	add	r4, r3
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	4423      	add	r3, r4
 800461a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800461e:	613b      	str	r3, [r7, #16]
 8004620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004622:	b29a      	uxth	r2, r3
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4413      	add	r3, r2
 8004632:	881b      	ldrh	r3, [r3, #0]
 8004634:	b29b      	uxth	r3, r3
 8004636:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800463a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463e:	b29c      	uxth	r4, r3
 8004640:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004644:	b29c      	uxth	r4, r3
 8004646:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800464a:	b29c      	uxth	r4, r3
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	441a      	add	r2, r3
 8004656:	4b04      	ldr	r3, [pc, #16]	; (8004668 <USB_EPStartXfer+0x56c>)
 8004658:	4323      	orrs	r3, r4
 800465a:	b29b      	uxth	r3, r3
 800465c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3734      	adds	r7, #52	; 0x34
 8004664:	46bd      	mov	sp, r7
 8004666:	bd90      	pop	{r4, r7, pc}
 8004668:	ffff8080 	.word	0xffff8080

0800466c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800466c:	b490      	push	{r4, r7}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	785b      	ldrb	r3, [r3, #1]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d018      	beq.n	80046b0 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	b29b      	uxth	r3, r3
 800468c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004690:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004694:	b29c      	uxth	r4, r3
 8004696:	f084 0310 	eor.w	r3, r4, #16
 800469a:	b29c      	uxth	r4, r3
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	441a      	add	r2, r3
 80046a6:	4b11      	ldr	r3, [pc, #68]	; (80046ec <USB_EPSetStall+0x80>)
 80046a8:	4323      	orrs	r3, r4
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	8013      	strh	r3, [r2, #0]
 80046ae:	e017      	b.n	80046e0 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	881b      	ldrh	r3, [r3, #0]
 80046bc:	b29b      	uxth	r3, r3
 80046be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c6:	b29c      	uxth	r4, r3
 80046c8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80046cc:	b29c      	uxth	r4, r3
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	441a      	add	r2, r3
 80046d8:	4b04      	ldr	r3, [pc, #16]	; (80046ec <USB_EPSetStall+0x80>)
 80046da:	4323      	orrs	r3, r4
 80046dc:	b29b      	uxth	r3, r3
 80046de:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bc90      	pop	{r4, r7}
 80046ea:	4770      	bx	lr
 80046ec:	ffff8080 	.word	0xffff8080

080046f0 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80046f0:	b490      	push	{r4, r7}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	7b1b      	ldrb	r3, [r3, #12]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d17d      	bne.n	80047fe <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	785b      	ldrb	r3, [r3, #1]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d03d      	beq.n	8004786 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	4413      	add	r3, r2
 8004714:	881b      	ldrh	r3, [r3, #0]
 8004716:	b29c      	uxth	r4, r3
 8004718:	4623      	mov	r3, r4
 800471a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471e:	2b00      	cmp	r3, #0
 8004720:	d014      	beq.n	800474c <USB_EPClearStall+0x5c>
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	881b      	ldrh	r3, [r3, #0]
 800472e:	b29b      	uxth	r3, r3
 8004730:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004738:	b29c      	uxth	r4, r3
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	441a      	add	r2, r3
 8004744:	4b31      	ldr	r3, [pc, #196]	; (800480c <USB_EPClearStall+0x11c>)
 8004746:	4323      	orrs	r3, r4
 8004748:	b29b      	uxth	r3, r3
 800474a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	78db      	ldrb	r3, [r3, #3]
 8004750:	2b01      	cmp	r3, #1
 8004752:	d054      	beq.n	80047fe <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4413      	add	r3, r2
 800475e:	881b      	ldrh	r3, [r3, #0]
 8004760:	b29b      	uxth	r3, r3
 8004762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800476a:	b29c      	uxth	r4, r3
 800476c:	f084 0320 	eor.w	r3, r4, #32
 8004770:	b29c      	uxth	r4, r3
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	441a      	add	r2, r3
 800477c:	4b24      	ldr	r3, [pc, #144]	; (8004810 <USB_EPClearStall+0x120>)
 800477e:	4323      	orrs	r3, r4
 8004780:	b29b      	uxth	r3, r3
 8004782:	8013      	strh	r3, [r2, #0]
 8004784:	e03b      	b.n	80047fe <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	881b      	ldrh	r3, [r3, #0]
 8004792:	b29c      	uxth	r4, r3
 8004794:	4623      	mov	r3, r4
 8004796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d014      	beq.n	80047c8 <USB_EPClearStall+0xd8>
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b4:	b29c      	uxth	r4, r3
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	441a      	add	r2, r3
 80047c0:	4b14      	ldr	r3, [pc, #80]	; (8004814 <USB_EPClearStall+0x124>)
 80047c2:	4323      	orrs	r3, r4
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	881b      	ldrh	r3, [r3, #0]
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047de:	b29c      	uxth	r4, r3
 80047e0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80047e4:	b29c      	uxth	r4, r3
 80047e6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80047ea:	b29c      	uxth	r4, r3
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	441a      	add	r2, r3
 80047f6:	4b06      	ldr	r3, [pc, #24]	; (8004810 <USB_EPClearStall+0x120>)
 80047f8:	4323      	orrs	r3, r4
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bc90      	pop	{r4, r7}
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	ffff80c0 	.word	0xffff80c0
 8004810:	ffff8080 	.word	0xffff8080
 8004814:	ffffc080 	.word	0xffffc080

08004818 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	460b      	mov	r3, r1
 8004822:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004824:	78fb      	ldrb	r3, [r7, #3]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d103      	bne.n	8004832 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2280      	movs	r2, #128	; 0x80
 800482e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr

0800483e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	bc80      	pop	{r7}
 8004850:	4770      	bx	lr

08004852 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr

08004866 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004866:	b480      	push	{r7}
 8004868:	b085      	sub	sp, #20
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004874:	b29b      	uxth	r3, r3
 8004876:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004878:	68fb      	ldr	r3, [r7, #12]
}
 800487a:	4618      	mov	r0, r3
 800487c:	3714      	adds	r7, #20
 800487e:	46bd      	mov	sp, r7
 8004880:	bc80      	pop	{r7}
 8004882:	4770      	bx	lr

08004884 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	bc80      	pop	{r7}
 8004898:	4770      	bx	lr

0800489a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800489a:	b480      	push	{r7}
 800489c:	b08d      	sub	sp, #52	; 0x34
 800489e:	af00      	add	r7, sp, #0
 80048a0:	60f8      	str	r0, [r7, #12]
 80048a2:	60b9      	str	r1, [r7, #8]
 80048a4:	4611      	mov	r1, r2
 80048a6:	461a      	mov	r2, r3
 80048a8:	460b      	mov	r3, r1
 80048aa:	80fb      	strh	r3, [r7, #6]
 80048ac:	4613      	mov	r3, r2
 80048ae:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80048b0:	88bb      	ldrh	r3, [r7, #4]
 80048b2:	3301      	adds	r3, #1
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80048c0:	88fb      	ldrh	r3, [r7, #6]
 80048c2:	005a      	lsls	r2, r3, #1
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	4413      	add	r3, r2
 80048c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048cc:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048d2:	e01e      	b.n	8004912 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80048d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80048da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048dc:	3301      	adds	r3, #1
 80048de:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80048e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	021b      	lsls	r3, r3, #8
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	461a      	mov	r2, r3
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80048fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fc:	3302      	adds	r3, #2
 80048fe:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8004900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004902:	3302      	adds	r3, #2
 8004904:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	3301      	adds	r3, #1
 800490a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800490e:	3b01      	subs	r3, #1
 8004910:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1dd      	bne.n	80048d4 <USB_WritePMA+0x3a>
  }
}
 8004918:	bf00      	nop
 800491a:	3734      	adds	r7, #52	; 0x34
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr

08004922 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004922:	b480      	push	{r7}
 8004924:	b08b      	sub	sp, #44	; 0x2c
 8004926:	af00      	add	r7, sp, #0
 8004928:	60f8      	str	r0, [r7, #12]
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	4611      	mov	r1, r2
 800492e:	461a      	mov	r2, r3
 8004930:	460b      	mov	r3, r1
 8004932:	80fb      	strh	r3, [r7, #6]
 8004934:	4613      	mov	r3, r2
 8004936:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8004938:	88bb      	ldrh	r3, [r7, #4]
 800493a:	085b      	lsrs	r3, r3, #1
 800493c:	b29b      	uxth	r3, r3
 800493e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004948:	88fb      	ldrh	r3, [r7, #6]
 800494a:	005a      	lsls	r2, r3, #1
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	4413      	add	r3, r2
 8004950:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004954:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	627b      	str	r3, [r7, #36]	; 0x24
 800495a:	e01b      	b.n	8004994 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	881b      	ldrh	r3, [r3, #0]
 8004960:	b29b      	uxth	r3, r3
 8004962:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8004964:	6a3b      	ldr	r3, [r7, #32]
 8004966:	3302      	adds	r3, #2
 8004968:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	b2da      	uxtb	r2, r3
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	3301      	adds	r3, #1
 8004976:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	0a1b      	lsrs	r3, r3, #8
 800497c:	b2da      	uxtb	r2, r3
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	3301      	adds	r3, #1
 8004986:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8004988:	6a3b      	ldr	r3, [r7, #32]
 800498a:	3302      	adds	r3, #2
 800498c:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800498e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004990:	3b01      	subs	r3, #1
 8004992:	627b      	str	r3, [r7, #36]	; 0x24
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e0      	bne.n	800495c <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800499a:	88bb      	ldrh	r3, [r7, #4]
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d007      	beq.n	80049b6 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	881b      	ldrh	r3, [r3, #0]
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	701a      	strb	r2, [r3, #0]
  }
}
 80049b6:	bf00      	nop
 80049b8:	372c      	adds	r7, #44	; 0x2c
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr

080049c0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	460b      	mov	r3, r1
 80049ca:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	7c1b      	ldrb	r3, [r3, #16]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d115      	bne.n	8004a04 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80049d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049dc:	2202      	movs	r2, #2
 80049de:	2181      	movs	r1, #129	; 0x81
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f001 fe80 	bl	80066e6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80049ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049f0:	2202      	movs	r2, #2
 80049f2:	2101      	movs	r1, #1
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f001 fe76 	bl	80066e6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8004a02:	e012      	b.n	8004a2a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004a04:	2340      	movs	r3, #64	; 0x40
 8004a06:	2202      	movs	r2, #2
 8004a08:	2181      	movs	r1, #129	; 0x81
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f001 fe6b 	bl	80066e6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004a16:	2340      	movs	r3, #64	; 0x40
 8004a18:	2202      	movs	r2, #2
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f001 fe62 	bl	80066e6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004a2a:	2308      	movs	r3, #8
 8004a2c:	2203      	movs	r2, #3
 8004a2e:	2182      	movs	r1, #130	; 0x82
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f001 fe58 	bl	80066e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004a3c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004a40:	f001 ff72 	bl	8006928 <USBD_static_malloc>
 8004a44:	4602      	mov	r2, r0
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d102      	bne.n	8004a5c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8004a56:	2301      	movs	r3, #1
 8004a58:	73fb      	strb	r3, [r7, #15]
 8004a5a:	e026      	b.n	8004aaa <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004a62:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	7c1b      	ldrb	r3, [r3, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004a8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a90:	2101      	movs	r1, #1
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f001 ff11 	bl	80068ba <USBD_LL_PrepareReceive>
 8004a98:	e007      	b.n	8004aaa <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004aa0:	2340      	movs	r3, #64	; 0x40
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f001 ff08 	bl	80068ba <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004ac4:	2181      	movs	r1, #129	; 0x81
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f001 fe33 	bl	8006732 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f001 fe2c 	bl	8006732 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004ae2:	2182      	movs	r1, #130	; 0x82
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f001 fe24 	bl	8006732 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00e      	beq.n	8004b18 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f001 ff18 	bl	8006940 <USBD_static_free>
    pdev->pClassData = NULL;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8004b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b086      	sub	sp, #24
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
 8004b2a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004b32:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8004b34:	2300      	movs	r3, #0
 8004b36:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d039      	beq.n	8004bc0 <USBD_CDC_Setup+0x9e>
 8004b4c:	2b20      	cmp	r3, #32
 8004b4e:	d17c      	bne.n	8004c4a <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	88db      	ldrh	r3, [r3, #6]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d029      	beq.n	8004bac <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	781b      	ldrb	r3, [r3, #0]
 8004b5c:	b25b      	sxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	da11      	bge.n	8004b86 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8004b6e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004b70:	683a      	ldr	r2, [r7, #0]
 8004b72:	88d2      	ldrh	r2, [r2, #6]
 8004b74:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004b76:	6939      	ldr	r1, [r7, #16]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	88db      	ldrh	r3, [r3, #6]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f001 f9f6 	bl	8005f70 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8004b84:	e068      	b.n	8004c58 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	785a      	ldrb	r2, [r3, #1]
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	88db      	ldrh	r3, [r3, #6]
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004b9c:	6939      	ldr	r1, [r7, #16]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	88db      	ldrh	r3, [r3, #6]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f001 fa11 	bl	8005fcc <USBD_CtlPrepareRx>
      break;
 8004baa:	e055      	b.n	8004c58 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	7850      	ldrb	r0, [r2, #1]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	6839      	ldr	r1, [r7, #0]
 8004bbc:	4798      	blx	r3
      break;
 8004bbe:	e04b      	b.n	8004c58 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	785b      	ldrb	r3, [r3, #1]
 8004bc4:	2b0a      	cmp	r3, #10
 8004bc6:	d017      	beq.n	8004bf8 <USBD_CDC_Setup+0xd6>
 8004bc8:	2b0b      	cmp	r3, #11
 8004bca:	d029      	beq.n	8004c20 <USBD_CDC_Setup+0xfe>
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d133      	bne.n	8004c38 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004bd6:	2b03      	cmp	r3, #3
 8004bd8:	d107      	bne.n	8004bea <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8004bda:	f107 030c 	add.w	r3, r7, #12
 8004bde:	2202      	movs	r2, #2
 8004be0:	4619      	mov	r1, r3
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f001 f9c4 	bl	8005f70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004be8:	e02e      	b.n	8004c48 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8004bea:	6839      	ldr	r1, [r7, #0]
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f001 f955 	bl	8005e9c <USBD_CtlError>
            ret = USBD_FAIL;
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	75fb      	strb	r3, [r7, #23]
          break;
 8004bf6:	e027      	b.n	8004c48 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d107      	bne.n	8004c12 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8004c02:	f107 030f 	add.w	r3, r7, #15
 8004c06:	2201      	movs	r2, #1
 8004c08:	4619      	mov	r1, r3
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f001 f9b0 	bl	8005f70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004c10:	e01a      	b.n	8004c48 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8004c12:	6839      	ldr	r1, [r7, #0]
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f001 f941 	bl	8005e9c <USBD_CtlError>
            ret = USBD_FAIL;
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	75fb      	strb	r3, [r7, #23]
          break;
 8004c1e:	e013      	b.n	8004c48 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004c26:	2b03      	cmp	r3, #3
 8004c28:	d00d      	beq.n	8004c46 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8004c2a:	6839      	ldr	r1, [r7, #0]
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f001 f935 	bl	8005e9c <USBD_CtlError>
            ret = USBD_FAIL;
 8004c32:	2302      	movs	r3, #2
 8004c34:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8004c36:	e006      	b.n	8004c46 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8004c38:	6839      	ldr	r1, [r7, #0]
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f001 f92e 	bl	8005e9c <USBD_CtlError>
          ret = USBD_FAIL;
 8004c40:	2302      	movs	r3, #2
 8004c42:	75fb      	strb	r3, [r7, #23]
          break;
 8004c44:	e000      	b.n	8004c48 <USBD_CDC_Setup+0x126>
          break;
 8004c46:	bf00      	nop
      }
      break;
 8004c48:	e006      	b.n	8004c58 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8004c4a:	6839      	ldr	r1, [r7, #0]
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f001 f925 	bl	8005e9c <USBD_CtlError>
      ret = USBD_FAIL;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
      break;
 8004c56:	bf00      	nop
  }

  return ret;
 8004c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3718      	adds	r7, #24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b084      	sub	sp, #16
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004c74:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004c7c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d037      	beq.n	8004cf8 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004c88:	78fa      	ldrb	r2, [r7, #3]
 8004c8a:	6879      	ldr	r1, [r7, #4]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	440b      	add	r3, r1
 8004c96:	331c      	adds	r3, #28
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d026      	beq.n	8004cec <USBD_CDC_DataIn+0x8a>
 8004c9e:	78fa      	ldrb	r2, [r7, #3]
 8004ca0:	6879      	ldr	r1, [r7, #4]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	4413      	add	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	440b      	add	r3, r1
 8004cac:	331c      	adds	r3, #28
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	78fa      	ldrb	r2, [r7, #3]
 8004cb2:	68b9      	ldr	r1, [r7, #8]
 8004cb4:	0152      	lsls	r2, r2, #5
 8004cb6:	440a      	add	r2, r1
 8004cb8:	3238      	adds	r2, #56	; 0x38
 8004cba:	6812      	ldr	r2, [r2, #0]
 8004cbc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004cc0:	fb02 f201 	mul.w	r2, r2, r1
 8004cc4:	1a9b      	subs	r3, r3, r2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d110      	bne.n	8004cec <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8004cca:	78fa      	ldrb	r2, [r7, #3]
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	440b      	add	r3, r1
 8004cd8:	331c      	adds	r3, #28
 8004cda:	2200      	movs	r2, #0
 8004cdc:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004cde:	78f9      	ldrb	r1, [r7, #3]
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f001 fdc5 	bl	8006874 <USBD_LL_Transmit>
 8004cea:	e003      	b.n	8004cf4 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	e000      	b.n	8004cfa <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8004cf8:	2302      	movs	r3, #2
  }
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b084      	sub	sp, #16
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d14:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004d16:	78fb      	ldrb	r3, [r7, #3]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f001 fdf0 	bl	8006900 <USBD_LL_GetRxDataSize>
 8004d20:	4602      	mov	r2, r0
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00d      	beq.n	8004d4e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8004d46:	4611      	mov	r1, r2
 8004d48:	4798      	blx	r3

    return USBD_OK;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	e000      	b.n	8004d50 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8004d4e:	2302      	movs	r3, #2
  }
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004d66:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d015      	beq.n	8004d9e <USBD_CDC_EP0_RxReady+0x46>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004d78:	2bff      	cmp	r3, #255	; 0xff
 8004d7a:	d010      	beq.n	8004d9e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8004d8a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004d92:	b292      	uxth	r2, r2
 8004d94:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	22ff      	movs	r2, #255	; 0xff
 8004d9a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2243      	movs	r2, #67	; 0x43
 8004db4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8004db6:	4b03      	ldr	r3, [pc, #12]	; (8004dc4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bc80      	pop	{r7}
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	200000a0 	.word	0x200000a0

08004dc8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2243      	movs	r2, #67	; 0x43
 8004dd4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8004dd6:	4b03      	ldr	r3, [pc, #12]	; (8004de4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bc80      	pop	{r7}
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	2000005c 	.word	0x2000005c

08004de8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2243      	movs	r2, #67	; 0x43
 8004df4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8004df6:	4b03      	ldr	r3, [pc, #12]	; (8004e04 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	200000e4 	.word	0x200000e4

08004e08 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	220a      	movs	r2, #10
 8004e14:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8004e16:	4b03      	ldr	r3, [pc, #12]	; (8004e24 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bc80      	pop	{r7}
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000018 	.word	0x20000018

08004e28 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8004e32:	2302      	movs	r3, #2
 8004e34:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8004e44:	2300      	movs	r3, #0
 8004e46:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b087      	sub	sp, #28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004e68:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr

08004e86 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b085      	sub	sp, #20
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
 8004e8e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004e96:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr

08004eac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004eba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d01c      	beq.n	8004f00 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d115      	bne.n	8004efc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2181      	movs	r1, #129	; 0x81
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f001 fcbe 	bl	8006874 <USBD_LL_Transmit>

      return USBD_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	e002      	b.n	8004f02 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e000      	b.n	8004f02 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8004f00:	2302      	movs	r3, #2
  }
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b084      	sub	sp, #16
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004f18:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d017      	beq.n	8004f54 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	7c1b      	ldrb	r3, [r3, #16]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d109      	bne.n	8004f40 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f36:	2101      	movs	r1, #1
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f001 fcbe 	bl	80068ba <USBD_LL_PrepareReceive>
 8004f3e:	e007      	b.n	8004f50 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004f46:	2340      	movs	r3, #64	; 0x40
 8004f48:	2101      	movs	r1, #1
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f001 fcb5 	bl	80068ba <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	e000      	b.n	8004f56 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8004f54:	2302      	movs	r3, #2
  }
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b084      	sub	sp, #16
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8004f72:	2302      	movs	r3, #2
 8004f74:	e01a      	b.n	8004fac <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d003      	beq.n	8004f96 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	68ba      	ldr	r2, [r7, #8]
 8004f92:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	79fa      	ldrb	r2, [r7, #7]
 8004fa2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f001 fb29 	bl	80065fc <USBD_LL_Init>

  return USBD_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d006      	beq.n	8004fd6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	73fb      	strb	r3, [r7, #15]
 8004fd4:	e001      	b.n	8004fda <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3714      	adds	r7, #20
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bc80      	pop	{r7}
 8004fe4:	4770      	bx	lr

08004fe6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b082      	sub	sp, #8
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f001 fb5e 	bl	80066b0 <USBD_LL_Start>

  return USBD_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b083      	sub	sp, #12
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	bc80      	pop	{r7}
 8005010:	4770      	bx	lr

08005012 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b084      	sub	sp, #16
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
 800501a:	460b      	mov	r3, r1
 800501c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800501e:	2302      	movs	r3, #2
 8005020:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00c      	beq.n	8005046 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	78fa      	ldrb	r2, [r7, #3]
 8005036:	4611      	mov	r1, r2
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	4798      	blx	r3
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d101      	bne.n	8005046 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005042:	2300      	movs	r3, #0
 8005044:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005046:	7bfb      	ldrb	r3, [r7, #15]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	460b      	mov	r3, r1
 800505a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	78fa      	ldrb	r2, [r7, #3]
 8005066:	4611      	mov	r1, r2
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	4798      	blx	r3

  return USBD_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005086:	6839      	ldr	r1, [r7, #0]
 8005088:	4618      	mov	r0, r3
 800508a:	f000 fecb 	bl	8005e24 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800509c:	461a      	mov	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80050aa:	f003 031f 	and.w	r3, r3, #31
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d00c      	beq.n	80050cc <USBD_LL_SetupStage+0x56>
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d302      	bcc.n	80050bc <USBD_LL_SetupStage+0x46>
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d010      	beq.n	80050dc <USBD_LL_SetupStage+0x66>
 80050ba:	e017      	b.n	80050ec <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80050c2:	4619      	mov	r1, r3
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 f9cb 	bl	8005460 <USBD_StdDevReq>
      break;
 80050ca:	e01a      	b.n	8005102 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80050d2:	4619      	mov	r1, r3
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 fa2d 	bl	8005534 <USBD_StdItfReq>
      break;
 80050da:	e012      	b.n	8005102 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80050e2:	4619      	mov	r1, r3
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fa6b 	bl	80055c0 <USBD_StdEPReq>
      break;
 80050ea:	e00a      	b.n	8005102 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80050f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	4619      	mov	r1, r3
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f001 fb38 	bl	8006770 <USBD_LL_StallEP>
      break;
 8005100:	bf00      	nop
  }

  return USBD_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	460b      	mov	r3, r1
 8005116:	607a      	str	r2, [r7, #4]
 8005118:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800511a:	7afb      	ldrb	r3, [r7, #11]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d14b      	bne.n	80051b8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005126:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800512e:	2b03      	cmp	r3, #3
 8005130:	d134      	bne.n	800519c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	429a      	cmp	r2, r3
 800513c:	d919      	bls.n	8005172 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	68da      	ldr	r2, [r3, #12]
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	1ad2      	subs	r2, r2, r3
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005154:	429a      	cmp	r2, r3
 8005156:	d203      	bcs.n	8005160 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800515c:	b29b      	uxth	r3, r3
 800515e:	e002      	b.n	8005166 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005164:	b29b      	uxth	r3, r3
 8005166:	461a      	mov	r2, r3
 8005168:	6879      	ldr	r1, [r7, #4]
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 ff4c 	bl	8006008 <USBD_CtlContinueRx>
 8005170:	e038      	b.n	80051e4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00a      	beq.n	8005194 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005184:	2b03      	cmp	r3, #3
 8005186:	d105      	bne.n	8005194 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f000 ff49 	bl	800602c <USBD_CtlSendStatus>
 800519a:	e023      	b.n	80051e4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80051a2:	2b05      	cmp	r3, #5
 80051a4:	d11e      	bne.n	80051e4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80051ae:	2100      	movs	r1, #0
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f001 fadd 	bl	8006770 <USBD_LL_StallEP>
 80051b6:	e015      	b.n	80051e4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80051be:	699b      	ldr	r3, [r3, #24]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00d      	beq.n	80051e0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80051ca:	2b03      	cmp	r3, #3
 80051cc:	d108      	bne.n	80051e0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	7afa      	ldrb	r2, [r7, #11]
 80051d8:	4611      	mov	r1, r2
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	4798      	blx	r3
 80051de:	e001      	b.n	80051e4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80051e0:	2302      	movs	r3, #2
 80051e2:	e000      	b.n	80051e6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b086      	sub	sp, #24
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	60f8      	str	r0, [r7, #12]
 80051f6:	460b      	mov	r3, r1
 80051f8:	607a      	str	r2, [r7, #4]
 80051fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80051fc:	7afb      	ldrb	r3, [r7, #11]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d17f      	bne.n	8005302 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	3314      	adds	r3, #20
 8005206:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800520e:	2b02      	cmp	r3, #2
 8005210:	d15c      	bne.n	80052cc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	429a      	cmp	r2, r3
 800521c:	d915      	bls.n	800524a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	691b      	ldr	r3, [r3, #16]
 8005226:	1ad2      	subs	r2, r2, r3
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	b29b      	uxth	r3, r3
 8005232:	461a      	mov	r2, r3
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 feb6 	bl	8005fa8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800523c:	2300      	movs	r3, #0
 800523e:	2200      	movs	r2, #0
 8005240:	2100      	movs	r1, #0
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f001 fb39 	bl	80068ba <USBD_LL_PrepareReceive>
 8005248:	e04e      	b.n	80052e8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	6912      	ldr	r2, [r2, #16]
 8005252:	fbb3 f1f2 	udiv	r1, r3, r2
 8005256:	fb02 f201 	mul.w	r2, r2, r1
 800525a:	1a9b      	subs	r3, r3, r2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d11c      	bne.n	800529a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005268:	429a      	cmp	r2, r3
 800526a:	d316      	bcc.n	800529a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005276:	429a      	cmp	r2, r3
 8005278:	d20f      	bcs.n	800529a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800527a:	2200      	movs	r2, #0
 800527c:	2100      	movs	r1, #0
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 fe92 	bl	8005fa8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800528c:	2300      	movs	r3, #0
 800528e:	2200      	movs	r2, #0
 8005290:	2100      	movs	r1, #0
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f001 fb11 	bl	80068ba <USBD_LL_PrepareReceive>
 8005298:	e026      	b.n	80052e8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80052ac:	2b03      	cmp	r3, #3
 80052ae:	d105      	bne.n	80052bc <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80052bc:	2180      	movs	r1, #128	; 0x80
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f001 fa56 	bl	8006770 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 fec4 	bl	8006052 <USBD_CtlReceiveStatus>
 80052ca:	e00d      	b.n	80052e8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80052d2:	2b04      	cmp	r3, #4
 80052d4:	d004      	beq.n	80052e0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d103      	bne.n	80052e8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80052e0:	2180      	movs	r1, #128	; 0x80
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f001 fa44 	bl	8006770 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d11d      	bne.n	800532e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f7ff fe83 	bl	8004ffe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005300:	e015      	b.n	800532e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00d      	beq.n	800532a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005314:	2b03      	cmp	r3, #3
 8005316:	d108      	bne.n	800532a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	7afa      	ldrb	r2, [r7, #11]
 8005322:	4611      	mov	r1, r2
 8005324:	68f8      	ldr	r0, [r7, #12]
 8005326:	4798      	blx	r3
 8005328:	e001      	b.n	800532e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800532a:	2302      	movs	r3, #2
 800532c:	e000      	b.n	8005330 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3718      	adds	r7, #24
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005340:	2340      	movs	r3, #64	; 0x40
 8005342:	2200      	movs	r2, #0
 8005344:	2100      	movs	r1, #0
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f001 f9cd 	bl	80066e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2240      	movs	r2, #64	; 0x40
 8005358:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800535c:	2340      	movs	r3, #64	; 0x40
 800535e:	2200      	movs	r2, #0
 8005360:	2180      	movs	r1, #128	; 0x80
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f001 f9bf 	bl	80066e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2240      	movs	r2, #64	; 0x40
 8005372:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005398:	2b00      	cmp	r3, #0
 800539a:	d009      	beq.n	80053b0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	6852      	ldr	r2, [r2, #4]
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	4611      	mov	r1, r2
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	4798      	blx	r3
  }

  return USBD_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3708      	adds	r7, #8
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b083      	sub	sp, #12
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
 80053c2:	460b      	mov	r3, r1
 80053c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	78fa      	ldrb	r2, [r7, #3]
 80053ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr

080053d8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2204      	movs	r2, #4
 80053f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr

08005400 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800540e:	2b04      	cmp	r3, #4
 8005410:	d105      	bne.n	800541e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	bc80      	pop	{r7}
 8005428:	4770      	bx	lr

0800542a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b082      	sub	sp, #8
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005438:	2b03      	cmp	r3, #3
 800543a:	d10b      	bne.n	8005454 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005442:	69db      	ldr	r3, [r3, #28]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d005      	beq.n	8005454 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3708      	adds	r7, #8
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
	...

08005460 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800546a:	2300      	movs	r3, #0
 800546c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005476:	2b20      	cmp	r3, #32
 8005478:	d004      	beq.n	8005484 <USBD_StdDevReq+0x24>
 800547a:	2b40      	cmp	r3, #64	; 0x40
 800547c:	d002      	beq.n	8005484 <USBD_StdDevReq+0x24>
 800547e:	2b00      	cmp	r3, #0
 8005480:	d008      	beq.n	8005494 <USBD_StdDevReq+0x34>
 8005482:	e04c      	b.n	800551e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	6839      	ldr	r1, [r7, #0]
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	4798      	blx	r3
      break;
 8005492:	e049      	b.n	8005528 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	785b      	ldrb	r3, [r3, #1]
 8005498:	2b09      	cmp	r3, #9
 800549a:	d83a      	bhi.n	8005512 <USBD_StdDevReq+0xb2>
 800549c:	a201      	add	r2, pc, #4	; (adr r2, 80054a4 <USBD_StdDevReq+0x44>)
 800549e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a2:	bf00      	nop
 80054a4:	080054f5 	.word	0x080054f5
 80054a8:	08005509 	.word	0x08005509
 80054ac:	08005513 	.word	0x08005513
 80054b0:	080054ff 	.word	0x080054ff
 80054b4:	08005513 	.word	0x08005513
 80054b8:	080054d7 	.word	0x080054d7
 80054bc:	080054cd 	.word	0x080054cd
 80054c0:	08005513 	.word	0x08005513
 80054c4:	080054eb 	.word	0x080054eb
 80054c8:	080054e1 	.word	0x080054e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80054cc:	6839      	ldr	r1, [r7, #0]
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f9d4 	bl	800587c <USBD_GetDescriptor>
          break;
 80054d4:	e022      	b.n	800551c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80054d6:	6839      	ldr	r1, [r7, #0]
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f000 fb37 	bl	8005b4c <USBD_SetAddress>
          break;
 80054de:	e01d      	b.n	800551c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80054e0:	6839      	ldr	r1, [r7, #0]
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 fb74 	bl	8005bd0 <USBD_SetConfig>
          break;
 80054e8:	e018      	b.n	800551c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80054ea:	6839      	ldr	r1, [r7, #0]
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fbfd 	bl	8005cec <USBD_GetConfig>
          break;
 80054f2:	e013      	b.n	800551c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80054f4:	6839      	ldr	r1, [r7, #0]
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 fc2c 	bl	8005d54 <USBD_GetStatus>
          break;
 80054fc:	e00e      	b.n	800551c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80054fe:	6839      	ldr	r1, [r7, #0]
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 fc5a 	bl	8005dba <USBD_SetFeature>
          break;
 8005506:	e009      	b.n	800551c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005508:	6839      	ldr	r1, [r7, #0]
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fc69 	bl	8005de2 <USBD_ClrFeature>
          break;
 8005510:	e004      	b.n	800551c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005512:	6839      	ldr	r1, [r7, #0]
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 fcc1 	bl	8005e9c <USBD_CtlError>
          break;
 800551a:	bf00      	nop
      }
      break;
 800551c:	e004      	b.n	8005528 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800551e:	6839      	ldr	r1, [r7, #0]
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f000 fcbb 	bl	8005e9c <USBD_CtlError>
      break;
 8005526:	bf00      	nop
  }

  return ret;
 8005528:	7bfb      	ldrb	r3, [r7, #15]
}
 800552a:	4618      	mov	r0, r3
 800552c:	3710      	adds	r7, #16
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop

08005534 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800553e:	2300      	movs	r3, #0
 8005540:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800554a:	2b20      	cmp	r3, #32
 800554c:	d003      	beq.n	8005556 <USBD_StdItfReq+0x22>
 800554e:	2b40      	cmp	r3, #64	; 0x40
 8005550:	d001      	beq.n	8005556 <USBD_StdItfReq+0x22>
 8005552:	2b00      	cmp	r3, #0
 8005554:	d12a      	bne.n	80055ac <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800555c:	3b01      	subs	r3, #1
 800555e:	2b02      	cmp	r3, #2
 8005560:	d81d      	bhi.n	800559e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	889b      	ldrh	r3, [r3, #4]
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b01      	cmp	r3, #1
 800556a:	d813      	bhi.n	8005594 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	6839      	ldr	r1, [r7, #0]
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	4798      	blx	r3
 800557a:	4603      	mov	r3, r0
 800557c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	88db      	ldrh	r3, [r3, #6]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d110      	bne.n	80055a8 <USBD_StdItfReq+0x74>
 8005586:	7bfb      	ldrb	r3, [r7, #15]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10d      	bne.n	80055a8 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 fd4d 	bl	800602c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005592:	e009      	b.n	80055a8 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005594:	6839      	ldr	r1, [r7, #0]
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 fc80 	bl	8005e9c <USBD_CtlError>
          break;
 800559c:	e004      	b.n	80055a8 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800559e:	6839      	ldr	r1, [r7, #0]
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 fc7b 	bl	8005e9c <USBD_CtlError>
          break;
 80055a6:	e000      	b.n	80055aa <USBD_StdItfReq+0x76>
          break;
 80055a8:	bf00      	nop
      }
      break;
 80055aa:	e004      	b.n	80055b6 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80055ac:	6839      	ldr	r1, [r7, #0]
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fc74 	bl	8005e9c <USBD_CtlError>
      break;
 80055b4:	bf00      	nop
  }

  return USBD_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3710      	adds	r7, #16
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80055ca:	2300      	movs	r3, #0
 80055cc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	889b      	ldrh	r3, [r3, #4]
 80055d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d004      	beq.n	80055ea <USBD_StdEPReq+0x2a>
 80055e0:	2b40      	cmp	r3, #64	; 0x40
 80055e2:	d002      	beq.n	80055ea <USBD_StdEPReq+0x2a>
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d008      	beq.n	80055fa <USBD_StdEPReq+0x3a>
 80055e8:	e13d      	b.n	8005866 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	6839      	ldr	r1, [r7, #0]
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	4798      	blx	r3
      break;
 80055f8:	e13a      	b.n	8005870 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005602:	2b20      	cmp	r3, #32
 8005604:	d10a      	bne.n	800561c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	6839      	ldr	r1, [r7, #0]
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	4798      	blx	r3
 8005614:	4603      	mov	r3, r0
 8005616:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	e12a      	b.n	8005872 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	785b      	ldrb	r3, [r3, #1]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d03e      	beq.n	80056a2 <USBD_StdEPReq+0xe2>
 8005624:	2b03      	cmp	r3, #3
 8005626:	d002      	beq.n	800562e <USBD_StdEPReq+0x6e>
 8005628:	2b00      	cmp	r3, #0
 800562a:	d070      	beq.n	800570e <USBD_StdEPReq+0x14e>
 800562c:	e115      	b.n	800585a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005634:	2b02      	cmp	r3, #2
 8005636:	d002      	beq.n	800563e <USBD_StdEPReq+0x7e>
 8005638:	2b03      	cmp	r3, #3
 800563a:	d015      	beq.n	8005668 <USBD_StdEPReq+0xa8>
 800563c:	e02b      	b.n	8005696 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800563e:	7bbb      	ldrb	r3, [r7, #14]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00c      	beq.n	800565e <USBD_StdEPReq+0x9e>
 8005644:	7bbb      	ldrb	r3, [r7, #14]
 8005646:	2b80      	cmp	r3, #128	; 0x80
 8005648:	d009      	beq.n	800565e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800564a:	7bbb      	ldrb	r3, [r7, #14]
 800564c:	4619      	mov	r1, r3
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f001 f88e 	bl	8006770 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005654:	2180      	movs	r1, #128	; 0x80
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f001 f88a 	bl	8006770 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800565c:	e020      	b.n	80056a0 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800565e:	6839      	ldr	r1, [r7, #0]
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 fc1b 	bl	8005e9c <USBD_CtlError>
              break;
 8005666:	e01b      	b.n	80056a0 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	885b      	ldrh	r3, [r3, #2]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10e      	bne.n	800568e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005670:	7bbb      	ldrb	r3, [r7, #14]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00b      	beq.n	800568e <USBD_StdEPReq+0xce>
 8005676:	7bbb      	ldrb	r3, [r7, #14]
 8005678:	2b80      	cmp	r3, #128	; 0x80
 800567a:	d008      	beq.n	800568e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	88db      	ldrh	r3, [r3, #6]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d104      	bne.n	800568e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005684:	7bbb      	ldrb	r3, [r7, #14]
 8005686:	4619      	mov	r1, r3
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f001 f871 	bl	8006770 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 fccc 	bl	800602c <USBD_CtlSendStatus>

              break;
 8005694:	e004      	b.n	80056a0 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005696:	6839      	ldr	r1, [r7, #0]
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 fbff 	bl	8005e9c <USBD_CtlError>
              break;
 800569e:	bf00      	nop
          }
          break;
 80056a0:	e0e0      	b.n	8005864 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d002      	beq.n	80056b2 <USBD_StdEPReq+0xf2>
 80056ac:	2b03      	cmp	r3, #3
 80056ae:	d015      	beq.n	80056dc <USBD_StdEPReq+0x11c>
 80056b0:	e026      	b.n	8005700 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80056b2:	7bbb      	ldrb	r3, [r7, #14]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00c      	beq.n	80056d2 <USBD_StdEPReq+0x112>
 80056b8:	7bbb      	ldrb	r3, [r7, #14]
 80056ba:	2b80      	cmp	r3, #128	; 0x80
 80056bc:	d009      	beq.n	80056d2 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80056be:	7bbb      	ldrb	r3, [r7, #14]
 80056c0:	4619      	mov	r1, r3
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f001 f854 	bl	8006770 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80056c8:	2180      	movs	r1, #128	; 0x80
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 f850 	bl	8006770 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80056d0:	e01c      	b.n	800570c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80056d2:	6839      	ldr	r1, [r7, #0]
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 fbe1 	bl	8005e9c <USBD_CtlError>
              break;
 80056da:	e017      	b.n	800570c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	885b      	ldrh	r3, [r3, #2]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d112      	bne.n	800570a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80056e4:	7bbb      	ldrb	r3, [r7, #14]
 80056e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d004      	beq.n	80056f8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80056ee:	7bbb      	ldrb	r3, [r7, #14]
 80056f0:	4619      	mov	r1, r3
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f001 f85b 	bl	80067ae <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 fc97 	bl	800602c <USBD_CtlSendStatus>
              }
              break;
 80056fe:	e004      	b.n	800570a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005700:	6839      	ldr	r1, [r7, #0]
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fbca 	bl	8005e9c <USBD_CtlError>
              break;
 8005708:	e000      	b.n	800570c <USBD_StdEPReq+0x14c>
              break;
 800570a:	bf00      	nop
          }
          break;
 800570c:	e0aa      	b.n	8005864 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005714:	2b02      	cmp	r3, #2
 8005716:	d002      	beq.n	800571e <USBD_StdEPReq+0x15e>
 8005718:	2b03      	cmp	r3, #3
 800571a:	d032      	beq.n	8005782 <USBD_StdEPReq+0x1c2>
 800571c:	e097      	b.n	800584e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800571e:	7bbb      	ldrb	r3, [r7, #14]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d007      	beq.n	8005734 <USBD_StdEPReq+0x174>
 8005724:	7bbb      	ldrb	r3, [r7, #14]
 8005726:	2b80      	cmp	r3, #128	; 0x80
 8005728:	d004      	beq.n	8005734 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800572a:	6839      	ldr	r1, [r7, #0]
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 fbb5 	bl	8005e9c <USBD_CtlError>
                break;
 8005732:	e091      	b.n	8005858 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005734:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005738:	2b00      	cmp	r3, #0
 800573a:	da0b      	bge.n	8005754 <USBD_StdEPReq+0x194>
 800573c:	7bbb      	ldrb	r3, [r7, #14]
 800573e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005742:	4613      	mov	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4413      	add	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	3310      	adds	r3, #16
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	4413      	add	r3, r2
 8005750:	3304      	adds	r3, #4
 8005752:	e00b      	b.n	800576c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005754:	7bbb      	ldrb	r3, [r7, #14]
 8005756:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800575a:	4613      	mov	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	4413      	add	r3, r2
 800576a:	3304      	adds	r3, #4
 800576c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2200      	movs	r2, #0
 8005772:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	2202      	movs	r2, #2
 8005778:	4619      	mov	r1, r3
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fbf8 	bl	8005f70 <USBD_CtlSendData>
              break;
 8005780:	e06a      	b.n	8005858 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005782:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005786:	2b00      	cmp	r3, #0
 8005788:	da11      	bge.n	80057ae <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800578a:	7bbb      	ldrb	r3, [r7, #14]
 800578c:	f003 020f 	and.w	r2, r3, #15
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	440b      	add	r3, r1
 800579c:	3318      	adds	r3, #24
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d117      	bne.n	80057d4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80057a4:	6839      	ldr	r1, [r7, #0]
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 fb78 	bl	8005e9c <USBD_CtlError>
                  break;
 80057ac:	e054      	b.n	8005858 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80057ae:	7bbb      	ldrb	r3, [r7, #14]
 80057b0:	f003 020f 	and.w	r2, r3, #15
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	4613      	mov	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4413      	add	r3, r2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	440b      	add	r3, r1
 80057c0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d104      	bne.n	80057d4 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80057ca:	6839      	ldr	r1, [r7, #0]
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 fb65 	bl	8005e9c <USBD_CtlError>
                  break;
 80057d2:	e041      	b.n	8005858 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80057d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	da0b      	bge.n	80057f4 <USBD_StdEPReq+0x234>
 80057dc:	7bbb      	ldrb	r3, [r7, #14]
 80057de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80057e2:	4613      	mov	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4413      	add	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	3310      	adds	r3, #16
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	4413      	add	r3, r2
 80057f0:	3304      	adds	r3, #4
 80057f2:	e00b      	b.n	800580c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80057f4:	7bbb      	ldrb	r3, [r7, #14]
 80057f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80057fa:	4613      	mov	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	4413      	add	r3, r2
 800580a:	3304      	adds	r3, #4
 800580c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800580e:	7bbb      	ldrb	r3, [r7, #14]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d002      	beq.n	800581a <USBD_StdEPReq+0x25a>
 8005814:	7bbb      	ldrb	r3, [r7, #14]
 8005816:	2b80      	cmp	r3, #128	; 0x80
 8005818:	d103      	bne.n	8005822 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	e00e      	b.n	8005840 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005822:	7bbb      	ldrb	r3, [r7, #14]
 8005824:	4619      	mov	r1, r3
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 ffe0 	bl	80067ec <USBD_LL_IsStallEP>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2201      	movs	r2, #1
 8005836:	601a      	str	r2, [r3, #0]
 8005838:	e002      	b.n	8005840 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	2200      	movs	r2, #0
 800583e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	2202      	movs	r2, #2
 8005844:	4619      	mov	r1, r3
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fb92 	bl	8005f70 <USBD_CtlSendData>
              break;
 800584c:	e004      	b.n	8005858 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800584e:	6839      	ldr	r1, [r7, #0]
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 fb23 	bl	8005e9c <USBD_CtlError>
              break;
 8005856:	bf00      	nop
          }
          break;
 8005858:	e004      	b.n	8005864 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800585a:	6839      	ldr	r1, [r7, #0]
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 fb1d 	bl	8005e9c <USBD_CtlError>
          break;
 8005862:	bf00      	nop
      }
      break;
 8005864:	e004      	b.n	8005870 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005866:	6839      	ldr	r1, [r7, #0]
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fb17 	bl	8005e9c <USBD_CtlError>
      break;
 800586e:	bf00      	nop
  }

  return ret;
 8005870:	7bfb      	ldrb	r3, [r7, #15]
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005886:	2300      	movs	r3, #0
 8005888:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800588a:	2300      	movs	r3, #0
 800588c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	885b      	ldrh	r3, [r3, #2]
 8005896:	0a1b      	lsrs	r3, r3, #8
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	2b06      	cmp	r3, #6
 800589e:	f200 8128 	bhi.w	8005af2 <USBD_GetDescriptor+0x276>
 80058a2:	a201      	add	r2, pc, #4	; (adr r2, 80058a8 <USBD_GetDescriptor+0x2c>)
 80058a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a8:	080058c5 	.word	0x080058c5
 80058ac:	080058dd 	.word	0x080058dd
 80058b0:	0800591d 	.word	0x0800591d
 80058b4:	08005af3 	.word	0x08005af3
 80058b8:	08005af3 	.word	0x08005af3
 80058bc:	08005a93 	.word	0x08005a93
 80058c0:	08005abf 	.word	0x08005abf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	7c12      	ldrb	r2, [r2, #16]
 80058d0:	f107 0108 	add.w	r1, r7, #8
 80058d4:	4610      	mov	r0, r2
 80058d6:	4798      	blx	r3
 80058d8:	60f8      	str	r0, [r7, #12]
      break;
 80058da:	e112      	b.n	8005b02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	7c1b      	ldrb	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10d      	bne.n	8005900 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ec:	f107 0208 	add.w	r2, r7, #8
 80058f0:	4610      	mov	r0, r2
 80058f2:	4798      	blx	r3
 80058f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	3301      	adds	r3, #1
 80058fa:	2202      	movs	r2, #2
 80058fc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80058fe:	e100      	b.n	8005b02 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005908:	f107 0208 	add.w	r2, r7, #8
 800590c:	4610      	mov	r0, r2
 800590e:	4798      	blx	r3
 8005910:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3301      	adds	r3, #1
 8005916:	2202      	movs	r2, #2
 8005918:	701a      	strb	r2, [r3, #0]
      break;
 800591a:	e0f2      	b.n	8005b02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	885b      	ldrh	r3, [r3, #2]
 8005920:	b2db      	uxtb	r3, r3
 8005922:	2b05      	cmp	r3, #5
 8005924:	f200 80ac 	bhi.w	8005a80 <USBD_GetDescriptor+0x204>
 8005928:	a201      	add	r2, pc, #4	; (adr r2, 8005930 <USBD_GetDescriptor+0xb4>)
 800592a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800592e:	bf00      	nop
 8005930:	08005949 	.word	0x08005949
 8005934:	0800597d 	.word	0x0800597d
 8005938:	080059b1 	.word	0x080059b1
 800593c:	080059e5 	.word	0x080059e5
 8005940:	08005a19 	.word	0x08005a19
 8005944:	08005a4d 	.word	0x08005a4d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00b      	beq.n	800596c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	7c12      	ldrb	r2, [r2, #16]
 8005960:	f107 0108 	add.w	r1, r7, #8
 8005964:	4610      	mov	r0, r2
 8005966:	4798      	blx	r3
 8005968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800596a:	e091      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800596c:	6839      	ldr	r1, [r7, #0]
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 fa94 	bl	8005e9c <USBD_CtlError>
            err++;
 8005974:	7afb      	ldrb	r3, [r7, #11]
 8005976:	3301      	adds	r3, #1
 8005978:	72fb      	strb	r3, [r7, #11]
          break;
 800597a:	e089      	b.n	8005a90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00b      	beq.n	80059a0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	7c12      	ldrb	r2, [r2, #16]
 8005994:	f107 0108 	add.w	r1, r7, #8
 8005998:	4610      	mov	r0, r2
 800599a:	4798      	blx	r3
 800599c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800599e:	e077      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80059a0:	6839      	ldr	r1, [r7, #0]
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 fa7a 	bl	8005e9c <USBD_CtlError>
            err++;
 80059a8:	7afb      	ldrb	r3, [r7, #11]
 80059aa:	3301      	adds	r3, #1
 80059ac:	72fb      	strb	r3, [r7, #11]
          break;
 80059ae:	e06f      	b.n	8005a90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00b      	beq.n	80059d4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	7c12      	ldrb	r2, [r2, #16]
 80059c8:	f107 0108 	add.w	r1, r7, #8
 80059cc:	4610      	mov	r0, r2
 80059ce:	4798      	blx	r3
 80059d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80059d2:	e05d      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80059d4:	6839      	ldr	r1, [r7, #0]
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 fa60 	bl	8005e9c <USBD_CtlError>
            err++;
 80059dc:	7afb      	ldrb	r3, [r7, #11]
 80059de:	3301      	adds	r3, #1
 80059e0:	72fb      	strb	r3, [r7, #11]
          break;
 80059e2:	e055      	b.n	8005a90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00b      	beq.n	8005a08 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	7c12      	ldrb	r2, [r2, #16]
 80059fc:	f107 0108 	add.w	r1, r7, #8
 8005a00:	4610      	mov	r0, r2
 8005a02:	4798      	blx	r3
 8005a04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005a06:	e043      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005a08:	6839      	ldr	r1, [r7, #0]
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fa46 	bl	8005e9c <USBD_CtlError>
            err++;
 8005a10:	7afb      	ldrb	r3, [r7, #11]
 8005a12:	3301      	adds	r3, #1
 8005a14:	72fb      	strb	r3, [r7, #11]
          break;
 8005a16:	e03b      	b.n	8005a90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00b      	beq.n	8005a3c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	7c12      	ldrb	r2, [r2, #16]
 8005a30:	f107 0108 	add.w	r1, r7, #8
 8005a34:	4610      	mov	r0, r2
 8005a36:	4798      	blx	r3
 8005a38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005a3a:	e029      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005a3c:	6839      	ldr	r1, [r7, #0]
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fa2c 	bl	8005e9c <USBD_CtlError>
            err++;
 8005a44:	7afb      	ldrb	r3, [r7, #11]
 8005a46:	3301      	adds	r3, #1
 8005a48:	72fb      	strb	r3, [r7, #11]
          break;
 8005a4a:	e021      	b.n	8005a90 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005a52:	699b      	ldr	r3, [r3, #24]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00b      	beq.n	8005a70 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	7c12      	ldrb	r2, [r2, #16]
 8005a64:	f107 0108 	add.w	r1, r7, #8
 8005a68:	4610      	mov	r0, r2
 8005a6a:	4798      	blx	r3
 8005a6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005a6e:	e00f      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005a70:	6839      	ldr	r1, [r7, #0]
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fa12 	bl	8005e9c <USBD_CtlError>
            err++;
 8005a78:	7afb      	ldrb	r3, [r7, #11]
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	72fb      	strb	r3, [r7, #11]
          break;
 8005a7e:	e007      	b.n	8005a90 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8005a80:	6839      	ldr	r1, [r7, #0]
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa0a 	bl	8005e9c <USBD_CtlError>
          err++;
 8005a88:	7afb      	ldrb	r3, [r7, #11]
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8005a8e:	e038      	b.n	8005b02 <USBD_GetDescriptor+0x286>
 8005a90:	e037      	b.n	8005b02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	7c1b      	ldrb	r3, [r3, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d109      	bne.n	8005aae <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	f107 0208 	add.w	r2, r7, #8
 8005aa6:	4610      	mov	r0, r2
 8005aa8:	4798      	blx	r3
 8005aaa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005aac:	e029      	b.n	8005b02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8005aae:	6839      	ldr	r1, [r7, #0]
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f9f3 	bl	8005e9c <USBD_CtlError>
        err++;
 8005ab6:	7afb      	ldrb	r3, [r7, #11]
 8005ab8:	3301      	adds	r3, #1
 8005aba:	72fb      	strb	r3, [r7, #11]
      break;
 8005abc:	e021      	b.n	8005b02 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	7c1b      	ldrb	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d10d      	bne.n	8005ae2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ace:	f107 0208 	add.w	r2, r7, #8
 8005ad2:	4610      	mov	r0, r2
 8005ad4:	4798      	blx	r3
 8005ad6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3301      	adds	r3, #1
 8005adc:	2207      	movs	r2, #7
 8005ade:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005ae0:	e00f      	b.n	8005b02 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8005ae2:	6839      	ldr	r1, [r7, #0]
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f9d9 	bl	8005e9c <USBD_CtlError>
        err++;
 8005aea:	7afb      	ldrb	r3, [r7, #11]
 8005aec:	3301      	adds	r3, #1
 8005aee:	72fb      	strb	r3, [r7, #11]
      break;
 8005af0:	e007      	b.n	8005b02 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8005af2:	6839      	ldr	r1, [r7, #0]
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f9d1 	bl	8005e9c <USBD_CtlError>
      err++;
 8005afa:	7afb      	ldrb	r3, [r7, #11]
 8005afc:	3301      	adds	r3, #1
 8005afe:	72fb      	strb	r3, [r7, #11]
      break;
 8005b00:	bf00      	nop
  }

  if (err != 0U)
 8005b02:	7afb      	ldrb	r3, [r7, #11]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d11c      	bne.n	8005b42 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8005b08:	893b      	ldrh	r3, [r7, #8]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d011      	beq.n	8005b32 <USBD_GetDescriptor+0x2b6>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	88db      	ldrh	r3, [r3, #6]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00d      	beq.n	8005b32 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	88da      	ldrh	r2, [r3, #6]
 8005b1a:	893b      	ldrh	r3, [r7, #8]
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	bf28      	it	cs
 8005b20:	4613      	movcs	r3, r2
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005b26:	893b      	ldrh	r3, [r7, #8]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	68f9      	ldr	r1, [r7, #12]
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 fa1f 	bl	8005f70 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	88db      	ldrh	r3, [r3, #6]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d104      	bne.n	8005b44 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fa76 	bl	800602c <USBD_CtlSendStatus>
 8005b40:	e000      	b.n	8005b44 <USBD_GetDescriptor+0x2c8>
    return;
 8005b42:	bf00      	nop
    }
  }
}
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop

08005b4c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	889b      	ldrh	r3, [r3, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d130      	bne.n	8005bc0 <USBD_SetAddress+0x74>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	88db      	ldrh	r3, [r3, #6]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d12c      	bne.n	8005bc0 <USBD_SetAddress+0x74>
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	885b      	ldrh	r3, [r3, #2]
 8005b6a:	2b7f      	cmp	r3, #127	; 0x7f
 8005b6c:	d828      	bhi.n	8005bc0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	885b      	ldrh	r3, [r3, #2]
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b78:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b80:	2b03      	cmp	r3, #3
 8005b82:	d104      	bne.n	8005b8e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8005b84:	6839      	ldr	r1, [r7, #0]
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f988 	bl	8005e9c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b8c:	e01c      	b.n	8005bc8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	7bfa      	ldrb	r2, [r7, #15]
 8005b92:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fe4b 	bl	8006836 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 fa43 	bl	800602c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d004      	beq.n	8005bb6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2202      	movs	r2, #2
 8005bb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005bb4:	e008      	b.n	8005bc8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005bbe:	e003      	b.n	8005bc8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005bc0:	6839      	ldr	r1, [r7, #0]
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f96a 	bl	8005e9c <USBD_CtlError>
  }
}
 8005bc8:	bf00      	nop
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	885b      	ldrh	r3, [r3, #2]
 8005bde:	b2da      	uxtb	r2, r3
 8005be0:	4b41      	ldr	r3, [pc, #260]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005be2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005be4:	4b40      	ldr	r3, [pc, #256]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d904      	bls.n	8005bf6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8005bec:	6839      	ldr	r1, [r7, #0]
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f954 	bl	8005e9c <USBD_CtlError>
 8005bf4:	e075      	b.n	8005ce2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d002      	beq.n	8005c06 <USBD_SetConfig+0x36>
 8005c00:	2b03      	cmp	r3, #3
 8005c02:	d023      	beq.n	8005c4c <USBD_SetConfig+0x7c>
 8005c04:	e062      	b.n	8005ccc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8005c06:	4b38      	ldr	r3, [pc, #224]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d01a      	beq.n	8005c44 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8005c0e:	4b36      	ldr	r3, [pc, #216]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	461a      	mov	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2203      	movs	r2, #3
 8005c1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005c20:	4b31      	ldr	r3, [pc, #196]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	4619      	mov	r1, r3
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7ff f9f3 	bl	8005012 <USBD_SetClassConfig>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d104      	bne.n	8005c3c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8005c32:	6839      	ldr	r1, [r7, #0]
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f931 	bl	8005e9c <USBD_CtlError>
            return;
 8005c3a:	e052      	b.n	8005ce2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 f9f5 	bl	800602c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8005c42:	e04e      	b.n	8005ce2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 f9f1 	bl	800602c <USBD_CtlSendStatus>
        break;
 8005c4a:	e04a      	b.n	8005ce2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8005c4c:	4b26      	ldr	r3, [pc, #152]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d112      	bne.n	8005c7a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8005c5c:	4b22      	ldr	r3, [pc, #136]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	461a      	mov	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8005c66:	4b20      	ldr	r3, [pc, #128]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7ff f9ef 	bl	8005050 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f9da 	bl	800602c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8005c78:	e033      	b.n	8005ce2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8005c7a:	4b1b      	ldr	r3, [pc, #108]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d01d      	beq.n	8005cc4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	4619      	mov	r1, r3
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f7ff f9dd 	bl	8005050 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8005c96:	4b14      	ldr	r3, [pc, #80]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8005ca0:	4b11      	ldr	r3, [pc, #68]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7ff f9b3 	bl	8005012 <USBD_SetClassConfig>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d104      	bne.n	8005cbc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8005cb2:	6839      	ldr	r1, [r7, #0]
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 f8f1 	bl	8005e9c <USBD_CtlError>
            return;
 8005cba:	e012      	b.n	8005ce2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 f9b5 	bl	800602c <USBD_CtlSendStatus>
        break;
 8005cc2:	e00e      	b.n	8005ce2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f9b1 	bl	800602c <USBD_CtlSendStatus>
        break;
 8005cca:	e00a      	b.n	8005ce2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f8e4 	bl	8005e9c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8005cd4:	4b04      	ldr	r3, [pc, #16]	; (8005ce8 <USBD_SetConfig+0x118>)
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	4619      	mov	r1, r3
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7ff f9b8 	bl	8005050 <USBD_ClrClassConfig>
        break;
 8005ce0:	bf00      	nop
    }
  }
}
 8005ce2:	3708      	adds	r7, #8
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	200002d3 	.word	0x200002d3

08005cec <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	88db      	ldrh	r3, [r3, #6]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d004      	beq.n	8005d08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8005cfe:	6839      	ldr	r1, [r7, #0]
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f8cb 	bl	8005e9c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8005d06:	e021      	b.n	8005d4c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	db17      	blt.n	8005d42 <USBD_GetConfig+0x56>
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	dd02      	ble.n	8005d1c <USBD_GetConfig+0x30>
 8005d16:	2b03      	cmp	r3, #3
 8005d18:	d00b      	beq.n	8005d32 <USBD_GetConfig+0x46>
 8005d1a:	e012      	b.n	8005d42 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	3308      	adds	r3, #8
 8005d26:	2201      	movs	r2, #1
 8005d28:	4619      	mov	r1, r3
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f920 	bl	8005f70 <USBD_CtlSendData>
        break;
 8005d30:	e00c      	b.n	8005d4c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	3304      	adds	r3, #4
 8005d36:	2201      	movs	r2, #1
 8005d38:	4619      	mov	r1, r3
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f918 	bl	8005f70 <USBD_CtlSendData>
        break;
 8005d40:	e004      	b.n	8005d4c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8005d42:	6839      	ldr	r1, [r7, #0]
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f8a9 	bl	8005e9c <USBD_CtlError>
        break;
 8005d4a:	bf00      	nop
}
 8005d4c:	bf00      	nop
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d64:	3b01      	subs	r3, #1
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d81e      	bhi.n	8005da8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	88db      	ldrh	r3, [r3, #6]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d004      	beq.n	8005d7c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8005d72:	6839      	ldr	r1, [r7, #0]
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 f891 	bl	8005e9c <USBD_CtlError>
        break;
 8005d7a:	e01a      	b.n	8005db2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d005      	beq.n	8005d98 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f043 0202 	orr.w	r2, r3, #2
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	330c      	adds	r3, #12
 8005d9c:	2202      	movs	r2, #2
 8005d9e:	4619      	mov	r1, r3
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f8e5 	bl	8005f70 <USBD_CtlSendData>
      break;
 8005da6:	e004      	b.n	8005db2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8005da8:	6839      	ldr	r1, [r7, #0]
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f876 	bl	8005e9c <USBD_CtlError>
      break;
 8005db0:	bf00      	nop
  }
}
 8005db2:	bf00      	nop
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b082      	sub	sp, #8
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
 8005dc2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	885b      	ldrh	r3, [r3, #2]
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d106      	bne.n	8005dda <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f929 	bl	800602c <USBD_CtlSendStatus>
  }
}
 8005dda:	bf00      	nop
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
 8005dea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005df2:	3b01      	subs	r3, #1
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d80b      	bhi.n	8005e10 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	885b      	ldrh	r3, [r3, #2]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d10c      	bne.n	8005e1a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f90f 	bl	800602c <USBD_CtlSendStatus>
      }
      break;
 8005e0e:	e004      	b.n	8005e1a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f842 	bl	8005e9c <USBD_CtlError>
      break;
 8005e18:	e000      	b.n	8005e1c <USBD_ClrFeature+0x3a>
      break;
 8005e1a:	bf00      	nop
  }
}
 8005e1c:	bf00      	nop
 8005e1e:	3708      	adds	r7, #8
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	781a      	ldrb	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	785a      	ldrb	r2, [r3, #1]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	3302      	adds	r3, #2
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	3303      	adds	r3, #3
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	021b      	lsls	r3, r3, #8
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	4413      	add	r3, r2
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	3304      	adds	r3, #4
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	b29a      	uxth	r2, r3
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	3305      	adds	r3, #5
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	021b      	lsls	r3, r3, #8
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	4413      	add	r3, r2
 8005e70:	b29a      	uxth	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	3306      	adds	r3, #6
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	b29a      	uxth	r2, r3
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	3307      	adds	r3, #7
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	021b      	lsls	r3, r3, #8
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	4413      	add	r3, r2
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	80da      	strh	r2, [r3, #6]

}
 8005e92:	bf00      	nop
 8005e94:	370c      	adds	r7, #12
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bc80      	pop	{r7}
 8005e9a:	4770      	bx	lr

08005e9c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8005ea6:	2180      	movs	r1, #128	; 0x80
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 fc61 	bl	8006770 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8005eae:	2100      	movs	r1, #0
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fc5d 	bl	8006770 <USBD_LL_StallEP>
}
 8005eb6:	bf00      	nop
 8005eb8:	3708      	adds	r7, #8
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b086      	sub	sp, #24
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d032      	beq.n	8005f3a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 f834 	bl	8005f42 <USBD_GetLen>
 8005eda:	4603      	mov	r3, r0
 8005edc:	3301      	adds	r3, #1
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	005b      	lsls	r3, r3, #1
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8005ee8:	7dfb      	ldrb	r3, [r7, #23]
 8005eea:	1c5a      	adds	r2, r3, #1
 8005eec:	75fa      	strb	r2, [r7, #23]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	7812      	ldrb	r2, [r2, #0]
 8005ef8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8005efa:	7dfb      	ldrb	r3, [r7, #23]
 8005efc:	1c5a      	adds	r2, r3, #1
 8005efe:	75fa      	strb	r2, [r7, #23]
 8005f00:	461a      	mov	r2, r3
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	4413      	add	r3, r2
 8005f06:	2203      	movs	r2, #3
 8005f08:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8005f0a:	e012      	b.n	8005f32 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	60fa      	str	r2, [r7, #12]
 8005f12:	7dfa      	ldrb	r2, [r7, #23]
 8005f14:	1c51      	adds	r1, r2, #1
 8005f16:	75f9      	strb	r1, [r7, #23]
 8005f18:	4611      	mov	r1, r2
 8005f1a:	68ba      	ldr	r2, [r7, #8]
 8005f1c:	440a      	add	r2, r1
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8005f22:	7dfb      	ldrb	r3, [r7, #23]
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	75fa      	strb	r2, [r7, #23]
 8005f28:	461a      	mov	r2, r3
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	2200      	movs	r2, #0
 8005f30:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1e8      	bne.n	8005f0c <USBD_GetString+0x4e>
    }
  }
}
 8005f3a:	bf00      	nop
 8005f3c:	3718      	adds	r7, #24
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b085      	sub	sp, #20
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8005f4e:	e005      	b.n	8005f5c <USBD_GetLen+0x1a>
  {
    len++;
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	3301      	adds	r3, #1
 8005f54:	73fb      	strb	r3, [r7, #15]
    buf++;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1f5      	bne.n	8005f50 <USBD_GetLen+0xe>
  }

  return len;
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bc80      	pop	{r7}
 8005f6e:	4770      	bx	lr

08005f70 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2202      	movs	r2, #2
 8005f82:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8005f86:	88fa      	ldrh	r2, [r7, #6]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8005f8c:	88fa      	ldrh	r2, [r7, #6]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005f92:	88fb      	ldrh	r3, [r7, #6]
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	2100      	movs	r1, #0
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 fc6b 	bl	8006874 <USBD_LL_Transmit>

  return USBD_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005fb6:	88fb      	ldrh	r3, [r7, #6]
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	2100      	movs	r1, #0
 8005fbc:	68f8      	ldr	r0, [r7, #12]
 8005fbe:	f000 fc59 	bl	8006874 <USBD_LL_Transmit>

  return USBD_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2203      	movs	r2, #3
 8005fde:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8005fe2:	88fa      	ldrh	r2, [r7, #6]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8005fea:	88fa      	ldrh	r2, [r7, #6]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005ff2:	88fb      	ldrh	r3, [r7, #6]
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f000 fc5e 	bl	80068ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3710      	adds	r7, #16
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	4613      	mov	r3, r2
 8006014:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006016:	88fb      	ldrh	r3, [r7, #6]
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	2100      	movs	r1, #0
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f000 fc4c 	bl	80068ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2204      	movs	r2, #4
 8006038:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800603c:	2300      	movs	r3, #0
 800603e:	2200      	movs	r2, #0
 8006040:	2100      	movs	r1, #0
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 fc16 	bl	8006874 <USBD_LL_Transmit>

  return USBD_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006052:	b580      	push	{r7, lr}
 8006054:	b082      	sub	sp, #8
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2205      	movs	r2, #5
 800605e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006062:	2300      	movs	r3, #0
 8006064:	2200      	movs	r2, #0
 8006066:	2100      	movs	r1, #0
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 fc26 	bl	80068ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <MX_USB_DEVICE_Init>:
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
 800607c:	2200      	movs	r2, #0
 800607e:	4912      	ldr	r1, [pc, #72]	; (80060c8 <MX_USB_DEVICE_Init+0x50>)
 8006080:	4812      	ldr	r0, [pc, #72]	; (80060cc <MX_USB_DEVICE_Init+0x54>)
 8006082:	f7fe ff6c 	bl	8004f5e <USBD_Init>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d001      	beq.n	8006090 <MX_USB_DEVICE_Init+0x18>
 800608c:	f7fa fb34 	bl	80006f8 <Error_Handler>
 8006090:	490f      	ldr	r1, [pc, #60]	; (80060d0 <MX_USB_DEVICE_Init+0x58>)
 8006092:	480e      	ldr	r0, [pc, #56]	; (80060cc <MX_USB_DEVICE_Init+0x54>)
 8006094:	f7fe ff8e 	bl	8004fb4 <USBD_RegisterClass>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <MX_USB_DEVICE_Init+0x2a>
 800609e:	f7fa fb2b 	bl	80006f8 <Error_Handler>
 80060a2:	490c      	ldr	r1, [pc, #48]	; (80060d4 <MX_USB_DEVICE_Init+0x5c>)
 80060a4:	4809      	ldr	r0, [pc, #36]	; (80060cc <MX_USB_DEVICE_Init+0x54>)
 80060a6:	f7fe febf 	bl	8004e28 <USBD_CDC_RegisterInterface>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d001      	beq.n	80060b4 <MX_USB_DEVICE_Init+0x3c>
 80060b0:	f7fa fb22 	bl	80006f8 <Error_Handler>
 80060b4:	4805      	ldr	r0, [pc, #20]	; (80060cc <MX_USB_DEVICE_Init+0x54>)
 80060b6:	f7fe ff96 	bl	8004fe6 <USBD_Start>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <MX_USB_DEVICE_Init+0x4c>
 80060c0:	f7fa fb1a 	bl	80006f8 <Error_Handler>
 80060c4:	bf00      	nop
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	20000138 	.word	0x20000138
 80060cc:	200005c8 	.word	0x200005c8
 80060d0:	20000024 	.word	0x20000024
 80060d4:	20000128 	.word	0x20000128

080060d8 <CDC_Init_FS>:
 80060d8:	b580      	push	{r7, lr}
 80060da:	af00      	add	r7, sp, #0
 80060dc:	2200      	movs	r2, #0
 80060de:	4905      	ldr	r1, [pc, #20]	; (80060f4 <CDC_Init_FS+0x1c>)
 80060e0:	4805      	ldr	r0, [pc, #20]	; (80060f8 <CDC_Init_FS+0x20>)
 80060e2:	f7fe feb7 	bl	8004e54 <USBD_CDC_SetTxBuffer>
 80060e6:	4905      	ldr	r1, [pc, #20]	; (80060fc <CDC_Init_FS+0x24>)
 80060e8:	4803      	ldr	r0, [pc, #12]	; (80060f8 <CDC_Init_FS+0x20>)
 80060ea:	f7fe fecc 	bl	8004e86 <USBD_CDC_SetRxBuffer>
 80060ee:	2300      	movs	r3, #0
 80060f0:	4618      	mov	r0, r3
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	20000c74 	.word	0x20000c74
 80060f8:	200005c8 	.word	0x200005c8
 80060fc:	2000088c 	.word	0x2000088c

08006100 <CDC_DeInit_FS>:
 8006100:	b480      	push	{r7}
 8006102:	af00      	add	r7, sp, #0
 8006104:	2300      	movs	r3, #0
 8006106:	4618      	mov	r0, r3
 8006108:	46bd      	mov	sp, r7
 800610a:	bc80      	pop	{r7}
 800610c:	4770      	bx	lr
	...

08006110 <CDC_Control_FS>:
 8006110:	b480      	push	{r7}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	4603      	mov	r3, r0
 8006118:	6039      	str	r1, [r7, #0]
 800611a:	71fb      	strb	r3, [r7, #7]
 800611c:	4613      	mov	r3, r2
 800611e:	80bb      	strh	r3, [r7, #4]
 8006120:	79fb      	ldrb	r3, [r7, #7]
 8006122:	2b23      	cmp	r3, #35	; 0x23
 8006124:	d84a      	bhi.n	80061bc <CDC_Control_FS+0xac>
 8006126:	a201      	add	r2, pc, #4	; (adr r2, 800612c <CDC_Control_FS+0x1c>)
 8006128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800612c:	080061bd 	.word	0x080061bd
 8006130:	080061bd 	.word	0x080061bd
 8006134:	080061bd 	.word	0x080061bd
 8006138:	080061bd 	.word	0x080061bd
 800613c:	080061bd 	.word	0x080061bd
 8006140:	080061bd 	.word	0x080061bd
 8006144:	080061bd 	.word	0x080061bd
 8006148:	080061bd 	.word	0x080061bd
 800614c:	080061bd 	.word	0x080061bd
 8006150:	080061bd 	.word	0x080061bd
 8006154:	080061bd 	.word	0x080061bd
 8006158:	080061bd 	.word	0x080061bd
 800615c:	080061bd 	.word	0x080061bd
 8006160:	080061bd 	.word	0x080061bd
 8006164:	080061bd 	.word	0x080061bd
 8006168:	080061bd 	.word	0x080061bd
 800616c:	080061bd 	.word	0x080061bd
 8006170:	080061bd 	.word	0x080061bd
 8006174:	080061bd 	.word	0x080061bd
 8006178:	080061bd 	.word	0x080061bd
 800617c:	080061bd 	.word	0x080061bd
 8006180:	080061bd 	.word	0x080061bd
 8006184:	080061bd 	.word	0x080061bd
 8006188:	080061bd 	.word	0x080061bd
 800618c:	080061bd 	.word	0x080061bd
 8006190:	080061bd 	.word	0x080061bd
 8006194:	080061bd 	.word	0x080061bd
 8006198:	080061bd 	.word	0x080061bd
 800619c:	080061bd 	.word	0x080061bd
 80061a0:	080061bd 	.word	0x080061bd
 80061a4:	080061bd 	.word	0x080061bd
 80061a8:	080061bd 	.word	0x080061bd
 80061ac:	080061bd 	.word	0x080061bd
 80061b0:	080061bd 	.word	0x080061bd
 80061b4:	080061bd 	.word	0x080061bd
 80061b8:	080061bd 	.word	0x080061bd
 80061bc:	bf00      	nop
 80061be:	2300      	movs	r3, #0
 80061c0:	4618      	mov	r0, r3
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bc80      	pop	{r7}
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop

080061cc <CDC_Receive_FS>:
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
 80061d6:	6879      	ldr	r1, [r7, #4]
 80061d8:	480c      	ldr	r0, [pc, #48]	; (800620c <CDC_Receive_FS+0x40>)
 80061da:	f7fe fe54 	bl	8004e86 <USBD_CDC_SetRxBuffer>
 80061de:	480b      	ldr	r0, [pc, #44]	; (800620c <CDC_Receive_FS+0x40>)
 80061e0:	f7fe fe93 	bl	8004f0a <USBD_CDC_ReceivePacket>
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	461a      	mov	r2, r3
 80061ea:	6879      	ldr	r1, [r7, #4]
 80061ec:	4808      	ldr	r0, [pc, #32]	; (8006210 <CDC_Receive_FS+0x44>)
 80061ee:	f000 fc0b 	bl	8006a08 <memcpy>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	461a      	mov	r2, r3
 80061f8:	4b06      	ldr	r3, [pc, #24]	; (8006214 <CDC_Receive_FS+0x48>)
 80061fa:	601a      	str	r2, [r3, #0]
 80061fc:	4b06      	ldr	r3, [pc, #24]	; (8006218 <CDC_Receive_FS+0x4c>)
 80061fe:	2201      	movs	r2, #1
 8006200:	701a      	strb	r2, [r3, #0]
 8006202:	2300      	movs	r3, #0
 8006204:	4618      	mov	r0, r3
 8006206:	3708      	adds	r7, #8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	200005c8 	.word	0x200005c8
 8006210:	200001c8 	.word	0x200001c8
 8006214:	200002c8 	.word	0x200002c8
 8006218:	200002ce 	.word	0x200002ce

0800621c <CDC_Transmit_FS>:
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	460b      	mov	r3, r1
 8006226:	807b      	strh	r3, [r7, #2]
 8006228:	2300      	movs	r3, #0
 800622a:	73fb      	strb	r3, [r7, #15]
 800622c:	4b0d      	ldr	r3, [pc, #52]	; (8006264 <CDC_Transmit_FS+0x48>)
 800622e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006232:	60bb      	str	r3, [r7, #8]
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800623a:	2b00      	cmp	r3, #0
 800623c:	d001      	beq.n	8006242 <CDC_Transmit_FS+0x26>
 800623e:	2301      	movs	r3, #1
 8006240:	e00b      	b.n	800625a <CDC_Transmit_FS+0x3e>
 8006242:	887b      	ldrh	r3, [r7, #2]
 8006244:	461a      	mov	r2, r3
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	4806      	ldr	r0, [pc, #24]	; (8006264 <CDC_Transmit_FS+0x48>)
 800624a:	f7fe fe03 	bl	8004e54 <USBD_CDC_SetTxBuffer>
 800624e:	4805      	ldr	r0, [pc, #20]	; (8006264 <CDC_Transmit_FS+0x48>)
 8006250:	f7fe fe2c 	bl	8004eac <USBD_CDC_TransmitPacket>
 8006254:	4603      	mov	r3, r0
 8006256:	73fb      	strb	r3, [r7, #15]
 8006258:	7bfb      	ldrb	r3, [r7, #15]
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	200005c8 	.word	0x200005c8

08006268 <USBD_FS_DeviceDescriptor>:
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	6039      	str	r1, [r7, #0]
 8006272:	71fb      	strb	r3, [r7, #7]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	2212      	movs	r2, #18
 8006278:	801a      	strh	r2, [r3, #0]
 800627a:	4b03      	ldr	r3, [pc, #12]	; (8006288 <USBD_FS_DeviceDescriptor+0x20>)
 800627c:	4618      	mov	r0, r3
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	20000154 	.word	0x20000154

0800628c <USBD_FS_LangIDStrDescriptor>:
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	4603      	mov	r3, r0
 8006294:	6039      	str	r1, [r7, #0]
 8006296:	71fb      	strb	r3, [r7, #7]
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	2204      	movs	r2, #4
 800629c:	801a      	strh	r2, [r3, #0]
 800629e:	4b03      	ldr	r3, [pc, #12]	; (80062ac <USBD_FS_LangIDStrDescriptor+0x20>)
 80062a0:	4618      	mov	r0, r3
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bc80      	pop	{r7}
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	20000168 	.word	0x20000168

080062b0 <USBD_FS_ProductStrDescriptor>:
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	4603      	mov	r3, r0
 80062b8:	6039      	str	r1, [r7, #0]
 80062ba:	71fb      	strb	r3, [r7, #7]
 80062bc:	79fb      	ldrb	r3, [r7, #7]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d105      	bne.n	80062ce <USBD_FS_ProductStrDescriptor+0x1e>
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	4907      	ldr	r1, [pc, #28]	; (80062e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80062c6:	4808      	ldr	r0, [pc, #32]	; (80062e8 <USBD_FS_ProductStrDescriptor+0x38>)
 80062c8:	f7ff fdf9 	bl	8005ebe <USBD_GetString>
 80062cc:	e004      	b.n	80062d8 <USBD_FS_ProductStrDescriptor+0x28>
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	4904      	ldr	r1, [pc, #16]	; (80062e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80062d2:	4805      	ldr	r0, [pc, #20]	; (80062e8 <USBD_FS_ProductStrDescriptor+0x38>)
 80062d4:	f7ff fdf3 	bl	8005ebe <USBD_GetString>
 80062d8:	4b02      	ldr	r3, [pc, #8]	; (80062e4 <USBD_FS_ProductStrDescriptor+0x34>)
 80062da:	4618      	mov	r0, r3
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	2000105c 	.word	0x2000105c
 80062e8:	08006a5c 	.word	0x08006a5c

080062ec <USBD_FS_ManufacturerStrDescriptor>:
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	4603      	mov	r3, r0
 80062f4:	6039      	str	r1, [r7, #0]
 80062f6:	71fb      	strb	r3, [r7, #7]
 80062f8:	683a      	ldr	r2, [r7, #0]
 80062fa:	4904      	ldr	r1, [pc, #16]	; (800630c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80062fc:	4804      	ldr	r0, [pc, #16]	; (8006310 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80062fe:	f7ff fdde 	bl	8005ebe <USBD_GetString>
 8006302:	4b02      	ldr	r3, [pc, #8]	; (800630c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006304:	4618      	mov	r0, r3
 8006306:	3708      	adds	r7, #8
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}
 800630c:	2000105c 	.word	0x2000105c
 8006310:	08006a6c 	.word	0x08006a6c

08006314 <USBD_FS_SerialStrDescriptor>:
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0
 800631a:	4603      	mov	r3, r0
 800631c:	6039      	str	r1, [r7, #0]
 800631e:	71fb      	strb	r3, [r7, #7]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	221a      	movs	r2, #26
 8006324:	801a      	strh	r2, [r3, #0]
 8006326:	f000 f843 	bl	80063b0 <Get_SerialNum>
 800632a:	4b02      	ldr	r3, [pc, #8]	; (8006334 <USBD_FS_SerialStrDescriptor+0x20>)
 800632c:	4618      	mov	r0, r3
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	2000016c 	.word	0x2000016c

08006338 <USBD_FS_ConfigStrDescriptor>:
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	4603      	mov	r3, r0
 8006340:	6039      	str	r1, [r7, #0]
 8006342:	71fb      	strb	r3, [r7, #7]
 8006344:	79fb      	ldrb	r3, [r7, #7]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d105      	bne.n	8006356 <USBD_FS_ConfigStrDescriptor+0x1e>
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	4907      	ldr	r1, [pc, #28]	; (800636c <USBD_FS_ConfigStrDescriptor+0x34>)
 800634e:	4808      	ldr	r0, [pc, #32]	; (8006370 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006350:	f7ff fdb5 	bl	8005ebe <USBD_GetString>
 8006354:	e004      	b.n	8006360 <USBD_FS_ConfigStrDescriptor+0x28>
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	4904      	ldr	r1, [pc, #16]	; (800636c <USBD_FS_ConfigStrDescriptor+0x34>)
 800635a:	4805      	ldr	r0, [pc, #20]	; (8006370 <USBD_FS_ConfigStrDescriptor+0x38>)
 800635c:	f7ff fdaf 	bl	8005ebe <USBD_GetString>
 8006360:	4b02      	ldr	r3, [pc, #8]	; (800636c <USBD_FS_ConfigStrDescriptor+0x34>)
 8006362:	4618      	mov	r0, r3
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	2000105c 	.word	0x2000105c
 8006370:	08006a80 	.word	0x08006a80

08006374 <USBD_FS_InterfaceStrDescriptor>:
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	6039      	str	r1, [r7, #0]
 800637e:	71fb      	strb	r3, [r7, #7]
 8006380:	79fb      	ldrb	r3, [r7, #7]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d105      	bne.n	8006392 <USBD_FS_InterfaceStrDescriptor+0x1e>
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	4907      	ldr	r1, [pc, #28]	; (80063a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800638a:	4808      	ldr	r0, [pc, #32]	; (80063ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800638c:	f7ff fd97 	bl	8005ebe <USBD_GetString>
 8006390:	e004      	b.n	800639c <USBD_FS_InterfaceStrDescriptor+0x28>
 8006392:	683a      	ldr	r2, [r7, #0]
 8006394:	4904      	ldr	r1, [pc, #16]	; (80063a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006396:	4805      	ldr	r0, [pc, #20]	; (80063ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006398:	f7ff fd91 	bl	8005ebe <USBD_GetString>
 800639c:	4b02      	ldr	r3, [pc, #8]	; (80063a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800639e:	4618      	mov	r0, r3
 80063a0:	3708      	adds	r7, #8
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	2000105c 	.word	0x2000105c
 80063ac:	08006a8c 	.word	0x08006a8c

080063b0 <Get_SerialNum>:
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	4b0f      	ldr	r3, [pc, #60]	; (80063f4 <Get_SerialNum+0x44>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60fb      	str	r3, [r7, #12]
 80063bc:	4b0e      	ldr	r3, [pc, #56]	; (80063f8 <Get_SerialNum+0x48>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	60bb      	str	r3, [r7, #8]
 80063c2:	4b0e      	ldr	r3, [pc, #56]	; (80063fc <Get_SerialNum+0x4c>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	607b      	str	r3, [r7, #4]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4413      	add	r3, r2
 80063ce:	60fb      	str	r3, [r7, #12]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d009      	beq.n	80063ea <Get_SerialNum+0x3a>
 80063d6:	2208      	movs	r2, #8
 80063d8:	4909      	ldr	r1, [pc, #36]	; (8006400 <Get_SerialNum+0x50>)
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 f814 	bl	8006408 <IntToUnicode>
 80063e0:	2204      	movs	r2, #4
 80063e2:	4908      	ldr	r1, [pc, #32]	; (8006404 <Get_SerialNum+0x54>)
 80063e4:	68b8      	ldr	r0, [r7, #8]
 80063e6:	f000 f80f 	bl	8006408 <IntToUnicode>
 80063ea:	bf00      	nop
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	1ffff7e8 	.word	0x1ffff7e8
 80063f8:	1ffff7ec 	.word	0x1ffff7ec
 80063fc:	1ffff7f0 	.word	0x1ffff7f0
 8006400:	2000016e 	.word	0x2000016e
 8006404:	2000017e 	.word	0x2000017e

08006408 <IntToUnicode>:
 8006408:	b480      	push	{r7}
 800640a:	b087      	sub	sp, #28
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	4613      	mov	r3, r2
 8006414:	71fb      	strb	r3, [r7, #7]
 8006416:	2300      	movs	r3, #0
 8006418:	75fb      	strb	r3, [r7, #23]
 800641a:	2300      	movs	r3, #0
 800641c:	75fb      	strb	r3, [r7, #23]
 800641e:	e027      	b.n	8006470 <IntToUnicode+0x68>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	0f1b      	lsrs	r3, r3, #28
 8006424:	2b09      	cmp	r3, #9
 8006426:	d80b      	bhi.n	8006440 <IntToUnicode+0x38>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	0f1b      	lsrs	r3, r3, #28
 800642c:	b2da      	uxtb	r2, r3
 800642e:	7dfb      	ldrb	r3, [r7, #23]
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	4619      	mov	r1, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	440b      	add	r3, r1
 8006438:	3230      	adds	r2, #48	; 0x30
 800643a:	b2d2      	uxtb	r2, r2
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	e00a      	b.n	8006456 <IntToUnicode+0x4e>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	0f1b      	lsrs	r3, r3, #28
 8006444:	b2da      	uxtb	r2, r3
 8006446:	7dfb      	ldrb	r3, [r7, #23]
 8006448:	005b      	lsls	r3, r3, #1
 800644a:	4619      	mov	r1, r3
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	440b      	add	r3, r1
 8006450:	3237      	adds	r2, #55	; 0x37
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	011b      	lsls	r3, r3, #4
 800645a:	60fb      	str	r3, [r7, #12]
 800645c:	7dfb      	ldrb	r3, [r7, #23]
 800645e:	005b      	lsls	r3, r3, #1
 8006460:	3301      	adds	r3, #1
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	4413      	add	r3, r2
 8006466:	2200      	movs	r2, #0
 8006468:	701a      	strb	r2, [r3, #0]
 800646a:	7dfb      	ldrb	r3, [r7, #23]
 800646c:	3301      	adds	r3, #1
 800646e:	75fb      	strb	r3, [r7, #23]
 8006470:	7dfa      	ldrb	r2, [r7, #23]
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	429a      	cmp	r2, r3
 8006476:	d3d3      	bcc.n	8006420 <IntToUnicode+0x18>
 8006478:	bf00      	nop
 800647a:	371c      	adds	r7, #28
 800647c:	46bd      	mov	sp, r7
 800647e:	bc80      	pop	{r7}
 8006480:	4770      	bx	lr
	...

08006484 <HAL_PCD_MspInit>:
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a0d      	ldr	r2, [pc, #52]	; (80064c8 <HAL_PCD_MspInit+0x44>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d113      	bne.n	80064be <HAL_PCD_MspInit+0x3a>
 8006496:	4b0d      	ldr	r3, [pc, #52]	; (80064cc <HAL_PCD_MspInit+0x48>)
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	4a0c      	ldr	r2, [pc, #48]	; (80064cc <HAL_PCD_MspInit+0x48>)
 800649c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80064a0:	61d3      	str	r3, [r2, #28]
 80064a2:	4b0a      	ldr	r3, [pc, #40]	; (80064cc <HAL_PCD_MspInit+0x48>)
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064aa:	60fb      	str	r3, [r7, #12]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	2100      	movs	r1, #0
 80064b2:	2014      	movs	r0, #20
 80064b4:	f7fa fead 	bl	8001212 <HAL_NVIC_SetPriority>
 80064b8:	2014      	movs	r0, #20
 80064ba:	f7fa fec6 	bl	800124a <HAL_NVIC_EnableIRQ>
 80064be:	bf00      	nop
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	40005c00 	.word	0x40005c00
 80064cc:	40021000 	.word	0x40021000

080064d0 <HAL_PCD_SetupStageCallback>:
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80064e4:	4619      	mov	r1, r3
 80064e6:	4610      	mov	r0, r2
 80064e8:	f7fe fdc5 	bl	8005076 <USBD_LL_SetupStage>
 80064ec:	bf00      	nop
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <HAL_PCD_DataOutStageCallback>:
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	460b      	mov	r3, r1
 80064fe:	70fb      	strb	r3, [r7, #3]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006506:	78fb      	ldrb	r3, [r7, #3]
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	015b      	lsls	r3, r3, #5
 800650c:	4413      	add	r3, r2
 800650e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	4619      	mov	r1, r3
 8006518:	f7fe fdf8 	bl	800510c <USBD_LL_DataOutStage>
 800651c:	bf00      	nop
 800651e:	3708      	adds	r7, #8
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <HAL_PCD_DataInStageCallback>:
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	460b      	mov	r3, r1
 800652e:	70fb      	strb	r3, [r7, #3]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006536:	78fb      	ldrb	r3, [r7, #3]
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	015b      	lsls	r3, r3, #5
 800653c:	4413      	add	r3, r2
 800653e:	333c      	adds	r3, #60	; 0x3c
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	78fb      	ldrb	r3, [r7, #3]
 8006544:	4619      	mov	r1, r3
 8006546:	f7fe fe52 	bl	80051ee <USBD_LL_DataInStage>
 800654a:	bf00      	nop
 800654c:	3708      	adds	r7, #8
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <HAL_PCD_SOFCallback>:
 8006552:	b580      	push	{r7, lr}
 8006554:	b082      	sub	sp, #8
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006560:	4618      	mov	r0, r3
 8006562:	f7fe ff62 	bl	800542a <USBD_LL_SOF>
 8006566:	bf00      	nop
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <HAL_PCD_ResetCallback>:
 800656e:	b580      	push	{r7, lr}
 8006570:	b084      	sub	sp, #16
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	2301      	movs	r3, #1
 8006578:	73fb      	strb	r3, [r7, #15]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	2b02      	cmp	r3, #2
 8006580:	d001      	beq.n	8006586 <HAL_PCD_ResetCallback+0x18>
 8006582:	f7fa f8b9 	bl	80006f8 <Error_Handler>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800658c:	7bfa      	ldrb	r2, [r7, #15]
 800658e:	4611      	mov	r1, r2
 8006590:	4618      	mov	r0, r3
 8006592:	f7fe ff12 	bl	80053ba <USBD_LL_SetSpeed>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800659c:	4618      	mov	r0, r3
 800659e:	f7fe fecb 	bl	8005338 <USBD_LL_Reset>
 80065a2:	bf00      	nop
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
	...

080065ac <HAL_PCD_SuspendCallback>:
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7fe ff0c 	bl	80053d8 <USBD_LL_Suspend>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	699b      	ldr	r3, [r3, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d005      	beq.n	80065d4 <HAL_PCD_SuspendCallback+0x28>
 80065c8:	4b04      	ldr	r3, [pc, #16]	; (80065dc <HAL_PCD_SuspendCallback+0x30>)
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	4a03      	ldr	r2, [pc, #12]	; (80065dc <HAL_PCD_SuspendCallback+0x30>)
 80065ce:	f043 0306 	orr.w	r3, r3, #6
 80065d2:	6113      	str	r3, [r2, #16]
 80065d4:	bf00      	nop
 80065d6:	3708      	adds	r7, #8
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	e000ed00 	.word	0xe000ed00

080065e0 <HAL_PCD_ResumeCallback>:
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7fe ff06 	bl	8005400 <USBD_LL_Resume>
 80065f4:	bf00      	nop
 80065f6:	3708      	adds	r7, #8
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}

080065fc <USBD_LL_Init>:
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	4a28      	ldr	r2, [pc, #160]	; (80066a8 <USBD_LL_Init+0xac>)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a26      	ldr	r2, [pc, #152]	; (80066a8 <USBD_LL_Init+0xac>)
 8006610:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
 8006614:	4b24      	ldr	r3, [pc, #144]	; (80066a8 <USBD_LL_Init+0xac>)
 8006616:	4a25      	ldr	r2, [pc, #148]	; (80066ac <USBD_LL_Init+0xb0>)
 8006618:	601a      	str	r2, [r3, #0]
 800661a:	4b23      	ldr	r3, [pc, #140]	; (80066a8 <USBD_LL_Init+0xac>)
 800661c:	2208      	movs	r2, #8
 800661e:	605a      	str	r2, [r3, #4]
 8006620:	4b21      	ldr	r3, [pc, #132]	; (80066a8 <USBD_LL_Init+0xac>)
 8006622:	2202      	movs	r2, #2
 8006624:	609a      	str	r2, [r3, #8]
 8006626:	4b20      	ldr	r3, [pc, #128]	; (80066a8 <USBD_LL_Init+0xac>)
 8006628:	2200      	movs	r2, #0
 800662a:	619a      	str	r2, [r3, #24]
 800662c:	4b1e      	ldr	r3, [pc, #120]	; (80066a8 <USBD_LL_Init+0xac>)
 800662e:	2200      	movs	r2, #0
 8006630:	61da      	str	r2, [r3, #28]
 8006632:	4b1d      	ldr	r3, [pc, #116]	; (80066a8 <USBD_LL_Init+0xac>)
 8006634:	2200      	movs	r2, #0
 8006636:	621a      	str	r2, [r3, #32]
 8006638:	481b      	ldr	r0, [pc, #108]	; (80066a8 <USBD_LL_Init+0xac>)
 800663a:	f7fa ffc2 	bl	80015c2 <HAL_PCD_Init>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d001      	beq.n	8006648 <USBD_LL_Init+0x4c>
 8006644:	f7fa f858 	bl	80006f8 <Error_Handler>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800664e:	2318      	movs	r3, #24
 8006650:	2200      	movs	r2, #0
 8006652:	2100      	movs	r1, #0
 8006654:	f7fb fe5a 	bl	800230c <HAL_PCDEx_PMAConfig>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800665e:	2358      	movs	r3, #88	; 0x58
 8006660:	2200      	movs	r2, #0
 8006662:	2180      	movs	r1, #128	; 0x80
 8006664:	f7fb fe52 	bl	800230c <HAL_PCDEx_PMAConfig>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800666e:	23c0      	movs	r3, #192	; 0xc0
 8006670:	2200      	movs	r2, #0
 8006672:	2181      	movs	r1, #129	; 0x81
 8006674:	f7fb fe4a 	bl	800230c <HAL_PCDEx_PMAConfig>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800667e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006682:	2200      	movs	r2, #0
 8006684:	2101      	movs	r1, #1
 8006686:	f7fb fe41 	bl	800230c <HAL_PCDEx_PMAConfig>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006690:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006694:	2200      	movs	r2, #0
 8006696:	2182      	movs	r1, #130	; 0x82
 8006698:	f7fb fe38 	bl	800230c <HAL_PCDEx_PMAConfig>
 800669c:	2300      	movs	r3, #0
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	2000125c 	.word	0x2000125c
 80066ac:	40005c00 	.word	0x40005c00

080066b0 <USBD_LL_Start>:
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	2300      	movs	r3, #0
 80066ba:	73fb      	strb	r3, [r7, #15]
 80066bc:	2300      	movs	r3, #0
 80066be:	73bb      	strb	r3, [r7, #14]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fb f85c 	bl	8001784 <HAL_PCD_Start>
 80066cc:	4603      	mov	r3, r0
 80066ce:	73fb      	strb	r3, [r7, #15]
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f000 f948 	bl	8006968 <USBD_Get_USB_Status>
 80066d8:	4603      	mov	r3, r0
 80066da:	73bb      	strb	r3, [r7, #14]
 80066dc:	7bbb      	ldrb	r3, [r7, #14]
 80066de:	4618      	mov	r0, r3
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}

080066e6 <USBD_LL_OpenEP>:
 80066e6:	b580      	push	{r7, lr}
 80066e8:	b084      	sub	sp, #16
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
 80066ee:	4608      	mov	r0, r1
 80066f0:	4611      	mov	r1, r2
 80066f2:	461a      	mov	r2, r3
 80066f4:	4603      	mov	r3, r0
 80066f6:	70fb      	strb	r3, [r7, #3]
 80066f8:	460b      	mov	r3, r1
 80066fa:	70bb      	strb	r3, [r7, #2]
 80066fc:	4613      	mov	r3, r2
 80066fe:	803b      	strh	r3, [r7, #0]
 8006700:	2300      	movs	r3, #0
 8006702:	73fb      	strb	r3, [r7, #15]
 8006704:	2300      	movs	r3, #0
 8006706:	73bb      	strb	r3, [r7, #14]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800670e:	78bb      	ldrb	r3, [r7, #2]
 8006710:	883a      	ldrh	r2, [r7, #0]
 8006712:	78f9      	ldrb	r1, [r7, #3]
 8006714:	f7fb f98f 	bl	8001a36 <HAL_PCD_EP_Open>
 8006718:	4603      	mov	r3, r0
 800671a:	73fb      	strb	r3, [r7, #15]
 800671c:	7bfb      	ldrb	r3, [r7, #15]
 800671e:	4618      	mov	r0, r3
 8006720:	f000 f922 	bl	8006968 <USBD_Get_USB_Status>
 8006724:	4603      	mov	r3, r0
 8006726:	73bb      	strb	r3, [r7, #14]
 8006728:	7bbb      	ldrb	r3, [r7, #14]
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <USBD_LL_CloseEP>:
 8006732:	b580      	push	{r7, lr}
 8006734:	b084      	sub	sp, #16
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
 800673a:	460b      	mov	r3, r1
 800673c:	70fb      	strb	r3, [r7, #3]
 800673e:	2300      	movs	r3, #0
 8006740:	73fb      	strb	r3, [r7, #15]
 8006742:	2300      	movs	r3, #0
 8006744:	73bb      	strb	r3, [r7, #14]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800674c:	78fa      	ldrb	r2, [r7, #3]
 800674e:	4611      	mov	r1, r2
 8006750:	4618      	mov	r0, r3
 8006752:	f7fb f9d0 	bl	8001af6 <HAL_PCD_EP_Close>
 8006756:	4603      	mov	r3, r0
 8006758:	73fb      	strb	r3, [r7, #15]
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	4618      	mov	r0, r3
 800675e:	f000 f903 	bl	8006968 <USBD_Get_USB_Status>
 8006762:	4603      	mov	r3, r0
 8006764:	73bb      	strb	r3, [r7, #14]
 8006766:	7bbb      	ldrb	r3, [r7, #14]
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <USBD_LL_StallEP>:
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	70fb      	strb	r3, [r7, #3]
 800677c:	2300      	movs	r3, #0
 800677e:	73fb      	strb	r3, [r7, #15]
 8006780:	2300      	movs	r3, #0
 8006782:	73bb      	strb	r3, [r7, #14]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800678a:	78fa      	ldrb	r2, [r7, #3]
 800678c:	4611      	mov	r1, r2
 800678e:	4618      	mov	r0, r3
 8006790:	f7fb fa7a 	bl	8001c88 <HAL_PCD_EP_SetStall>
 8006794:	4603      	mov	r3, r0
 8006796:	73fb      	strb	r3, [r7, #15]
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	4618      	mov	r0, r3
 800679c:	f000 f8e4 	bl	8006968 <USBD_Get_USB_Status>
 80067a0:	4603      	mov	r3, r0
 80067a2:	73bb      	strb	r3, [r7, #14]
 80067a4:	7bbb      	ldrb	r3, [r7, #14]
 80067a6:	4618      	mov	r0, r3
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}

080067ae <USBD_LL_ClearStallEP>:
 80067ae:	b580      	push	{r7, lr}
 80067b0:	b084      	sub	sp, #16
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	6078      	str	r0, [r7, #4]
 80067b6:	460b      	mov	r3, r1
 80067b8:	70fb      	strb	r3, [r7, #3]
 80067ba:	2300      	movs	r3, #0
 80067bc:	73fb      	strb	r3, [r7, #15]
 80067be:	2300      	movs	r3, #0
 80067c0:	73bb      	strb	r3, [r7, #14]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80067c8:	78fa      	ldrb	r2, [r7, #3]
 80067ca:	4611      	mov	r1, r2
 80067cc:	4618      	mov	r0, r3
 80067ce:	f7fb fab5 	bl	8001d3c <HAL_PCD_EP_ClrStall>
 80067d2:	4603      	mov	r3, r0
 80067d4:	73fb      	strb	r3, [r7, #15]
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 f8c5 	bl	8006968 <USBD_Get_USB_Status>
 80067de:	4603      	mov	r3, r0
 80067e0:	73bb      	strb	r3, [r7, #14]
 80067e2:	7bbb      	ldrb	r3, [r7, #14]
 80067e4:	4618      	mov	r0, r3
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <USBD_LL_IsStallEP>:
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
 80067f4:	460b      	mov	r3, r1
 80067f6:	70fb      	strb	r3, [r7, #3]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006804:	2b00      	cmp	r3, #0
 8006806:	da08      	bge.n	800681a <USBD_LL_IsStallEP+0x2e>
 8006808:	78fb      	ldrb	r3, [r7, #3]
 800680a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	015b      	lsls	r3, r3, #5
 8006812:	4413      	add	r3, r2
 8006814:	332a      	adds	r3, #42	; 0x2a
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	e008      	b.n	800682c <USBD_LL_IsStallEP+0x40>
 800681a:	78fb      	ldrb	r3, [r7, #3]
 800681c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	015b      	lsls	r3, r3, #5
 8006824:	4413      	add	r3, r2
 8006826:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	4618      	mov	r0, r3
 800682e:	3714      	adds	r7, #20
 8006830:	46bd      	mov	sp, r7
 8006832:	bc80      	pop	{r7}
 8006834:	4770      	bx	lr

08006836 <USBD_LL_SetUSBAddress>:
 8006836:	b580      	push	{r7, lr}
 8006838:	b084      	sub	sp, #16
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	460b      	mov	r3, r1
 8006840:	70fb      	strb	r3, [r7, #3]
 8006842:	2300      	movs	r3, #0
 8006844:	73fb      	strb	r3, [r7, #15]
 8006846:	2300      	movs	r3, #0
 8006848:	73bb      	strb	r3, [r7, #14]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006850:	78fa      	ldrb	r2, [r7, #3]
 8006852:	4611      	mov	r1, r2
 8006854:	4618      	mov	r0, r3
 8006856:	f7fb f8c9 	bl	80019ec <HAL_PCD_SetAddress>
 800685a:	4603      	mov	r3, r0
 800685c:	73fb      	strb	r3, [r7, #15]
 800685e:	7bfb      	ldrb	r3, [r7, #15]
 8006860:	4618      	mov	r0, r3
 8006862:	f000 f881 	bl	8006968 <USBD_Get_USB_Status>
 8006866:	4603      	mov	r3, r0
 8006868:	73bb      	strb	r3, [r7, #14]
 800686a:	7bbb      	ldrb	r3, [r7, #14]
 800686c:	4618      	mov	r0, r3
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <USBD_LL_Transmit>:
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	607a      	str	r2, [r7, #4]
 800687e:	461a      	mov	r2, r3
 8006880:	460b      	mov	r3, r1
 8006882:	72fb      	strb	r3, [r7, #11]
 8006884:	4613      	mov	r3, r2
 8006886:	813b      	strh	r3, [r7, #8]
 8006888:	2300      	movs	r3, #0
 800688a:	75fb      	strb	r3, [r7, #23]
 800688c:	2300      	movs	r3, #0
 800688e:	75bb      	strb	r3, [r7, #22]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006896:	893b      	ldrh	r3, [r7, #8]
 8006898:	7af9      	ldrb	r1, [r7, #11]
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	f7fb f9bb 	bl	8001c16 <HAL_PCD_EP_Transmit>
 80068a0:	4603      	mov	r3, r0
 80068a2:	75fb      	strb	r3, [r7, #23]
 80068a4:	7dfb      	ldrb	r3, [r7, #23]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 f85e 	bl	8006968 <USBD_Get_USB_Status>
 80068ac:	4603      	mov	r3, r0
 80068ae:	75bb      	strb	r3, [r7, #22]
 80068b0:	7dbb      	ldrb	r3, [r7, #22]
 80068b2:	4618      	mov	r0, r3
 80068b4:	3718      	adds	r7, #24
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <USBD_LL_PrepareReceive>:
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b086      	sub	sp, #24
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	607a      	str	r2, [r7, #4]
 80068c4:	461a      	mov	r2, r3
 80068c6:	460b      	mov	r3, r1
 80068c8:	72fb      	strb	r3, [r7, #11]
 80068ca:	4613      	mov	r3, r2
 80068cc:	813b      	strh	r3, [r7, #8]
 80068ce:	2300      	movs	r3, #0
 80068d0:	75fb      	strb	r3, [r7, #23]
 80068d2:	2300      	movs	r3, #0
 80068d4:	75bb      	strb	r3, [r7, #22]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80068dc:	893b      	ldrh	r3, [r7, #8]
 80068de:	7af9      	ldrb	r1, [r7, #11]
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	f7fb f94a 	bl	8001b7a <HAL_PCD_EP_Receive>
 80068e6:	4603      	mov	r3, r0
 80068e8:	75fb      	strb	r3, [r7, #23]
 80068ea:	7dfb      	ldrb	r3, [r7, #23]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f000 f83b 	bl	8006968 <USBD_Get_USB_Status>
 80068f2:	4603      	mov	r3, r0
 80068f4:	75bb      	strb	r3, [r7, #22]
 80068f6:	7dbb      	ldrb	r3, [r7, #22]
 80068f8:	4618      	mov	r0, r3
 80068fa:	3718      	adds	r7, #24
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <USBD_LL_GetRxDataSize>:
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	460b      	mov	r3, r1
 800690a:	70fb      	strb	r3, [r7, #3]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006912:	78fa      	ldrb	r2, [r7, #3]
 8006914:	4611      	mov	r1, r2
 8006916:	4618      	mov	r0, r3
 8006918:	f7fb f969 	bl	8001bee <HAL_PCD_EP_GetRxCount>
 800691c:	4603      	mov	r3, r0
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
	...

08006928 <USBD_static_malloc>:
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	4b02      	ldr	r3, [pc, #8]	; (800693c <USBD_static_malloc+0x14>)
 8006932:	4618      	mov	r0, r3
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	bc80      	pop	{r7}
 800693a:	4770      	bx	lr
 800693c:	200002d4 	.word	0x200002d4

08006940 <USBD_static_free>:
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	bc80      	pop	{r7}
 8006950:	4770      	bx	lr

08006952 <HAL_PCDEx_SetConnectionState>:
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
 800695a:	460b      	mov	r3, r1
 800695c:	70fb      	strb	r3, [r7, #3]
 800695e:	bf00      	nop
 8006960:	370c      	adds	r7, #12
 8006962:	46bd      	mov	sp, r7
 8006964:	bc80      	pop	{r7}
 8006966:	4770      	bx	lr

08006968 <USBD_Get_USB_Status>:
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
 800696e:	4603      	mov	r3, r0
 8006970:	71fb      	strb	r3, [r7, #7]
 8006972:	2300      	movs	r3, #0
 8006974:	73fb      	strb	r3, [r7, #15]
 8006976:	79fb      	ldrb	r3, [r7, #7]
 8006978:	2b03      	cmp	r3, #3
 800697a:	d817      	bhi.n	80069ac <USBD_Get_USB_Status+0x44>
 800697c:	a201      	add	r2, pc, #4	; (adr r2, 8006984 <USBD_Get_USB_Status+0x1c>)
 800697e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006982:	bf00      	nop
 8006984:	08006995 	.word	0x08006995
 8006988:	0800699b 	.word	0x0800699b
 800698c:	080069a1 	.word	0x080069a1
 8006990:	080069a7 	.word	0x080069a7
 8006994:	2300      	movs	r3, #0
 8006996:	73fb      	strb	r3, [r7, #15]
 8006998:	e00b      	b.n	80069b2 <USBD_Get_USB_Status+0x4a>
 800699a:	2302      	movs	r3, #2
 800699c:	73fb      	strb	r3, [r7, #15]
 800699e:	e008      	b.n	80069b2 <USBD_Get_USB_Status+0x4a>
 80069a0:	2301      	movs	r3, #1
 80069a2:	73fb      	strb	r3, [r7, #15]
 80069a4:	e005      	b.n	80069b2 <USBD_Get_USB_Status+0x4a>
 80069a6:	2302      	movs	r3, #2
 80069a8:	73fb      	strb	r3, [r7, #15]
 80069aa:	e002      	b.n	80069b2 <USBD_Get_USB_Status+0x4a>
 80069ac:	2302      	movs	r3, #2
 80069ae:	73fb      	strb	r3, [r7, #15]
 80069b0:	bf00      	nop
 80069b2:	7bfb      	ldrb	r3, [r7, #15]
 80069b4:	4618      	mov	r0, r3
 80069b6:	3714      	adds	r7, #20
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bc80      	pop	{r7}
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop

080069c0 <__libc_init_array>:
 80069c0:	b570      	push	{r4, r5, r6, lr}
 80069c2:	2500      	movs	r5, #0
 80069c4:	4e0c      	ldr	r6, [pc, #48]	; (80069f8 <__libc_init_array+0x38>)
 80069c6:	4c0d      	ldr	r4, [pc, #52]	; (80069fc <__libc_init_array+0x3c>)
 80069c8:	1ba4      	subs	r4, r4, r6
 80069ca:	10a4      	asrs	r4, r4, #2
 80069cc:	42a5      	cmp	r5, r4
 80069ce:	d109      	bne.n	80069e4 <__libc_init_array+0x24>
 80069d0:	f000 f82e 	bl	8006a30 <_init>
 80069d4:	2500      	movs	r5, #0
 80069d6:	4e0a      	ldr	r6, [pc, #40]	; (8006a00 <__libc_init_array+0x40>)
 80069d8:	4c0a      	ldr	r4, [pc, #40]	; (8006a04 <__libc_init_array+0x44>)
 80069da:	1ba4      	subs	r4, r4, r6
 80069dc:	10a4      	asrs	r4, r4, #2
 80069de:	42a5      	cmp	r5, r4
 80069e0:	d105      	bne.n	80069ee <__libc_init_array+0x2e>
 80069e2:	bd70      	pop	{r4, r5, r6, pc}
 80069e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069e8:	4798      	blx	r3
 80069ea:	3501      	adds	r5, #1
 80069ec:	e7ee      	b.n	80069cc <__libc_init_array+0xc>
 80069ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069f2:	4798      	blx	r3
 80069f4:	3501      	adds	r5, #1
 80069f6:	e7f2      	b.n	80069de <__libc_init_array+0x1e>
 80069f8:	08006aac 	.word	0x08006aac
 80069fc:	08006aac 	.word	0x08006aac
 8006a00:	08006aac 	.word	0x08006aac
 8006a04:	08006ab0 	.word	0x08006ab0

08006a08 <memcpy>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	1e43      	subs	r3, r0, #1
 8006a0c:	440a      	add	r2, r1
 8006a0e:	4291      	cmp	r1, r2
 8006a10:	d100      	bne.n	8006a14 <memcpy+0xc>
 8006a12:	bd10      	pop	{r4, pc}
 8006a14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a1c:	e7f7      	b.n	8006a0e <memcpy+0x6>

08006a1e <memset>:
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4402      	add	r2, r0
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d100      	bne.n	8006a28 <memset+0xa>
 8006a26:	4770      	bx	lr
 8006a28:	f803 1b01 	strb.w	r1, [r3], #1
 8006a2c:	e7f9      	b.n	8006a22 <memset+0x4>
	...

08006a30 <_init>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	bf00      	nop
 8006a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a36:	bc08      	pop	{r3}
 8006a38:	469e      	mov	lr, r3
 8006a3a:	4770      	bx	lr

08006a3c <_fini>:
 8006a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a3e:	bf00      	nop
 8006a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a42:	bc08      	pop	{r3}
 8006a44:	469e      	mov	lr, r3
 8006a46:	4770      	bx	lr
