#---------------------------------------------------------------------
# start session at Mon Jan 3 13:13:25 2022
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
--------------------------------------------------------------------------------
|    Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019    | 
| Running on localhost.localdomain 1core 3.9GBytes 2.2GHz 64bits mode pid 7743 | 
|             Copyright (c) 2003-2019 Mentor Graphics Corporation              | 
|                             All Rights Reserved                              | 
|         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION          | 
|             WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION             | 
|              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.               | 
--------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0_import.tcl

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 158M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 166M, CVMEM - 1656M, PVMEM - 1656M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/verilog/demo_adder.syn.v
info VLOG8: Reading verilog file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/verilog/demo_adder.syn.v'.
warning SDB78: Removed 2 floating nets in hier 'combined56_ifelse'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
info VLOG2: Parsed 1 modules.
info SDB3: Top design set to 'combined56_ifelse'.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 167M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 168M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 168M, CVMEM - 1656M, PVMEM - 1656M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1656M, PVMEM - 1656M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition combined56_ifelse with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 11 objects (out of 11 objects)
info UI49: 8 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 110 horizontal track starting at 0 with step 0.1400
info UI49: creating 77 vertical track starting at 0 with step 0.1900
info UI49: creating 110 horizontal track starting at 0 with step 0.1400
info UI49: creating 52 vertical track starting at 0 with step 0.2800
info UI49: creating 55 horizontal track starting at 0 with step 0.2800
info UI49: creating 52 vertical track starting at 0 with step 0.2800
info UI49: creating 19 horizontal track starting at 0 with step 0.8000
info UI49: creating 18 vertical track starting at 0 with step 0.8000
info UI49: creating 10 horizontal track starting at 0 with step 1.6000
info UI49: creating 9 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition combined56_ifelse (started at Mon Jan 3 13:13:41 2022)
warning PLC2012: The port 'display[1]' is not fixed.
warning PLC2012: The port 'display[2]' is not fixed.
warning PLC2012: The port 'Rst' is not fixed.
warning PLC2012: The port 'SFD' is not fixed.
warning PLC2012: The port 'SW' is not fixed.
warning PLC2012: The port 'SFA' is not fixed.
warning PLC2012: The port 'SRD' is not fixed.
warning PLC2012: The port 'ST[6]' is not fixed.
warning PLC2012: The port 'ST[5]' is not fixed.
warning PLC2012: The port 'ST[4]' is not fixed.
warning PLC2012: The port 'ST[1]' is not fixed.
warning PLC2012: The port 'ST[2]' is not fixed.
warning PLC2012: The port 'ST[3]' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
info PLACING CELLS using 1 core.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 1 core.
100%
info =================================================================================
info PLACING CELLS using 1 core.
info PLX: 50% 100%
info =================================================================================
info PLACING CELLS using 1 core.
info PLX: 33% 66% 100%
info =================================================================================
info PLX: Found 1 unlinked cells
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 2.894140e+06
Report 'placement': Placement Report
Generated on Mon Jan 3 13:13:41 2022
  
Cell Density Map Utilization - 1 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 0 sec (CPU time: 0 sec; MEM: RSS - 175M, CVMEM - 1687M, PVMEM - 1870M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition combined56_ifelse (started at Mon Jan 3 13:13:41 2022)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 400 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 1000 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :   236 pins (via ongrid,  completely inside of pin)
 Good    :   104 pins (via ongrid,  no violations)
 Offgrid :   193 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/1000, Y: 1400/400
Done in 0.2 (0.2 CPU) seconds, used 0 MB
error PG grid is not there yet.
----------------
| PG structure |
|--------------|
| Power vias   | 
|--------------|
| Power width  | 
|--------------|
| Ground vias  | 
|--------------|
| Ground width | 
----------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 177M, CVMEM - 1687M, PVMEM - 1870M)
info Found 78 movable and 0 fixed cells in partition combined56_ifelse
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 8 cut rows, with average utilization 71.5909%, utilization with cell bloats 71.5909%.
info DP116: Legalizer has initial 78 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 78 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 78, cells moved: 77, total movement: 38.9279, max movement: 1.09793, average movement: 0.505557.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 77. First few cells with largest displacements:
info DP110: 1.10 rows, from {69288 84017, N} to {59900 90000, FS}, cell i_0_8_48.
info DP110: 1.07 rows, from {43795 55604, N} to {35200 62000, FS}, cell i_0_8_3.
info DP110: 1.02 rows, from {99765 83389, N} to {107400 90000, FS}, cell i_0_8_13.
info DP110: 0.96 rows, from {97059 54870, N} to {103600 48000, N}, cell i_0_8_31.
info DP110: 0.92 rows, from {62449 111463, N} to {56100 118000, FS}, cell i_0_8_51.
info DP111: Legalization summary: total movable cells: 78, cells moved: 77, total movement: 38.9279, max movement: 1.09793, average movement: 0.505557.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 78                  | 77          | 38.9279                | 1.09793      | 0.505557         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition combined56_ifelse with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 178M, CVMEM - 1687M, PVMEM - 1870M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 22 pins (out of 22).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 179M, CVMEM - 1687M, PVMEM - 1870M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 110
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 77
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 110
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 52
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 55
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 52
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 19
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 18
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 10
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 9
info Checking partition 'combined56_ifelse' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 110
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 77
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 110
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 52
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 55
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 52
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 19
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 18
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 10
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 9
info Check pin placement
    Total pins: 22
info Check completed.
    Total violations: 28
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 14    | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 14    | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 179M, CVMEM - 1687M, PVMEM - 1870M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 20    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 0     | Passed  | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 16    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 8     | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 8     | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 8     | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 1     | Warning | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 0     | Passed  | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 0     | Passed  | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 0     | Passed  | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 179M, CVMEM - 1687M, PVMEM - 1870M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/dbs/floorplan.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 180M, CVMEM - 1687M, PVMEM - 1870M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Mon Jan 3 13:13:42 2022
Total number of error messages:  0

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 180M, CVMEM - 1687M, PVMEM - 1870M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 180M, CVMEM - 1687M, PVMEM - 1870M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 110 horizontal track starting at 1100 with step 1400
info UI49: creating 77 vertical track starting at 50 with step 1900
info UI49: creating 110 horizontal track starting at 1100 with step 1400
info UI49: creating 52 vertical track starting at 1350 with step 2800
info UI49: creating 55 horizontal track starting at 1100 with step 2800
info UI49: creating 52 vertical track starting at 1350 with step 2800
info UI49: creating 19 horizontal track starting at 4700 with step 8000
info UI49: creating 18 vertical track starting at 4950 with step 8000
info UI49: creating 10 horizontal track starting at 4700 with step 16000
info UI49: creating 9 vertical track starting at 4950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI33: performed read constraints of /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1687M, PVMEM - 1870M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1687M, PVMEM - 1870M)
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/dbs/import.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1687M, PVMEM - 1870M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 78 movable and 0 fixed cells in partition combined56_ifelse
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        3     Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 0     Passed  Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       16    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 0     Passed  Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  16    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  8     Warning Cell row is missing M1 rail. 
 row_missing_m2_rail                  8     Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        0     Passed  The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       8     Warning The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              1     Warning The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             0     Passed  The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    0     Passed  Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   0     Passed  Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Mon Jan 3 13:13:42 2022
  
                                         Report Region Utilization                                          
   Partition/Region  MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 combined56_ifelse -  -   83.79     117.04         83.79        71.5909               37.2 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Mon Jan 3 13:13:42 2022
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Mon Jan 3 13:13:42 2022
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Mon Jan 3 13:13:42 2022
  
                  USER CONSTRAINTS                  
                      MODE default MODE new_mode Total 
 create_clock         0            2             2 
 set_input_delay      0            1             1 
 set_output_delay     0            1             1 
 set_input_transition 0            1             1 
 set_load             0            1             1 
 set_false_path       0            1             1 
 Total                0            7             7 

NRF info: Design has 71.5909 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1687M, PVMEM - 1870M)
Report 'messages': Messages Report
Generated on Mon Jan 3 13:13:42 2022
Total number of error messages:  0
  
------------------------------------------------------------------------------------------------------
|                                          Warning Messages                                          |
|------------+--------------------+------------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                  | 
|------------+--------------------+------------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.       | 
|------------+--------------------+------------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                             | 
|------------+--------------------+------------------------------------------------------------------|
| UI4        | 4                  | Only 1 cores are available; the -cpus argument was set to 2.     | 
|------------+--------------------+------------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is  | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                    | 
|------------+--------------------+------------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.             | 
|------------+--------------------+------------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                           | 
|------------+--------------------+------------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value           | 
|            |                    | 'true'.                                                          | 
|------------+--------------------+------------------------------------------------------------------|
| SDB78      | 1                  | Removed 2 floating nets in hier 'combined56_ifelse'. To keep the | 
|            |                    | floating nets, please use 'read_verilog -keep_floating_nets      | 
|            |                    | true'.                                                           | 
|------------+--------------------+------------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.            | 
|------------+--------------------+------------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of      | 
|            |                    | '4'                                                              | 
|------------+--------------------+------------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'.  | 
|------------+--------------------+------------------------------------------------------------------|
| PLC2012    | 14                 | The port 'display[1]' is not fixed.                              | 
|------------+--------------------+------------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top         | 
|            |                    | partition has been specified.                                    | 
|------------+--------------------+------------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of           | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.        | 
------------------------------------------------------------------------------------------------------

Total number of warning messages:  52
info UI33: performed source of flow_scripts/0_import.tcl for 1 sec (CPU time: 1 sec; MEM: RSS - 181M, CVMEM - 1687M, PVMEM - 1870M)
Nitro-SoC> start
info UI50: no fly lines were removed
Nitro-SoC> create_pg_rings -partitions "combined56_ifelse" -nets "VDD" -window false -layers { metal8 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal8.
warning PGR169: Trying to create power ring.   location: (5400 5400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 211M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> create_pg_rings -partitions "combined56_ifelse" -nets "VSS" -window false -layers { metal7 metal7 } -widths 4000a -step 8000a -offset { 9400a 9400a 9400a 9400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (13400 13400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> create_pg_stripes -partitions "combined56_ifelse" -nets "VDD" -window false -layer metal8 -widths 4000a -step 8000a -direction vertical -offset { 17400a 17400a } -margin { 1400a 1400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VDD has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 28     | 28    | 
|-------+--------+-------|
| Total | 28     | 28    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 14     | 14    | 
|-------+--------+-------|
| Total | 14     | 14    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 14     | 14    | 
|-------+--------+-------|
| Total | 14     | 14    | 
--------------------------

PGR_WARN: Checked 14 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> create_pg_stripes -partitions "combined56_ifelse" -nets "VSS" -window false -layer metal7 -widths 4000a -step 8000a -direction horizontal -offset { 17400a 17400a } -margin { 9400a 9400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VSS has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 32     | 32    | 
|-------+--------+-------|
| Total | 32     | 32    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

PGR_WARN: Checked 15 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 45299a -xr_area 105977a -yt_area 114368a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 64217a -xr_area 105977a -yt_area 133286a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 104909a -xr_area 105977a -yt_area 173978a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 120436a -xr_area 105977a -yt_area 189505a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 125612a -xr_area 105977a -yt_area 194681a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 130788a -xr_area 105977a -yt_area 199857a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 132572a -xr_area 105977a -yt_area 201641a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 134357a -xr_area 105977a -yt_area 203426a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 136142a -xr_area 105977a -yt_area 205211a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 136856a -xr_area 105977a -yt_area 205925a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 138641a -xr_area 105977a -yt_area 207710a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 140425a -xr_area 105977a -yt_area 209494a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 141318a -xr_area 105977a -yt_area 210387a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 142032a -xr_area 105977a -yt_area 211101a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 142924a -xr_area 105977a -yt_area 211993a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 142033a -xr_area 105977a -yt_area 211102a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 139534a -xr_area 105977a -yt_area 208603a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 138642a -xr_area 105977a -yt_area 207711a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 137749a -xr_area 105977a -yt_area 206818a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 136857a -xr_area 105977a -yt_area 205926a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 133466a -xr_area 105977a -yt_area 202535a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 130789a -xr_area 105977a -yt_area 199858a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 141318a -xr_area 105977a -yt_area 210387a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 85814a -xr_area 105977a -yt_area 154883a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 96342a -xr_area 105977a -yt_area 165411a
Nitro-SoC> zoom_to -target area -xl_area 40061a -yb_area 66895a -xr_area 105977a -yt_area 135964a
Nitro-SoC> select_area -xl_area -5688a -yb_area 102679a -xr_area 47140a -yt_area 129985a -min_size 356a -overlap false -keep false -toggle false
Nitro-SoC> clear_selection
Nitro-SoC> select_area -xl_area -7472a -yb_area 92684a -xr_area 49282a -yt_area 128200a -min_size 356a -overlap false -keep false -toggle false
Nitro-SoC> write_floorplan -file /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/import.db -partitions { combined56_ifelse } -sections { power_switches preroutes } -objects all -net_types { power_or_ground }
info HFP10: There are no power switches in partition 'combined56_ifelse'.
info HFP9: Writing section 'preroutes'...
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 78 movable and 0 fixed cells in partition combined56_ifelse
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 3     | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 16    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> trigger_gui -name main:view_errors
Nitro-SoC> source flow_scripts/3_route.tcl


#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1870M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1870M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
NRF info: Checking flow variables for route
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 78 movable and 0 fixed cells in partition combined56_ifelse
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 3     | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 16    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # fk_msg 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # get_top_partition
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info Running Single Core Timing Analysis using 1 CPU.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
Routing lib vias have been created
Routing lib vias have been selected
RRT warning: GR congestion map doesn't exist
info Use corner 'corner_0_0'
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
|-------+---------+---------|
| via8  | ok      | none    | 
|-------+---------+---------|
| via9  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '91' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition combined56_ifelse with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
#################################################################################################################
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'combined56_ifelse'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Mon Jan 3 13:28:52 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
info Found 78 movable and 0 fixed cells in partition combined56_ifelse
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
RRT warning: Skipping 'clock' routing stage because there are no clock nets
RRT info: Stage 'clock' skipped
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Mon Jan 3 13:28:52 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | combined56_ifelse          | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------

  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------

#################################################################################################################

 Auto Ideal Fanout Threshold for design 'combined56_ifelse'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

RRT info: Performing new global routing on small grid
info UI30: performing global routing on partition combined56_ifelse (started at Mon Jan 3 13:28:52 2022)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------

gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start 1100, step 1400, number 110
Sdb track: Routing Layer  2 (Vertical)   = start   50, step 1900, number 77
Sdb track: Routing Layer  3 (Horizontal) = start 1100, step 1400, number 110
Sdb track: Routing Layer  4 (Vertical)   = start 1350, step 2800, number 52
Sdb track: Routing Layer  5 (Horizontal) = start 1100, step 2800, number 55
Sdb track: Routing Layer  6 (Vertical)   = start 1350, step 2800, number 52
Sdb track: Routing Layer  7 (Horizontal) = start 4700, step 8000, number 19
Sdb track: Routing Layer  8 (Vertical)   = start 4950, step 8000, number 18
Sdb track: Routing Layer  9 (Horizontal) = start 4700, step 16000, number 10
Sdb track: Routing Layer 10 (Vertical)   = start 4950, step 16000, number 9

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 120 of 120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 146304 xStep 57000 colHi 3
 yOrig 0 yHi 154004 yStep 42000 rowHi 4

Congestion effort = medium
Timing effort     = medium

Start global routing with  1  CPUs 

info GR11: Skipping net 'n_0_1_0' status: 'gr_small'
info GR11: Skipping net 'n_0_1_1' status: 'gr_small'
info GR11: Skipping net 'n_0_3_0' status: 'gr_small'
info GR11: Skipping net 'n_0_4_0' status: 'gr_small'
info GR11: Skipping net 'n_0_5_0' status: 'gr_small'
info GR11: Skipping net 'n_0_5_1' status: 'gr_small'
info GR11: Skipping net 'n_0_6_0' status: 'gr_small'
info GR11: Skipping net 'n_0_6_1' status: 'gr_small'
info GR11: Skipping net 'n_0_7_0' status: 'gr_small'
info GR11: Skipping net 'n_0_7_1' status: 'gr_small'
info GR11: Skipping net 'n_0_8_0' status: 'gr_small'
info GR11: Skipping net 'n_0_8_1' status: 'gr_small'
info GR11: Skipping net 'n_0_8_4' status: 'gr_small'
info GR11: Skipping net 'n_0_8_7' status: 'gr_small'
info GR11: Skipping net 'n_0_8_8' status: 'gr_small'
info GR11: Skipping net 'n_0_8_9' status: 'gr_small'
info GR11: Skipping net 'n_0_8_11' status: 'gr_small'
info GR11: Skipping net 'n_0_8_19' status: 'gr_small'
info GR11: Skipping net 'n_0_8_20' status: 'gr_small'
info GR11: Skipping net 'n_0_8_22' status: 'gr_small'
info GR11: Skipping net 'n_0_8_23' status: 'gr_small'
info GR11: Skipping net 'n_0_8_24' status: 'gr_small'
info GR11: Skipping net 'n_0_8_25' status: 'gr_small'
info GR11: Skipping net 'n_0_8_26' status: 'gr_small'
info GR11: Skipping net 'n_0_8_28' status: 'gr_small'
info GR11: Skipping net 'n_0_8_29' status: 'gr_small'
info GR11: Skipping net 'n_0_8_30' status: 'gr_small'
info GR11: Skipping net 'n_0_8_31' status: 'gr_small'
info GR11: Skipping net 'n_0_8_32' status: 'gr_small'
info GR11: Skipping net 'n_0_8_35' status: 'gr_small'
info GR11: Skipping net 'n_0_8_36' status: 'gr_small'
info GR11: Skipping net 'n_0_8_37' status: 'gr_small'
info GR11: Skipping net 'n_0_8_38' status: 'gr_small'
info GR11: Skipping net 'n_0_8_39' status: 'gr_small'
info GR11: Skipping net 'n_0_8_40' status: 'gr_small'
info GR11: Skipping net 'n_0_8_41' status: 'gr_small'
info GR11: Skipping net 'n_0_8_44' status: 'gr_small'
info GR11: Skipping net 'n_0_1' status: 'gr_small'
info GR11: Skipping net 'n_0_8_45' status: 'gr_small'
info GR11: Skipping net 'n_0_8_46' status: 'gr_small'
info GR11: Skipping net 'n_0_8_47' status: 'gr_small'
info GR11: Skipping net 'n_0_8_48' status: 'gr_small'
info GR11: Skipping net 'n_0_8_49' status: 'gr_small'
info GR11: Skipping net 'n_0_8_50' status: 'gr_small'
info GR11: Skipping net 'n_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_4' status: 'gr_small'
Built 44 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did      44 of      44 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Mon Jan 3 13:28:52 2022
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 40          | 45          | 108       | 193         | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.4         | 0.466667    | 0.206349  | 0.466667    | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.0689655   | 0.0541012   | 0.0273456 | 0.0377419   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.57417e+06 | 1.26701e+06 | 147       | 2.84118e+06 | 
------------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Mon Jan 3 13:28:52 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (micron)          | 284.12 | 17.86  | 126.70 | 139.56 | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 6.29   | 44.59  | 49.12  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 59.00  | 4.00   | 29.00  | 26.00  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
-----------------------------------------------------------------------------------------------
|                                       Vias statistics                                       |
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
|                 | TOTAL  | via1   | via2   | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Number of vias  | 147.00 | 91.00  | 56.00  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Vias (%)        | 100.00 | 61.90  | 38.10  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Single vias (%) | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Double vias (%) | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
-----------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition combined56_ifelse (started at Mon Jan 3 13:28:52 2022)

Congestion ratio stats: min = 0.04, max = 0.20, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 232M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
info TDRO: Prepare timing info: derate
info TDRO: Invalidating timer
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 284 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4620 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4620 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving statistics from db
--------------------------------------------------------------------
| Property Name                | Property Value    | Property Type | 
|------------------------------+-------------------+---------------|
| name                         | sda root          | string        | 
|------------------------------+-------------------+---------------|
| top_hier                     | combined56_ifelse | string        | 
|------------------------------+-------------------+---------------|
| auto_ideal_fanout_threshold* | 1024              | int           | 
|------------------------------+-------------------+---------------|
| mv_is_enabled*               | false             | bool          | 
|------------------------------+-------------------+---------------|
| mxdb.design_state.netlist*   | false             | bool          | 
--------------------------------------------------------------------

RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 13m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0002152777777777778d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 71.59                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 0.3                                 | 
|------------------------+-------------------------------------|
| via_count_total        | 147                                 | 
----------------------------------------------------------------


info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 146300 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318565 min: 0.000000 avg: 0.046289
info metal2 layer density max: 0.000953 min: 0.000000 avg: 0.000087
info metal3 layer density max: 0.000800 min: 0.000000 avg: 0.000043
info metal4 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal5 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002152 min: 0.000000 avg: 0.000538
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------

RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 284 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 207M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Setting all clock networks in partition(s) 'combined56_ifelse':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 1     | 
|-------------------------------+-------|
| Total Sequential cells        | 3     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------

No Clock Gating elements found
RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 3 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition combined56_ifelse.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition combined56_ifelse (started at Mon Jan 3 13:28:53 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 41   | 
|-----------------------+------|
|   - no any wires      | 50   | 
--------------------------------

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 68 core library pins:
 Ideal   :    68 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 4 rows x 3 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 91 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 77X x 110Y
M2:   vertical grid 77X x 110Y
M3: horizontal grid 126X x 110Y
M4:   vertical grid 52X x 110Y
M5: horizontal grid 52X x 55Y
M6:   vertical grid 52X x 71Y
M7: horizontal grid 67X x 19Y
M8:   vertical grid 18X x 19Y
M9: horizontal grid 18X x 10Y
M10:   vertical grid 9X x 10Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 38
Fixed net vias 0
Core cells 78
Core cells with unique orientation 28: pin objects 307, obstructions 98
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 22, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 41 nets with global routing
Detected 50 nets without any routing
Detected 59 wires, 147 vias
Detected 281 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed      127 of      431 tested segments in    15 channels. Unresolved       93 violations and        5 notes
1.001 Changed       30 of      244 tested segments in    14 channels. Unresolved       15 violations and        2 notes
1.002 Changed       10 of       85 tested segments in    11 channels. Unresolved        5 violations and        2 notes
1.003 Changed        1 of       23 tested segments in     6 channels. Unresolved        0 violations and        2 notes
1.004 Changed        0 of        2 tested segments in     1 channels. Unresolved        0 violations and        2 notes
1.005 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        2 notes
Result=end(begin): viols=0(93), notes=2(5)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(2) ...
2.000 Changed        0 of      255 tested segments in    11 channels. Unresolved        0 violations and        0 notes
2.001 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Write routing ...
M1: 262 vias and 5 wires with length 0.003 (0.000 in non-prefer direction)
M2: 296 vias and 264 wires with length 0.222 (0.001 in non-prefer direction)
M3: 54 vias and 208 wires with length 0.256 (0.001 in non-prefer direction)
M4: 3 vias and 27 wires with length 0.072 (0.000 in non-prefer direction)
M5: 0 vias and 2 wires with length 0.004 (0.000 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 615 vias and 506 wires with length 0.558 (0.001 in non-prefer direction)
info UI33: performed track routing for 0 sec (CPU time: 0 sec; MEM: RSS - 243M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 237M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'combined56_ifelse'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'combined56_ifelse' (nano)         |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4700 | 0.0000 | 0       | 0.2140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 91   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 146300 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318565 min: 0.000000 avg: 0.046615
info metal2 layer density max: 0.117785 min: 0.000000 avg: 0.018762
info metal3 layer density max: 0.257257 min: 0.000000 avg: 0.026832
info metal4 layer density max: 0.060057 min: 0.000000 avg: 0.012837
info metal5 layer density max: 0.007100 min: 0.000000 avg: 0.000775
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002152 min: 0.000000 avg: 0.000538
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:53 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'combined56_ifelse' (nano)         |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4700 | 0.0000 | 0       | 0.2140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0  | 
|------------------------+-------------------------------------+--------------|
| elapsed_time  (min)    | 00h 13m                             | 00h 00m      | 
|------------------------+-------------------------------------+--------------|
| cpu_time  (min)        | 0.0002152777777777778d 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184         | 
|------------------------+-------------------------------------+--------------|
| logic_utilization  (%) | 71.59                               | 71.59        | 
|------------------------+-------------------------------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0          | 
|------------------------+-------------------------------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0          | 
|------------------------+-------------------------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0          | 
|------------------------+-------------------------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0          | 
|------------------------+-------------------------------------+--------------|
| setup_viols            | 0                                   | 0            | 
|------------------------+-------------------------------------+--------------|
| hold_viols             | 0                                   | 0            | 
|------------------------+-------------------------------------+--------------|
| slew_viols             | 0                                   | 0            | 
|------------------------+-------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0          | 
|------------------------+-------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0          | 
|------------------------+-------------------------------------+--------------|
| overflow_edges         | 0                                   |              | 
|------------------------+-------------------------------------+--------------|
| overflow_nodes         | 0                                   |              | 
|------------------------+-------------------------------------+--------------|
| wire_len_total  (mm)   | 0.3                                 | 0.6          | 
|------------------------+-------------------------------------+--------------|
| via_count_total        | 147                                 | 615          | 
-------------------------------------------------------------------------------

RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 8
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 9 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |===================================================================== 8
3.57955 | 0
7.15909 | 0
10.7386 | 0
14.3182 | 0
17.8977 | 0
21.4773 | 0
25.0568 | 0
28.6364 | 0
32.2159 | 0
35.7955 | 0
39.375  | 0
42.9545 | 0
46.5341 | 0
50.1136 | 0
53.6932 | 0
57.2727 | 0
60.8523 | 0
64.4318 | 0
68.0114 |======== 1
71.5909 |
        V     get_property -name utilization -object %object%
RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:54 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:54 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0  | tr_opt_drc_0 | 
|------------------------+------------------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 13m                            | 00h 00m      | 00h 00m      | 
|------------------------+------------------------------------+--------------+--------------|
| cpu_time  (min)        | 0.0002152777777777778d 00.0h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1184                               | 1184         | 1184         | 
|------------------------+------------------------------------+--------------+--------------|
| logic_utilization  (%) | 71.59                              | 71.59        | 71.59        | 
|------------------------+------------------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------|
| THS  (ns)              | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------|
| setup_viols            | 0                                  | 0            | 0            | 
|------------------------+------------------------------------+--------------+--------------|
| hold_viols             | 0                                  | 0            | 0            | 
|------------------------+------------------------------------+--------------+--------------|
| slew_viols             | 0                                  | 0            | 0            | 
|------------------------+------------------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------|
| overflow_edges         | 0                                  |              |              | 
|------------------------+------------------------------------+--------------+--------------|
| overflow_nodes         | 0                                  |              |              | 
|------------------------+------------------------------------+--------------+--------------|
| wire_len_total  (mm)   | 0.3                                | 0.6          | 0.6          | 
|------------------------+------------------------------------+--------------+--------------|
| via_count_total        | 147                                | 615          | 615          | 
---------------------------------------------------------------------------------------------

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:54 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:54 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| elapsed_time  (min)    | 00h 13m                            | 00h 00m      | 00h 00m      | 00h 00m      | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| cpu_time  (min)        | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| heap_memory  (Mb)      | 1184                               | 1184         | 1184         | 1184         | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| logic_utilization  (%) | 71.59                              | 71.59        | 71.59        | 71.59        | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| THS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| setup_viols            | 0                                  | 0            | 0            | 0            | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| hold_viols             | 0                                  | 0            | 0            | 0            | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| slew_viols             | 0                                  | 0            | 0            | 0            | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| overflow_edges         | 0                                  |              |              |              | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| overflow_nodes         | 0                                  |              |              |              | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| wire_len_total  (mm)   | 0.3                                | 0.6          | 0.6          | 0.6          | 
|------------------------+------------------------------------+--------------+--------------+--------------|
| via_count_total        | 147                                | 615          | 615          | 615          | 
------------------------------------------------------------------------------------------------------------

info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:54 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:54 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective DENSITY.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 91% within partition combined56_ifelse.
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1691M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:54 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0                  | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| elapsed_time  (min)    | 00h 13m                            | 00h 00m      | 00h 00m      | 00h 00m      | 00h 00m                           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| cpu_time  (min)        | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184         | 1184         | 1184         | 1184                              | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| logic_utilization  (%) | 71.59                              | 71.59        | 71.59        | 71.59        | 71.59                             | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| setup_viols            | 0                                  | 0            | 0            | 0            | 0                                 | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| hold_viols             | 0                                  | 0            | 0            | 0            | 0                                 | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| slew_viols             | 0                                  | 0            | 0            | 0            | 0                                 | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| overflow_edges         | 0                                  |              |              |              |                                   | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| overflow_nodes         | 0                                  |              |              |              |                                   | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| wire_len_total  (mm)   | 0.3                                | 0.6          | 0.6          | 0.6          | 0.6                               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------|
| via_count_total        | 147                                | 615          | 615          | 615          | 615                               | 
------------------------------------------------------------------------------------------------------------------------------------------------

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:54 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:54 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0                  | tr_opt_wns_0 | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 13m                            | 00h 00m      | 00h 00m      | 00h 00m      | 00h 00m                           | 00h 00m      | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1184                               | 1184         | 1184         | 1184         | 1184                              | 1184         | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| logic_utilization  (%) | 71.59                              | 71.59        | 71.59        | 71.59        | 71.59                             | 71.59        | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| setup_viols            | 0                                  | 0            | 0            | 0            | 0                                 | 0            | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| hold_viols             | 0                                  | 0            | 0            | 0            | 0                                 | 0            | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| slew_viols             | 0                                  | 0            | 0            | 0            | 0                                 | 0            | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| overflow_edges         | 0                                  |              |              |              |                                   |              | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                  |              |              |              |                                   |              | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 0.3                                | 0.6          | 0.6          | 0.6          | 0.6                               | 0.6          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------|
| via_count_total        | 147                                | 615          | 615          | 615          | 615                               | 615          | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:54 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:54 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:54 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 242M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0                  | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| elapsed_time  (min)    | 00h 13m                            | 00h 00m      | 00h 00m      | 00h 00m      | 00h 00m                           | 00h 00m      | 00h 00m       | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| cpu_time  (min)        | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| heap_memory  (Mb)      | 1184                               | 1184         | 1184         | 1184         | 1184                              | 1184         | 1184          | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| logic_utilization  (%) | 71.59                              | 71.59        | 71.59        | 71.59        | 71.59                             | 71.59        | 71.59         | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| WNS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| TNS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| WHS  (ps)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| THS  (ns)              | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| setup_viols            | 0                                  | 0            | 0            | 0            | 0                                 | 0            | 0             | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| hold_viols             | 0                                  | 0            | 0            | 0            | 0                                 | 0            | 0             | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| slew_viols             | 0                                  | 0            | 0            | 0            | 0                                 | 0            | 0             | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| total_slew  (ps)       | 0.0                                | 0.0          | 0.0          | 0.0          | 0.0                               | 0.0          | 0.0           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| overflow_edges         | 0                                  |              |              |              |                                   |              |               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| overflow_nodes         | 0                                  |              |              |              |                                   |              |               | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| wire_len_total  (mm)   | 0.3                                | 0.6          | 0.6          | 0.6          | 0.6                               | 0.6          | 0.6           | 
|------------------------+------------------------------------+--------------+--------------+--------------+-----------------------------------+--------------+---------------|
| via_count_total        | 147                                | 615          | 615          | 615          | 615                               | 615          | 615           | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'combined56_ifelse' (nano)         |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4700 | 0.0000 | 0       | 0.2140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info CHK10: Checking placement...
info UI30: performing detailed placement on partition combined56_ifelse (started at Mon Jan 3 13:28:55 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 75 movable and 3 fixed cells in partition combined56_ifelse
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 8 cut rows, with average utilization 67.3629%, utilization with cell bloats 67.3629%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 75, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 75                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition combined56_ifelse with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:28:55 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 91         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 146300 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318565 min: 0.000000 avg: 0.046615
info metal2 layer density max: 0.117785 min: 0.000000 avg: 0.018762
info metal3 layer density max: 0.257257 min: 0.000000 avg: 0.026832
info metal4 layer density max: 0.060057 min: 0.000000 avg: 0.012837
info metal5 layer density max: 0.007100 min: 0.000000 avg: 0.000775
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002152 min: 0.000000 avg: 0.000538
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
---------------------------------------------------------------------------------
|         MCMM variability report for design 'combined56_ifelse' (nano)         |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4700 | 0.0000 | 0       | 0.2140 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 284 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'true'

Setting all clock networks in partition(s) 'combined56_ifelse':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 1     | 
|-------------------------------+-------|
| Total Sequential cells        | 3     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------

No Clock Gating elements found
RRT info: Found 3 pre-existing "fixed" Sequential leaf cells of clock networks
 3 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition combined56_ifelse.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition combined56_ifelse (started at Mon Jan 3 13:28:55 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 93   | 281  | 
|-----------------------+------+------|
| To be routed :        | 90   | 277  | 
|-----------------------+------+------|
|   - signal            | 90   | 277  | 
|-----------------------+------+------|
| To be skipped :       | 3    | 4    | 
|-----------------------+------+------|
|   - marked dont_route | 1    | 4    | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 90   | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 90   | 
--------------------------------

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

Routing Cell Library initialization ...
 core  lib cells:   17 with     68 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 68 core library pins:
 Ideal   :    68 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 4 rows x 3 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 90 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 77X x 110Y
M2:   vertical grid 77X x 110Y
M3: horizontal grid 126X x 110Y
M4:   vertical grid 52X x 110Y
M5: horizontal grid 52X x 55Y
M6:   vertical grid 52X x 71Y
M7: horizontal grid 67X x 19Y
M8:   vertical grid 18X x 19Y
M9: horizontal grid 18X x 10Y
M10:   vertical grid 9X x 10Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 46
Fixed net vias 8
Core cells 78
Core cells with unique orientation 28: pin objects 307, obstructions 98
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 22, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 50 nets with detail routing
Detected 40 nets with mixed global and detail routing
Detected 554 wires, 749 vias
Detected 277 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed        0 of      454 tested segments in    17 channels. Unresolved        0 violations and        0 notes
1.001 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(2) ...
2.000 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(3) ...
3.000 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Write routing ...
M1: 259 vias and 4 wires with length 0.003 (0.000 in non-prefer direction)
M2: 293 vias and 260 wires with length 0.218 (0.001 in non-prefer direction)
M3: 52 vias and 205 wires with length 0.249 (0.001 in non-prefer direction)
M4: 3 vias and 26 wires with length 0.064 (0.000 in non-prefer direction)
M5: 0 vias and 2 wires with length 0.004 (0.000 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 607 vias and 497 wires with length 0.538 (0.001 in non-prefer direction)
info UI33: performed track routing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'combined56_ifelse'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   17 with     68 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 93   | 281  | 
|-----------------------+------+------|
| To be routed :        | 90   | 277  | 
|-----------------------+------+------|
|   - signal            | 90   | 277  | 
|-----------------------+------+------|
| To be skipped :       | 3    | 4    | 
|-----------------------+------+------|
|   - marked dont_route | 1    | 4    | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 90   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 146300 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318565 min: 0.000000 avg: 0.046615
info metal2 layer density max: 0.117785 min: 0.000000 avg: 0.018762
info metal3 layer density max: 0.257257 min: 0.000000 avg: 0.026832
info metal4 layer density max: 0.060057 min: 0.000000 avg: 0.012837
info metal5 layer density max: 0.007100 min: 0.000000 avg: 0.000775
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002152 min: 0.000000 avg: 0.000538
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...

'clock_si' has 1 victims

'clock_si' score is 1

Si Assist: total victims: 1
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 1
Si Assist: total victims: 1 aggressors: 5
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=6
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: repair SI violations' OS_I_1(2,4)_M8_SO_C11 (pass 1) ...
complete (2/2): viols (6->0)
Result=end(begin): opens=0(0), viols=0(6)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Si Assist: updating victims...
Saving routing in 'eco' mode ...

Number of touched nets: 4
Number of changed nets: 4

1 nets (1 clocks) have got their timing invalidated
6 changed nets have not been invalidated because of the slack threshold
Collecting clock nets...
Collected 1 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: pass 1 score improved by 100%: 1 -> 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Result=end(begin): opens=0(0), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 4

info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0 | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0                 | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1                       | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| elapsed_time  (min)    | 00h 13m                           | 00h 00m     | 00h 00m      | 00h 00m      | 00h 00m                          | 00h 00m      | 00h 00m       | 00h 00m                           | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| cpu_time  (min)        | 0.0002152777777777778d00.0h 00.0m | 00.0h00.0m  | 00.0h00.0m   | 00.0h00.0m   | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m    | 1.3888888888888888e-5d00.0h 00.0m | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                              | 1184        | 1184         | 1184         | 1184                             | 1184         | 1184          | 1184                              | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| logic_utilization  (%) | 71.59                             | 71.59       | 71.59        | 71.59        | 71.59                            | 71.59        | 71.59         | 71.59                             | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| WNS  (ps)              | 0.0                               | 0.0         | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| TNS  (ns)              | 0.0                               | 0.0         | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| WHS  (ps)              | 0.0                               | 0.0         | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| THS  (ns)              | 0.0                               | 0.0         | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| setup_viols            | 0                                 | 0           | 0            | 0            | 0                                | 0            | 0             | 0                                 | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| hold_viols             | 0                                 | 0           | 0            | 0            | 0                                | 0            | 0             | 0                                 | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| slew_viols             | 0                                 | 0           | 0            | 0            | 0                                | 0            | 0             | 0                                 | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                               | 0.0         | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| total_slew  (ps)       | 0.0                               | 0.0         | 0.0          | 0.0          | 0.0                              | 0.0          | 0.0           | 0.0                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| overflow_edges         | 0                                 |             |              |              |                                  |              |               |                                   | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| overflow_nodes         | 0                                 |             |              |              |                                  |              |               |                                   | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| wire_len_total  (mm)   | 0.3                               | 0.6         | 0.6          | 0.6          | 0.6                              | 0.6          | 0.6           | 0.6                               | 
|------------------------+-----------------------------------+-------------+--------------+--------------+----------------------------------+--------------+---------------+-----------------------------------|
| via_count_total        | 147                               | 615         | 615          | 615          | 615                              | 615          | 615           | 613                               | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
info UI30: performing final routing on partition combined56_ifelse (started at Mon Jan 3 13:28:56 2022)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 91   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 93   | 281  | 
|-----------------------+------+------|
| To be routed :        | 90   | 277  | 
|-----------------------+------+------|
|   - signal            | 90   | 277  | 
|-----------------------+------+------|
| To be skipped :       | 3    | 4    | 
|-----------------------+------+------|
|   - marked dont_route | 1    | 4    | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 90   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 146300 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318565 min: 0.000000 avg: 0.046626
info metal2 layer density max: 0.117785 min: 0.000000 avg: 0.018839
info metal3 layer density max: 0.257931 min: 0.000000 avg: 0.026465
info metal4 layer density max: 0.059257 min: 0.000000 avg: 0.012788
info metal5 layer density max: 0.013500 min: 0.000000 avg: 0.001175
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002152 min: 0.000000 avg: 0.000538
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 248M)
-----------------------------------------------------------------------------
|       MCMM variability report for design 'combined56_ifelse' (nano)       |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4640 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition combined56_ifelse (started at Mon Jan 3 13:28:56 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 91   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 260M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 260M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 50% 100% 
Processing via2: 100% 
Processing via3: 50% 100% 
Processing via4: 100% 
Processing via5: 100% 
Processing via6: 100% 
Processing via7: 100% 
Processing via8: 100% 
Processing via9: 100% 

Incremental timing update of 91 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Mon Jan 3 13:28:56 2022
  
-------------------------------------------------------------------------------------------------
|                                  DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Checked vias      | 613   | 262   | 294   | 52    | 5      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias     | 529   | 229   | 246   | 49    | 5      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias (%) | 86.30 | 87.40 | 83.67 | 94.23 | 100.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
-------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
|                                  Via statistics in the design                                  |
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
|                 | TOTAL  | via1   | via2   | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Number of vias  | 613.00 | 262.00 | 294.00 | 52.00 | 5.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Vias (%)        | 100.00 | 42.74  | 47.96  | 8.48  | 0.82   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Single vias (%) | 13.70  | 12.60  | 16.33  | 5.77  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Double vias (%) | 86.30  | 87.40  | 83.67  | 94.23 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Multi vias (%)  | 0.00   | 0.00   | 0.00   | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 260M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 241M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Mon Jan 3 13:28:56 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 241M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
-------------------------------------------------------------------------
|     MCMM variability report for design 'combined56_ifelse' (pico)     |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 466.0 | 0.0 | 0       | 217.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT warning: Couldn't find any cells for USQ opt.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:56 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:28:56 2022)
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------
|                       GR Configuration                        |
|-------------------+----------+--------+-----------+-----------|
|                   | Mode     | Tracks | Min Layer | Max Layer | 
|-------------------+----------+--------+-----------+-----------|
| combined56_ifelse | unfolded | 30     | 1         | 10        | 
-----------------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design combined56_ifelse.
info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

WNS:0 TNS:0 TNDD:-6.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 AREA:83.79

info OPT24: optimize_max_util is set to 100% in partition combined56_ifelse (0 density boxes are currently over utilized: max=71.5909%).

info DUM207: optimize: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition combined56_ifelse old max-util 100 new max-util 100.
Report 'combined56_ifelse': Design Report
Generated on Mon Jan 3 13:28:56 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 78    | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 3     | 3.84       | 
| Inverters      | 19    | 24.35      | 
| Registers      | 3     | 3.84       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 35    | 44.87      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 78    | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 83.79                  | 71.59           | 
| Buffers, Inverters | 12.502                 | 10.68           | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 117.04                 | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 92    | 100        | 
| Orphaned        | 2     | 2.17       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 54    | 58.69      | 
| 2 Fanouts       | 12    | 13.04      | 
| 3-30 Fanouts    | 24    | 26.08      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  |========================================================================= 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition combined56_ifelse (started at Mon Jan 3 13:28:56 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 75 movable and 3 fixed cells in partition combined56_ifelse
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 8 cut rows, with average utilization 67.3629%, utilization with cell bloats 67.3629%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 75, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 75                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition combined56_ifelse old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition combined56_ifelse with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)

Setting all clock networks in partition(s) 'combined56_ifelse':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 1     | 
|-------------------------------+-------|
| Total Sequential cells        | 3     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------

No Clock Gating elements found
RRT info: Found 3 pre-existing "fixed" Sequential leaf cells of clock networks
 3 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition combined56_ifelse.

info CHK10: Checking placement...
info Found 75 movable and 3 fixed cells in partition combined56_ifelse
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: combined56_ifelse; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition combined56_ifelse:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 91         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 91         | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 91         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
-------------------------------------------------------------------------
|     MCMM variability report for design 'combined56_ifelse' (pico)     |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 466.0 | 0.0 | 0       | 217.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   17 with     68 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 91   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 146300 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334765 min: 0.000000 avg: 0.049739
info metal2 layer density max: 0.142986 min: 0.000000 avg: 0.022724
info metal3 layer density max: 0.277559 min: 0.000000 avg: 0.029932
info metal4 layer density max: 0.063167 min: 0.000000 avg: 0.013691
info metal5 layer density max: 0.016071 min: 0.000000 avg: 0.001389
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002152 min: 0.000000 avg: 0.000538
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition combined56_ifelse (started at Mon Jan 3 13:28:56 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 91   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
-------------------------------------------------------------------------
|     MCMM variability report for design 'combined56_ifelse' (pico)     |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 466.0 | 0.0 | 0       | 217.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 50% 100% 
Processing via2: 100% 
Processing via3: 50% 100% 
Processing via4: 100% 
Processing via5: 100% 
Processing via6: 100% 
Processing via7: 100% 
Processing via8: 100% 
Processing via9: 100% 

Incremental timing update of 3 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Mon Jan 3 13:28:56 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 613   | 262  | 294  | 52   | 5    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 3     | 0    | 3    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.49  | 0.00 | 1.02 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------
|                                  Via statistics in the design                                  |
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
|                 | TOTAL  | via1   | via2   | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Number of vias  | 613.00 | 262.00 | 294.00 | 52.00 | 5.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Vias (%)        | 100.00 | 42.74  | 47.96  | 8.48  | 0.82   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Single vias (%) | 13.21  | 12.60  | 15.31  | 5.77  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Double vias (%) | 86.79  | 87.40  | 84.69  | 94.23 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Multi vias (%)  | 0.00   | 0.00   | 0.00   | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition combined56_ifelse (started at Mon Jan 3 13:28:56 2022)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   17 with     33 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 93   | 281  | 
|-------------------+------+------|
| To be routed :    | 91   | 281  | 
|-------------------+------+------|
|   - signal        | 91   | 281  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 91   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 253M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Mon Jan 03 13:28:56 EET 2022
Report 'application': Application Report
Generated on Mon Jan 3 13:28:56 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1691                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 258                                                          | 
| CPU time (minutes)       | 0.42                                                         | 
| Elapsed time (minutes)   | 15.53                                                        | 
| Load Averages            | 0.47 0.19 0.15                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.2                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 7743                                                         | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.journal                                           | 
| Working directory        | /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/.nitro_tmp_local | 
|                          host.localdomain_7743                                        | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Mon Jan 03 13:28:56 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Mon Jan 3 13:28:56 2022
  
----------------------------------------------------------
| MCMM variability report for design 'combined56_ifelse' |
|                         (nano)                         |
|--------------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts            | 
----------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1691M, PVMEM - 1870M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1691M, PVMEM - 1870M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 12        12              | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:28:56 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.4990 3         3               | 
| 0.5000 - 0.9990 9         12              | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M)
NRF info: Writing Detailed Setup Timing Path Reports Mon Jan 03 13:28:56 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Mon Jan 03 13:28:56 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Mon Jan 03 13:28:56 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
NRF info: Writing Physical Reports Mon Jan 03 13:28:56 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
NRF info: Reports completed Mon Jan 03 13:28:56 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 4 sec (CPU time: 3 sec; MEM: RSS - 259M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> write_db -file /home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/RoutedCombined56IfElse -name RoutedCombined56IfElse -overwrite true -data all
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/VLSI/vlsilab02/Lab5/work/RoutedCombined56IfElse'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 269M, CVMEM - 1692M, PVMEM - 1870M)
