## RISC-V-SIM
RISC-V-SIM is a graphical 5-stage pipeline simulator for the RISC-V ISA.
RISC-V-SIM is written using Qt 5 and C++14.

## Downloading

## Building

## Usage
