Analysis & Synthesis report for ProjectFSM
Sat Dec 02 22:12:05 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ProjectFSM|mainmodule:a0|control2:C2|current_state
 12. State Machine - |ProjectFSM|mainmodule:a0|control1:C1|current_state
 13. State Machine - |ProjectFSM|main_audio:m0|avconf:avc|mSetup_ST
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated
 20. Source assignments for main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated
 21. Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 22. Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 23. Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 24. Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 25. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:a_delay
 26. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 27. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 28. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 29. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 30. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 31. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 32. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 33. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 34. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 35. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 36. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 37. Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 43. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 44. Parameter Settings for User Entity Instance: main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 46. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 47. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 48. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 49. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 50. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 51. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 52. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 53. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 54. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 55. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 56. Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 57. Parameter Settings for User Entity Instance: main_audio:m0|avconf:avc
 58. Parameter Settings for User Entity Instance: mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component
 59. Parameter Settings for User Entity Instance: mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component
 60. Parameter Settings for User Entity Instance: mainmodule:a0|datapath2:D2|DivCkt:u0|lpm_divide:LPM_DIVIDE_component
 61. altsyncram Parameter Settings by Entity Instance
 62. altpll Parameter Settings by Entity Instance
 63. scfifo Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "mainmodule:a0|datapath2:D2|DivCkt:u0"
 65. Port Connectivity Checks: "mainmodule:a0|datapath1:D1|sqrt:u1"
 66. Port Connectivity Checks: "mainmodule:a0|datapath1:D1|DivCkt:u0"
 67. Port Connectivity Checks: "Keyboard:U2"
 68. Port Connectivity Checks: "main_audio:m0|avconf:avc|I2C_Controller:u0"
 69. Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 70. Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 71. Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 72. Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller"
 73. Port Connectivity Checks: "main_audio:m0|FinalSound:r1"
 74. Port Connectivity Checks: "main_audio:m0"
 75. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 76. Port Connectivity Checks: "vga_adapter:VGA"
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Analysis & Synthesis Messages
 80. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 02 22:12:04 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; ProjectFSM                                      ;
; Top-level Entity Name           ; ProjectFSM                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 536                                             ;
; Total pins                      ; 92                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,501,952                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ProjectFSM         ; ProjectFSM         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+-----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; DivCkt.v                          ; yes             ; User Wizard-Generated File             ; W:/Project/DivCkt.v                                                       ;         ;
; sqrt.v                            ; yes             ; User Wizard-Generated File             ; W:/Project/sqrt.v                                                         ;         ;
; mainmodule.v                      ; yes             ; User Verilog HDL File                  ; W:/Project/mainmodule.v                                                   ;         ;
; vga_pll.v                         ; yes             ; User Wizard-Generated File             ; W:/Project/vga_pll.v                                                      ;         ;
; vga_controller.v                  ; yes             ; User Verilog HDL File                  ; W:/Project/vga_controller.v                                               ;         ;
; vga_address_translator.v          ; yes             ; User Verilog HDL File                  ; W:/Project/vga_address_translator.v                                       ;         ;
; vga_adapter.v                     ; yes             ; User Verilog HDL File                  ; W:/Project/vga_adapter.v                                                  ;         ;
; hex.v                             ; yes             ; User Verilog HDL File                  ; W:/Project/hex.v                                                          ;         ;
; I2C_Controller.v                  ; yes             ; User Verilog HDL File                  ; W:/Project/I2C_Controller.v                                               ;         ;
; avconf.v                          ; yes             ; User Verilog HDL File                  ; W:/Project/avconf.v                                                       ;         ;
; Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; W:/Project/Audio_Controller.v                                             ;         ;
; Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; W:/Project/Audio_Clock.v                                                  ;         ;
; Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; W:/Project/Altera_UP_SYNC_FIFO.v                                          ;         ;
; Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; W:/Project/Altera_UP_Clock_Edge.v                                         ;         ;
; Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; W:/Project/Altera_UP_Audio_Out_Serializer.v                               ;         ;
; Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; W:/Project/Altera_UP_Audio_In_Deserializer.v                              ;         ;
; Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; W:/Project/Altera_UP_Audio_Bit_Counter.v                                  ;         ;
; main_audio.v                      ; yes             ; User Verilog HDL File                  ; W:/Project/main_audio.v                                                   ;         ;
; design.mif                        ; yes             ; User Memory Initialization File        ; W:/Project/design.mif                                                     ;         ;
; ProjectFSM.v                      ; yes             ; User Verilog HDL File                  ; W:/Project/ProjectFSM.v                                                   ;         ;
; FinalSound.v                      ; yes             ; User Wizard-Generated File             ; W:/Project/FinalSound.v                                                   ;         ;
; Keyboard.v                        ; yes             ; User Verilog HDL File                  ; W:/Project/Keyboard.v                                                     ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal180.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_lbm1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/altsyncram_lbm1.tdf                                         ;         ;
; db/decode_nma.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/decode_nma.tdf                                              ;         ;
; db/decode_g2a.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/decode_g2a.tdf                                              ;         ;
; db/mux_8hb.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/mux_8hb.tdf                                                 ;         ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/altpll_80u.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/altpll_80u.tdf                                              ;         ;
; db/altsyncram_s5i1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/altsyncram_s5i1.tdf                                         ;         ;
; peat.mif                          ; yes             ; Auto-Found Memory Initialization File  ; W:/Project/peat.mif                                                       ;         ;
; db/decode_51a.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/decode_51a.tdf                                              ;         ;
; db/mux_bhb.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/mux_bhb.tdf                                                 ;         ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_7ba1.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/scfifo_7ba1.tdf                                             ;         ;
; db/a_dpfifo_q2a1.tdf              ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/a_dpfifo_q2a1.tdf                                           ;         ;
; db/altsyncram_n3i1.tdf            ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/altsyncram_n3i1.tdf                                         ;         ;
; db/cmpr_6l8.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/cmpr_6l8.tdf                                                ;         ;
; db/cntr_h2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/cntr_h2b.tdf                                                ;         ;
; db/cntr_u27.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/cntr_u27.tdf                                                ;         ;
; db/cntr_i2b.tdf                   ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/cntr_i2b.tdf                                                ;         ;
; db/audio_clock_altpll.v           ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/audio_clock_altpll.v                                        ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_g0s.tdf             ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/lpm_divide_g0s.tdf                                          ;         ;
; db/sign_div_unsign_b6h.tdf        ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/sign_div_unsign_b6h.tdf                                     ;         ;
; db/alt_u_div_8te.tdf              ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/alt_u_div_8te.tdf                                           ;         ;
; altsqrt.tdf                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf             ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; dffpipe.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_vhc.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/add_sub_vhc.tdf                                             ;         ;
; db/add_sub_uhc.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/add_sub_uhc.tdf                                             ;         ;
; db/add_sub_thc.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/add_sub_thc.tdf                                             ;         ;
; db/add_sub_shc.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/add_sub_shc.tdf                                             ;         ;
; db/add_sub_qhc.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/Project/db/add_sub_qhc.tdf                                             ;         ;
; dffpipe.tdf                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/dffpipe.tdf             ;         ;
+-----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 701            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1127           ;
;     -- 7 input functions                    ; 18             ;
;     -- 6 input functions                    ; 235            ;
;     -- 5 input functions                    ; 227            ;
;     -- 4 input functions                    ; 185            ;
;     -- <=3 input functions                  ; 462            ;
;                                             ;                ;
; Dedicated logic registers                   ; 536            ;
;                                             ;                ;
; I/O pins                                    ; 92             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1501952        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 689            ;
; Total fan-out                               ; 10911          ;
; Average fan-out                             ; 5.14           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                       ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |ProjectFSM                                                      ; 1127 (18)           ; 536 (0)                   ; 1501952           ; 2          ; 92   ; 0            ; |ProjectFSM                                                                                                                                                                                                                                               ; ProjectFSM                      ; work         ;
;    |Keyboard:U2|                                                 ; 27 (27)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|Keyboard:U2                                                                                                                                                                                                                                   ; Keyboard                        ; work         ;
;    |hex_decoder:h0|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|hex_decoder:h0                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;    |hex_decoder:h1|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|hex_decoder:h1                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;    |hex_decoder:h2|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|hex_decoder:h2                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;    |hex_decoder:h3|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|hex_decoder:h3                                                                                                                                                                                                                                ; hex_decoder                     ; work         ;
;    |main_audio:m0|                                               ; 388 (57)            ; 266 (46)                  ; 810752            ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0                                                                                                                                                                                                                                 ; main_audio                      ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 195 (4)             ; 142 (4)                   ; 8192              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 37 (4)              ; 28 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 17 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 17 (9)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                             ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 16 (8)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                        ; a_dpfifo_q2a1                   ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 153 (57)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll              ; work         ;
;       |FinalSound:r1|                                            ; 39 (0)              ; 3 (0)                     ; 802560            ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|FinalSound:r1                                                                                                                                                                                                                   ; FinalSound                      ; work         ;
;          |altsyncram:altsyncram_component|                       ; 39 (0)              ; 3 (0)                     ; 802560            ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component                                                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_s5i1:auto_generated|                     ; 39 (0)              ; 3 (3)                     ; 802560            ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated                                                                                                                                                    ; altsyncram_s5i1                 ; work         ;
;                |decode_51a:rden_decode|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|decode_51a:rden_decode                                                                                                                             ; decode_51a                      ; work         ;
;                |mux_bhb:mux2|                                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|mux_bhb:mux2                                                                                                                                       ; mux_bhb                         ; work         ;
;       |avconf:avc|                                               ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|avconf:avc                                                                                                                                                                                                                      ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|main_audio:m0|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                  ; work         ;
;    |mainmodule:a0|                                               ; 577 (21)            ; 213 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0                                                                                                                                                                                                                                 ; mainmodule                      ; work         ;
;       |control1:C1|                                              ; 18 (18)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|control1:C1                                                                                                                                                                                                                     ; control1                        ; work         ;
;       |control2:C2|                                              ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|control2:C2                                                                                                                                                                                                                     ; control2                        ; work         ;
;       |datapath1:D1|                                             ; 253 (103)           ; 55 (55)                   ; 0                 ; 1          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1                                                                                                                                                                                                                    ; datapath1                       ; work         ;
;          |DivCkt:u0|                                             ; 124 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|DivCkt:u0                                                                                                                                                                                                          ; DivCkt                          ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                    ; 124 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_g0s:auto_generated|                   ; 124 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated                                                                                                                                            ; lpm_divide_g0s                  ; work         ;
;                   |sign_div_unsign_b6h:divider|                  ; 124 (26)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated|sign_div_unsign_b6h:divider                                                                                                                ; sign_div_unsign_b6h             ; work         ;
;                      |alt_u_div_8te:divider|                     ; 98 (98)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated|sign_div_unsign_b6h:divider|alt_u_div_8te:divider                                                                                          ; alt_u_div_8te                   ; work         ;
;          |sqrt:u1|                                               ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1                                                                                                                                                                                                            ; sqrt                            ; work         ;
;             |altsqrt:ALTSQRT_component|                          ; 26 (5)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component                                                                                                                                                                                  ; altsqrt                         ; work         ;
;                |lpm_add_sub:subtractors[1]|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;                   |add_sub_shc:auto_generated|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated                                                                                                                            ; add_sub_shc                     ; work         ;
;                |lpm_add_sub:subtractors[2]|                      ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;                   |add_sub_thc:auto_generated|                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated                                                                                                                            ; add_sub_thc                     ; work         ;
;                |lpm_add_sub:subtractors[3]|                      ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;                   |add_sub_uhc:auto_generated|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated                                                                                                                            ; add_sub_uhc                     ; work         ;
;                |lpm_add_sub:subtractors[4]|                      ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;                   |add_sub_vhc:auto_generated|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated                                                                                                                            ; add_sub_vhc                     ; work         ;
;       |datapath2:D2|                                             ; 261 (134)           ; 118 (118)                 ; 0                 ; 1          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath2:D2                                                                                                                                                                                                                    ; datapath2                       ; work         ;
;          |DivCkt:u0|                                             ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath2:D2|DivCkt:u0                                                                                                                                                                                                          ; DivCkt                          ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|                    ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath2:D2|DivCkt:u0|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                          ; lpm_divide                      ; work         ;
;                |lpm_divide_g0s:auto_generated|                   ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath2:D2|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated                                                                                                                                            ; lpm_divide_g0s                  ; work         ;
;                   |sign_div_unsign_b6h:divider|                  ; 127 (35)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath2:D2|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated|sign_div_unsign_b6h:divider                                                                                                                ; sign_div_unsign_b6h             ; work         ;
;                      |alt_u_div_8te:divider|                     ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|mainmodule:a0|datapath2:D2|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated|sign_div_unsign_b6h:divider|alt_u_div_8te:divider                                                                                          ; alt_u_div_8te                   ; work         ;
;    |vga_adapter:VGA|                                             ; 89 (0)              ; 34 (0)                    ; 691200            ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA                                                                                                                                                                                                                               ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 46 (0)              ; 8 (0)                     ; 691200            ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                        ; altsyncram                      ; work         ;
;          |altsyncram_lbm1:auto_generated|                        ; 46 (0)              ; 8 (8)                     ; 691200            ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated                                                                                                                                                                         ; altsyncram_lbm1                 ; work         ;
;             |decode_g2a:rden_decode_b|                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|decode_g2a:rden_decode_b                                                                                                                                                ; decode_g2a                      ; work         ;
;             |mux_8hb:mux3|                                       ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|mux_8hb:mux3                                                                                                                                                            ; mux_8hb                         ; work         ;
;       |vga_controller:controller|                                ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                     ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                        ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                 ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                         ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ProjectFSM|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                               ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                                                                     ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None        ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None        ;
; main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; M10K block ; ROM              ; 50160        ; 16           ; --           ; --           ; 802560 ; ../peat.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO       ; Simple Dual Port ; 76800        ; 9            ; 76800        ; 9            ; 691200 ; design.mif  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 9x9               ; 2            ;
; Total number of DSP blocks    ; 2            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 2            ;
+-------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |ProjectFSM|mainmodule:a0|datapath1:D1|DivCkt:u0 ; DivCkt.v        ;
; Altera ; ALTSQRT      ; 18.0    ; N/A          ; N/A          ; |ProjectFSM|mainmodule:a0|datapath1:D1|sqrt:u1   ; sqrt.v          ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |ProjectFSM|mainmodule:a0|datapath2:D2|DivCkt:u0 ; DivCkt.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |ProjectFSM|main_audio:m0|FinalSound:r1          ; FinalSound.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ProjectFSM|mainmodule:a0|control2:C2|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+
; Name                       ; current_state.CYCLE_SIM_10 ; current_state.CYCLE_SIM_9 ; current_state.CYCLE_SIM_8 ; current_state.CYCLE_SIM_7 ; current_state.CYCLE_SIM_6 ; current_state.CYCLE_SIM_5 ; current_state.CYCLE_SIM_4 ; current_state.CYCLE_SIM_3 ; current_state.CYCLE_SIM_2 ; current_state.CYCLE_SIM_1 ; current_state.CYCLE_SIM_0 ; current_state.LOAD_C2_WAIT ; current_state.LOAD_C2 ; current_state.LOAD_C1_WAIT ; current_state.LOAD_C1 ; current_state.LOAD_B2_WAIT ; current_state.LOAD_B2 ; current_state.LOAD_B1_WAIT ; current_state.LOAD_B1 ; current_state.LOAD_A2_WAIT ; current_state.LOAD_A2 ; current_state.LOAD_A1_WAIT ; current_state.LOAD_A1 ;
+----------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+
; current_state.LOAD_A1      ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ;
; current_state.LOAD_A1_WAIT ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 1                          ; 1                     ;
; current_state.LOAD_A2      ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ; 0                          ; 1                     ;
; current_state.LOAD_A2_WAIT ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 1                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_B1      ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_B1_WAIT ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 1                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_B2      ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_B2_WAIT ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 1                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_C1      ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 1                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_C1_WAIT ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 1                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_C2      ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 1                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.LOAD_C2_WAIT ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_0  ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_1  ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_2  ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_3  ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_4  ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_5  ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_6  ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_7  ; 0                          ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_8  ; 0                          ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_9  ; 0                          ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
; current_state.CYCLE_SIM_10 ; 1                          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 0                     ; 0                          ; 1                     ;
+----------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+----------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ProjectFSM|mainmodule:a0|control1:C1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+----------------------+---------------------------+----------------------+---------------------------+----------------------+-----------------------------+
; Name                        ; current_state.CYCLE_ROOT_9 ; current_state.CYCLE_ROOT_8 ; current_state.CYCLE_ROOT_7 ; current_state.CYCLE_ROOT_6 ; current_state.CYCLE_ROOT_5 ; current_state.CYCLE_ROOT_4 ; current_state.CYCLE_ROOT_3 ; current_state.CYCLE_ROOT_2 ; current_state.CYCLE_ROOT_1 ; current_state.CYCLE_ROOT_0 ; current_state.LOAD_C_WAIT ; current_state.LOAD_C ; current_state.LOAD_B_WAIT ; current_state.LOAD_B ; current_state.LOAD_A_WAIT ; current_state.LOAD_A ; current_state.CYCLE_ROOT_10 ;
+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+----------------------+---------------------------+----------------------+---------------------------+----------------------+-----------------------------+
; current_state.LOAD_A        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 0                    ; 0                           ;
; current_state.LOAD_A_WAIT   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 1                         ; 1                    ; 0                           ;
; current_state.LOAD_B        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 1                    ; 0                         ; 1                    ; 0                           ;
; current_state.LOAD_B_WAIT   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 1                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.LOAD_C        ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 1                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.LOAD_C_WAIT   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_0  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_1  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_2  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_3  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_4  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_5  ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_6  ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_7  ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_8  ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_9  ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 0                           ;
; current_state.CYCLE_ROOT_10 ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                    ; 0                         ; 0                    ; 0                         ; 1                    ; 1                           ;
+-----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+----------------------+---------------------------+----------------------+---------------------------+----------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |ProjectFSM|main_audio:m0|avconf:avc|mSetup_ST    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                    ; Reason for Removal                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; mainmodule:a0|datapath1:D1|p2[0]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                        ;
; mainmodule:a0|datapath1:D1|p2[1]                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                        ;
; mainmodule:a0|datapath1:D1|p2[2..8]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                        ;
; mainmodule:a0|datapath1:D1|p1[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                        ;
; mainmodule:a0|datapath1:D1|p1[2]                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                        ;
; mainmodule:a0|datapath1:D1|p1[3..8]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                        ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                   ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                         ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                 ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]      ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; Lost fanout                                                   ;
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                        ; Lost fanout                                                   ;
; Keyboard:U2|eight[1..7]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|seven[1..7]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|six[1..7]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|five[1..7]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|four[1..7]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|three[1..7]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|two[1..7]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|one[1..7]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                        ;
; Keyboard:U2|zero[1..7]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                        ;
; main_audio:m0|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                        ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                        ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with main_audio:m0|avconf:avc|I2C_Controller:u0|SD[18] ;
; main_audio:m0|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with main_audio:m0|avconf:avc|mI2C_DATA[18]            ;
; mainmodule:a0|datapath2:D2|c2[8]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                        ;
; mainmodule:a0|datapath2:D2|c1[8]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                        ;
; mainmodule:a0|control2:C2|current_state~2                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control2:C2|current_state~3                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control2:C2|current_state~4                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control2:C2|current_state~5                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control2:C2|current_state~6                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control1:C1|current_state~2                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control1:C1|current_state~3                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control1:C1|current_state~4                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; mainmodule:a0|control1:C1|current_state~5                                                                                                                                                                                                                        ; Lost fanout                                                   ;
; main_audio:m0|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                   ;
; main_audio:m0|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                   ;
; Total Number of Removed Registers = 186                                                                                                                                                                                                                          ;                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts              ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                            ;                           ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                                            ;                           ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]  ;
; main_audio:m0|avconf:avc|mI2C_DATA[23]                                                                                     ; Stuck at GND              ; main_audio:m0|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                         ;
; main_audio:m0|avconf:avc|mI2C_DATA[19]                                                                                     ; Stuck at GND              ; main_audio:m0|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                         ;
; main_audio:m0|avconf:avc|mI2C_DATA[17]                                                                                     ; Stuck at GND              ; main_audio:m0|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                         ;
; main_audio:m0|avconf:avc|mI2C_DATA[16]                                                                                     ; Stuck at GND              ; main_audio:m0|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 536   ;
; Number of registers using Synchronous Clear  ; 402   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 329   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; main_audio:m0|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; main_audio:m0|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                   ;         ;
+----------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|c1[6]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|c2[3]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|p1[6]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|p2[6]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|d[8]                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|dy[7]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|dx[4]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath1:D1|d[4]                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|a1[4]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|a2[8]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|b1[2]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|b2[5]                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath1:D1|a[8]                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath1:D1|b[2]                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath1:D1|c[2]                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ProjectFSM|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|X[1]                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath2:D2|Y[0]                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath1:D1|X1[0]                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |ProjectFSM|mainmodule:a0|datapath1:D1|X2[4]                                                                                              ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |ProjectFSM|main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ProjectFSM|main_audio:m0|avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath1:D1|Mux13                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath2:D2|Mux23                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath1:D1|Add0                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath1:D1|Add0                                                                                               ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath1:D1|Mux5                                                                                               ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |ProjectFSM|mainmodule:a0|datapath2:D2|Mux2                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath1:D1|Mux25                                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath1:D1|Mux18                                                                                              ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProjectFSM|main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|mux_bhb:mux2|l3_w11_n0_mux_dataout ;
; 9:1                ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |ProjectFSM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|mux_8hb:mux3|l4_w0_n0_mux_dataout                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ProjectFSM|inputMain[2]                                                                                                                  ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |ProjectFSM|mainmodule:a0|datapath2:D2|Mux15                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+------------+-----------------------+
; Parameter Name          ; Value      ; Type                  ;
+-------------------------+------------+-----------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer        ;
; MONOCHROME              ; FALSE      ; String                ;
; RESOLUTION              ; 320x240    ; String                ;
; BACKGROUND_IMAGE        ; design.mif ; String                ;
+-------------------------+------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; design.mif           ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_lbm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 50160                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ../peat.mif          ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_s5i1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                          ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                           ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                         ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                      ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                      ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                      ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                      ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                      ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                      ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                      ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                      ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                      ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                      ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                      ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                      ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                      ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                               ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                      ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                      ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                               ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                      ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                      ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                      ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                      ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                      ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                      ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                      ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                      ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                      ;
; VCO_MIN                       ; 0                             ; Untyped                                                                      ;
; VCO_MAX                       ; 0                             ; Untyped                                                                      ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                      ;
; PFD_MIN                       ; 0                             ; Untyped                                                                      ;
; PFD_MAX                       ; 0                             ; Untyped                                                                      ;
; M_INITIAL                     ; 0                             ; Untyped                                                                      ;
; M                             ; 0                             ; Untyped                                                                      ;
; N                             ; 1                             ; Untyped                                                                      ;
; M2                            ; 1                             ; Untyped                                                                      ;
; N2                            ; 1                             ; Untyped                                                                      ;
; SS                            ; 1                             ; Untyped                                                                      ;
; C0_HIGH                       ; 0                             ; Untyped                                                                      ;
; C1_HIGH                       ; 0                             ; Untyped                                                                      ;
; C2_HIGH                       ; 0                             ; Untyped                                                                      ;
; C3_HIGH                       ; 0                             ; Untyped                                                                      ;
; C4_HIGH                       ; 0                             ; Untyped                                                                      ;
; C5_HIGH                       ; 0                             ; Untyped                                                                      ;
; C6_HIGH                       ; 0                             ; Untyped                                                                      ;
; C7_HIGH                       ; 0                             ; Untyped                                                                      ;
; C8_HIGH                       ; 0                             ; Untyped                                                                      ;
; C9_HIGH                       ; 0                             ; Untyped                                                                      ;
; C0_LOW                        ; 0                             ; Untyped                                                                      ;
; C1_LOW                        ; 0                             ; Untyped                                                                      ;
; C2_LOW                        ; 0                             ; Untyped                                                                      ;
; C3_LOW                        ; 0                             ; Untyped                                                                      ;
; C4_LOW                        ; 0                             ; Untyped                                                                      ;
; C5_LOW                        ; 0                             ; Untyped                                                                      ;
; C6_LOW                        ; 0                             ; Untyped                                                                      ;
; C7_LOW                        ; 0                             ; Untyped                                                                      ;
; C8_LOW                        ; 0                             ; Untyped                                                                      ;
; C9_LOW                        ; 0                             ; Untyped                                                                      ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                      ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; C0_PH                         ; 0                             ; Untyped                                                                      ;
; C1_PH                         ; 0                             ; Untyped                                                                      ;
; C2_PH                         ; 0                             ; Untyped                                                                      ;
; C3_PH                         ; 0                             ; Untyped                                                                      ;
; C4_PH                         ; 0                             ; Untyped                                                                      ;
; C5_PH                         ; 0                             ; Untyped                                                                      ;
; C6_PH                         ; 0                             ; Untyped                                                                      ;
; C7_PH                         ; 0                             ; Untyped                                                                      ;
; C8_PH                         ; 0                             ; Untyped                                                                      ;
; C9_PH                         ; 0                             ; Untyped                                                                      ;
; L0_HIGH                       ; 1                             ; Untyped                                                                      ;
; L1_HIGH                       ; 1                             ; Untyped                                                                      ;
; G0_HIGH                       ; 1                             ; Untyped                                                                      ;
; G1_HIGH                       ; 1                             ; Untyped                                                                      ;
; G2_HIGH                       ; 1                             ; Untyped                                                                      ;
; G3_HIGH                       ; 1                             ; Untyped                                                                      ;
; E0_HIGH                       ; 1                             ; Untyped                                                                      ;
; E1_HIGH                       ; 1                             ; Untyped                                                                      ;
; E2_HIGH                       ; 1                             ; Untyped                                                                      ;
; E3_HIGH                       ; 1                             ; Untyped                                                                      ;
; L0_LOW                        ; 1                             ; Untyped                                                                      ;
; L1_LOW                        ; 1                             ; Untyped                                                                      ;
; G0_LOW                        ; 1                             ; Untyped                                                                      ;
; G1_LOW                        ; 1                             ; Untyped                                                                      ;
; G2_LOW                        ; 1                             ; Untyped                                                                      ;
; G3_LOW                        ; 1                             ; Untyped                                                                      ;
; E0_LOW                        ; 1                             ; Untyped                                                                      ;
; E1_LOW                        ; 1                             ; Untyped                                                                      ;
; E2_LOW                        ; 1                             ; Untyped                                                                      ;
; E3_LOW                        ; 1                             ; Untyped                                                                      ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                      ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                      ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                      ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                      ;
; L0_PH                         ; 0                             ; Untyped                                                                      ;
; L1_PH                         ; 0                             ; Untyped                                                                      ;
; G0_PH                         ; 0                             ; Untyped                                                                      ;
; G1_PH                         ; 0                             ; Untyped                                                                      ;
; G2_PH                         ; 0                             ; Untyped                                                                      ;
; G3_PH                         ; 0                             ; Untyped                                                                      ;
; E0_PH                         ; 0                             ; Untyped                                                                      ;
; E1_PH                         ; 0                             ; Untyped                                                                      ;
; E2_PH                         ; 0                             ; Untyped                                                                      ;
; E3_PH                         ; 0                             ; Untyped                                                                      ;
; M_PH                          ; 0                             ; Untyped                                                                      ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                      ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                      ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                      ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                      ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                      ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                      ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                      ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                      ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                      ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                      ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                      ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                      ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                      ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                      ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                      ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                      ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                      ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                      ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                      ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                      ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                      ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                      ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                      ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                               ;
+-------------------------------+-------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_audio:m0|avconf:avc ;
+-----------------+-----------+-----------------------------------------+
; Parameter Name  ; Value     ; Type                                    ;
+-----------------+-----------+-----------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                          ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                         ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                         ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                         ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                         ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                         ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                         ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                         ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                         ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                         ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                         ;
; CLK_Freq        ; 50000000  ; Signed Integer                          ;
; I2C_Freq        ; 20000     ; Signed Integer                          ;
; LUT_SIZE        ; 50        ; Signed Integer                          ;
; SET_LIN_L       ; 0         ; Signed Integer                          ;
; SET_LIN_R       ; 1         ; Signed Integer                          ;
; SET_HEAD_L      ; 2         ; Signed Integer                          ;
; SET_HEAD_R      ; 3         ; Signed Integer                          ;
; A_PATH_CTRL     ; 4         ; Signed Integer                          ;
; D_PATH_CTRL     ; 5         ; Signed Integer                          ;
; POWER_ON        ; 6         ; Signed Integer                          ;
; SET_FORMAT      ; 7         ; Signed Integer                          ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                          ;
; SET_ACTIVE      ; 9         ; Signed Integer                          ;
; SET_VIDEO       ; 10        ; Signed Integer                          ;
+-----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Signed Integer                                                          ;
; LPM_WIDTHD             ; 9              ; Signed Integer                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_g0s ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                   ;
; Q_PORT_WIDTH   ; 5     ; Signed Integer                                                                   ;
; R_PORT_WIDTH   ; 6     ; Signed Integer                                                                   ;
; PIPELINE       ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainmodule:a0|datapath2:D2|DivCkt:u0|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                    ;
+------------------------+----------------+-------------------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Signed Integer                                                          ;
; LPM_WIDTHD             ; 9              ; Signed Integer                                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                 ;
; CBXI_PARAMETER         ; lpm_divide_g0s ; Untyped                                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 2                                                           ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 9                                                           ;
;     -- NUMWORDS_A                         ; 76800                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 9                                                           ;
;     -- NUMWORDS_B                         ; 76800                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 50160                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                               ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                           ;
;     -- OPERATION_MODE         ; NORMAL                                                                                          ;
;     -- PLL_TYPE               ; FAST                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                               ;
; Entity Instance               ; main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                      ;
; Entity Instance            ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
; Entity Instance            ; main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainmodule:a0|datapath2:D2|DivCkt:u0"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; remain ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainmodule:a0|datapath1:D1|sqrt:u1"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainmodule:a0|datapath1:D1|DivCkt:u0"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; remain ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Keyboard:U2"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nine ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0|avconf:avc|I2C_Controller:u0"                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                ;
+--------+--------+----------+------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                 ;
; locked ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"           ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0|Audio_Controller:Audio_Controller"                                                              ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory          ; Input  ; Info     ; Explicitly unconnected                                                              ;
; clear_audio_out_memory         ; Input  ; Info     ; Explicitly unconnected                                                              ;
; left_channel_audio_out[14..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; right_channel_audio_out[14..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; left_channel_audio_in          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_audio_in         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0|FinalSound:r1"                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (23 bits) is wider than the input port (16 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (19 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_audio:m0"                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW   ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; colour ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "colour[8..3]" will be connected to GND. ;
; colour ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; x      ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "x[8..8]" will be connected to GND.      ;
; x      ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; y      ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "y[7..7]" will be connected to GND.      ;
; y      ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 536                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 38                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 277                         ;
;     SCLR              ; 89                          ;
;     plain             ; 73                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1156                        ;
;     arith             ; 319                         ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 132                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 65                          ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 808                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 129                         ;
;         5 data inputs ; 162                         ;
;         6 data inputs ; 235                         ;
;     shared            ; 11                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 92                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 266                         ;
;                       ;                             ;
; Max LUT depth         ; 25.30                       ;
; Average LUT depth     ; 8.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Dec 02 22:09:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectFSM -c ProjectFSM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/Project/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/Project/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: W:/Project/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo.v
    Info (12023): Found entity 1: PS2_Demo File: W:/Project/PS2_Demo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/Project/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file divckt.v
    Info (12023): Found entity 1: DivCkt File: W:/Project/DivCkt.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.v
    Info (12023): Found entity 1: sqrt File: W:/Project/sqrt.v Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file mainmodule.v
    Info (12023): Found entity 1: mainmodule File: W:/Project/mainmodule.v Line: 1
    Info (12023): Found entity 2: control1 File: W:/Project/mainmodule.v Line: 40
    Info (12023): Found entity 3: datapath1 File: W:/Project/mainmodule.v Line: 201
    Info (12023): Found entity 4: control2 File: W:/Project/mainmodule.v Line: 350
    Info (12023): Found entity 5: datapath2 File: W:/Project/mainmodule.v Line: 540
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/Project/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/Project/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/Project/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/Project/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file hex.v
    Info (12023): Found entity 1: hex_decoder File: W:/Project/hex.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: W:/Project/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf.v
    Info (12023): Found entity 1: avconf File: W:/Project/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: W:/Project/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: W:/Project/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: W:/Project/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: W:/Project/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: W:/Project/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: W:/Project/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: W:/Project/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file main_audio.v
    Info (12023): Found entity 1: main_audio File: W:/Project/main_audio.v Line: 2
Warning (10238): Verilog Module Declaration warning at ProjectFSM.v(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ProjectFSM" File: W:/Project/ProjectFSM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file projectfsm.v
    Info (12023): Found entity 1: ProjectFSM File: W:/Project/ProjectFSM.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file finalsound.v
    Info (12023): Found entity 1: FinalSound File: W:/Project/FinalSound.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: Keyboard File: W:/Project/Keyboard.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hex.v(11): created implicit net for "m0" File: W:/Project/hex.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at hex.v(12): created implicit net for "m1" File: W:/Project/hex.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at hex.v(13): created implicit net for "m2" File: W:/Project/hex.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at hex.v(14): created implicit net for "m3" File: W:/Project/hex.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at hex.v(15): created implicit net for "m4" File: W:/Project/hex.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at hex.v(16): created implicit net for "m5" File: W:/Project/hex.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at hex.v(17): created implicit net for "m6" File: W:/Project/hex.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at hex.v(18): created implicit net for "m7" File: W:/Project/hex.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at hex.v(19): created implicit net for "m8" File: W:/Project/hex.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at hex.v(20): created implicit net for "m9" File: W:/Project/hex.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at hex.v(21): created implicit net for "m10" File: W:/Project/hex.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hex.v(22): created implicit net for "m11" File: W:/Project/hex.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at hex.v(23): created implicit net for "m12" File: W:/Project/hex.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at hex.v(24): created implicit net for "m13" File: W:/Project/hex.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at hex.v(25): created implicit net for "m14" File: W:/Project/hex.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at hex.v(26): created implicit net for "m15" File: W:/Project/hex.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at ProjectFSM.v(77): created implicit net for "writeEN" File: W:/Project/ProjectFSM.v Line: 77
Info (12127): Elaborating entity "ProjectFSM" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ProjectFSM.v(77): object "writeEN" assigned a value but never read File: W:/Project/ProjectFSM.v Line: 77
Warning (10034): Output port "LEDR[8..6]" at ProjectFSM.v(62) has no driver File: W:/Project/ProjectFSM.v Line: 62
Warning (10034): Output port "LEDR[3..2]" at ProjectFSM.v(62) has no driver File: W:/Project/ProjectFSM.v Line: 62
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/Project/ProjectFSM.v Line: 97
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/Project/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Project/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Project/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/Project/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "design.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lbm1.tdf
    Info (12023): Found entity 1: altsyncram_lbm1 File: W:/Project/db/altsyncram_lbm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_lbm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/Project/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|decode_nma:decode2" File: W:/Project/db/altsyncram_lbm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/Project/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|decode_g2a:rden_decode_b" File: W:/Project/db/altsyncram_lbm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: W:/Project/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lbm1:auto_generated|mux_8hb:mux3" File: W:/Project/db/altsyncram_lbm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/Project/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Project/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Project/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/Project/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/Project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/Project/vga_adapter.v Line: 262
Info (12128): Elaborating entity "main_audio" for hierarchy "main_audio:m0" File: W:/Project/ProjectFSM.v Line: 122
Warning (10858): Verilog HDL warning at main_audio.v(69): object delay used but never assigned File: W:/Project/main_audio.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at main_audio.v(100): object "sound" assigned a value but never read File: W:/Project/main_audio.v Line: 100
Warning (10230): Verilog HDL assignment warning at main_audio.v(84): truncated value with size 32 to match size of target (19) File: W:/Project/main_audio.v Line: 84
Warning (10230): Verilog HDL assignment warning at main_audio.v(90): truncated value with size 32 to match size of target (23) File: W:/Project/main_audio.v Line: 90
Warning (10230): Verilog HDL assignment warning at main_audio.v(97): truncated value with size 32 to match size of target (23) File: W:/Project/main_audio.v Line: 97
Info (12128): Elaborating entity "FinalSound" for hierarchy "main_audio:m0|FinalSound:r1" File: W:/Project/main_audio.v Line: 78
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component" File: W:/Project/FinalSound.v Line: 81
Info (12130): Elaborated megafunction instantiation "main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component" File: W:/Project/FinalSound.v Line: 81
Info (12133): Instantiated megafunction "main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component" with the following parameter: File: W:/Project/FinalSound.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../peat.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "50160"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5i1.tdf
    Info (12023): Found entity 1: altsyncram_s5i1 File: W:/Project/db/altsyncram_s5i1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_s5i1" for hierarchy "main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51a.tdf
    Info (12023): Found entity 1: decode_51a File: W:/Project/db/decode_51a.tdf Line: 22
Info (12128): Elaborating entity "decode_51a" for hierarchy "main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|decode_51a:rden_decode" File: W:/Project/db/altsyncram_s5i1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: W:/Project/db/mux_bhb.tdf Line: 22
Info (12128): Elaborating entity "mux_bhb" for hierarchy "main_audio:m0|FinalSound:r1|altsyncram:altsyncram_component|altsyncram_s5i1:auto_generated|mux_bhb:mux2" File: W:/Project/db/altsyncram_s5i1.tdf Line: 40
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller" File: W:/Project/main_audio.v Line: 138
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: W:/Project/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: W:/Project/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: W:/Project/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: W:/Project/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Project/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: W:/Project/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: W:/Project/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: W:/Project/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: W:/Project/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: W:/Project/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: W:/Project/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: W:/Project/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: W:/Project/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: W:/Project/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: W:/Project/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: W:/Project/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: W:/Project/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: W:/Project/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: W:/Project/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: W:/Project/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: W:/Project/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "main_audio:m0|avconf:avc" File: W:/Project/main_audio.v Line: 145
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: W:/Project/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: W:/Project/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: W:/Project/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: W:/Project/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "main_audio:m0|avconf:avc|I2C_Controller:u0" File: W:/Project/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: W:/Project/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: W:/Project/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: W:/Project/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "Keyboard" for hierarchy "Keyboard:U2" File: W:/Project/ProjectFSM.v Line: 126
Warning (10230): Verilog HDL assignment warning at Keyboard.v(23): truncated value with size 32 to match size of target (4) File: W:/Project/Keyboard.v Line: 23
Info (12128): Elaborating entity "mainmodule" for hierarchy "mainmodule:a0" File: W:/Project/ProjectFSM.v Line: 167
Info (12128): Elaborating entity "control1" for hierarchy "mainmodule:a0|control1:C1" File: W:/Project/mainmodule.v Line: 19
Warning (10270): Verilog HDL Case Statement warning at mainmodule.v(111): incomplete case statement has no default case item File: W:/Project/mainmodule.v Line: 111
Info (10264): Verilog HDL Case Statement information at mainmodule.v(111): all case item expressions in this case statement are onehot File: W:/Project/mainmodule.v Line: 111
Info (12128): Elaborating entity "datapath1" for hierarchy "mainmodule:a0|datapath1:D1" File: W:/Project/mainmodule.v Line: 20
Info (12128): Elaborating entity "DivCkt" for hierarchy "mainmodule:a0|datapath1:D1|DivCkt:u0" File: W:/Project/mainmodule.v Line: 315
Info (12128): Elaborating entity "lpm_divide" for hierarchy "mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component" File: W:/Project/DivCkt.v Line: 62
Info (12130): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component" File: W:/Project/DivCkt.v Line: 62
Info (12133): Instantiated megafunction "mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: W:/Project/DivCkt.v Line: 62
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "9"
    Info (12134): Parameter "lpm_widthn" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_g0s.tdf
    Info (12023): Found entity 1: lpm_divide_g0s File: W:/Project/db/lpm_divide_g0s.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_g0s" for hierarchy "mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_b6h.tdf
    Info (12023): Found entity 1: sign_div_unsign_b6h File: W:/Project/db/sign_div_unsign_b6h.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_b6h" for hierarchy "mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated|sign_div_unsign_b6h:divider" File: W:/Project/db/lpm_divide_g0s.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf
    Info (12023): Found entity 1: alt_u_div_8te File: W:/Project/db/alt_u_div_8te.tdf Line: 22
Info (12128): Elaborating entity "alt_u_div_8te" for hierarchy "mainmodule:a0|datapath1:D1|DivCkt:u0|lpm_divide:LPM_DIVIDE_component|lpm_divide_g0s:auto_generated|sign_div_unsign_b6h:divider|alt_u_div_8te:divider" File: W:/Project/db/sign_div_unsign_b6h.tdf Line: 32
Info (12128): Elaborating entity "sqrt" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1" File: W:/Project/mainmodule.v Line: 318
Info (12128): Elaborating entity "altsqrt" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: W:/Project/sqrt.v Line: 63
Info (12130): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: W:/Project/sqrt.v Line: 63
Info (12133): Instantiated megafunction "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" with the following parameter: File: W:/Project/sqrt.v Line: 63
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "5"
    Info (12134): Parameter "r_port_width" = "6"
    Info (12134): Parameter "width" = "9"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf
    Info (12023): Found entity 1: add_sub_vhc File: W:/Project/db/add_sub_vhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vhc" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf
    Info (12023): Found entity 1: add_sub_uhc File: W:/Project/db/add_sub_uhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_uhc" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf
    Info (12023): Found entity 1: add_sub_thc File: W:/Project/db/add_sub_thc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_thc" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf
    Info (12023): Found entity 1: add_sub_shc File: W:/Project/db/add_sub_shc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_shc" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf
    Info (12023): Found entity 1: add_sub_qhc File: W:/Project/db/add_sub_qhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qhc" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_qhc:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "mainmodule:a0|datapath1:D1|sqrt:u1|altsqrt:ALTSQRT_component" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "control2" for hierarchy "mainmodule:a0|control2:C2" File: W:/Project/mainmodule.v Line: 28
Warning (10270): Verilog HDL Case Statement warning at mainmodule.v(439): incomplete case statement has no default case item File: W:/Project/mainmodule.v Line: 439
Info (10264): Verilog HDL Case Statement information at mainmodule.v(439): all case item expressions in this case statement are onehot File: W:/Project/mainmodule.v Line: 439
Info (12128): Elaborating entity "datapath2" for hierarchy "mainmodule:a0|datapath2:D2" File: W:/Project/mainmodule.v Line: 29
Warning (10230): Verilog HDL assignment warning at mainmodule.v(682): truncated value with size 10 to match size of target (9) File: W:/Project/mainmodule.v Line: 682
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: W:/Project/ProjectFSM.v Line: 168
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "main_audio:m0|sami[17]" is missing source, defaulting to GND File: W:/Project/main_audio.v Line: 73
    Warning (12110): Net "main_audio:m0|sami[16]" is missing source, defaulting to GND File: W:/Project/main_audio.v Line: 73
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 967
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "main_audio:m0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: W:/Project/db/altsyncram_n3i1.tdf Line: 967
Info (13014): Ignored 5 buffer(s)
    Info (13016): Ignored 5 CARRY_SUM buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "main_audio:m0|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: W:/Project/avconf.v Line: 131
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: W:/Project/ProjectFSM.v Line: 62
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: W:/Project/ProjectFSM.v Line: 62
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/Project/ProjectFSM.v Line: 62
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/Project/ProjectFSM.v Line: 62
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/Project/ProjectFSM.v Line: 62
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/Project/ProjectFSM.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 91 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file W:/Project/output_files/ProjectFSM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance main_audio:m0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Project/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: W:/Project/ProjectFSM.v Line: 107
Info (21057): Implemented 1722 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 70 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1360 logic cells
    Info (21064): Implemented 266 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 505 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Sat Dec 02 22:12:05 2023
    Info: Elapsed time: 00:02:55
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/Project/output_files/ProjectFSM.map.smsg.


