Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/Lab3/tb_seg_isim_beh.exe -prj C:/hlocal/Lab3/tb_seg_beh.prj tb_seg 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/Lab3/register8bits.vhd" into library work
Parsing VHDL file "C:/hlocal/Lab3/adder8bits.vhd" into library work
Parsing VHDL file "C:/hlocal/Lab3/Mult_with_Adders.vhd" into library work
Parsing VHDL file "C:/hlocal/Lab3/tb_seg.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity adder8b [adder8b_default]
Compiling architecture arch_asyn of entity register8bits [register8bits_default]
Compiling architecture behavioral of entity Mult_with_Adders [mult_with_adders_default]
Compiling architecture behavior of entity tb_seg
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/hlocal/Lab3/tb_seg_isim_beh.exe
Fuse Memory Usage: 36308 KB
Fuse CPU Usage: 405 ms
