// Seed: 746107666
module module_0 ();
  integer [-1 'b0 : -1] id_1, id_2, id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    input wand id_5,
    output supply0 id_6,
    output wand id_7,
    output wire id_8
);
  always @(posedge ~id_0) begin : LABEL_0
    id_4 <= 1;
  end
  logic id_10;
  assign id_8 = 1'b0;
  module_0 modCall_1 ();
  assign id_4 = id_3;
  wire id_11;
endmodule
