TimeQuest Timing Analyzer report for DSS
Tue Oct 29 18:38:17 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clkin'
 13. Slow 1200mV 85C Model Hold: 'clkin'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clkin'
 27. Slow 1200mV 0C Model Hold: 'clkin'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clkin'
 40. Fast 1200mV 0C Model Hold: 'clkin'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DSS                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C5F256C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clkin      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 362.84 MHz ; 250.0 MHz       ; clkin      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clkin ; -1.756 ; -16.462            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -0.120 ; -0.120            ;
+-------+--------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clkin ; -3.000 ; -28.566                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkin'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -0.703 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.634      ;
; -0.620 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.551      ;
; -0.587 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.518      ;
; -0.585 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.516      ;
; -0.584 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.515      ;
; -0.581 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.512      ;
; -0.505 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.436      ;
; -0.504 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.435      ;
; -0.470 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.401      ;
; -0.468 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.399      ;
; -0.072 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.003      ;
; -0.071 ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 1.002      ;
; -0.067 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.998      ;
; -0.065 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.996      ;
; -0.053 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.064     ; 0.984      ;
; 0.086  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.500        ; 2.098      ; 2.507      ;
; 0.272  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 1.008      ;
; 0.282  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.998      ;
; 0.287  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.993      ;
; 0.363  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.917      ;
; 0.381  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.252      ; 0.899      ;
; 0.739  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 1.000        ; 2.098      ; 2.354      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.120 ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.000        ; 2.174      ; 2.211      ;
; 0.253  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.378      ; 0.818      ;
; 0.275  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.378      ; 0.840      ;
; 0.341  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.378      ; 0.906      ;
; 0.345  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.378      ; 0.910      ;
; 0.354  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.378      ; 0.919      ;
; 0.485  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; -0.500       ; 2.174      ; 2.336      ;
; 0.569  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.790      ;
; 0.569  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.790      ;
; 0.571  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.792      ;
; 0.572  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.793      ;
; 0.579  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 0.800      ;
; 0.843  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.064      ;
; 0.843  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.064      ;
; 0.857  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.078      ;
; 0.858  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.079      ;
; 0.859  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.080      ;
; 0.860  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.081      ;
; 0.953  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.174      ;
; 0.955  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.176      ;
; 0.969  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.190      ;
; 0.971  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.064      ; 1.192      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.058  ; 0.288        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.062  ; 0.292        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.431  ; 0.647        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.433  ; 0.649        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.466  ; 0.696        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.671  ; 0.671        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.672  ; 0.672        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; clkin      ; clkin      ; 0.241 ; 0.394 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 2.363 ; 2.954 ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.474 ; 0.600 ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.367 ; 0.721 ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; 2.202 ; 2.569 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; 2.363 ; 2.954 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; 1.720 ; 2.120 ; Rise       ; clkin           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; clkin      ; clkin      ; 0.120  ; -0.005 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 0.477  ; 0.321  ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.477  ; 0.321  ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.452  ; 0.273  ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; -1.272 ; -1.673 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; -1.577 ; -1.964 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; -1.349 ; -1.736 ; Rise       ; clkin           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 8.168 ; 8.338 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 6.963 ; 7.080 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 7.114 ; 7.208 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 7.005 ; 7.081 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 7.090 ; 7.174 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 7.107 ; 7.187 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 6.831 ; 6.943 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 6.948 ; 7.030 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 8.168 ; 8.338 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 5.601 ; 5.664 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 5.601 ; 5.664 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 6.121 ; 6.106 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 6.324 ; 6.313 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 6.413 ; 6.410 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 6.400 ; 6.357 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 6.405 ; 6.397 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 6.407 ; 6.395 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 6.192 ; 6.180 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 6.121 ; 6.106 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 7.546 ; 7.602 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 5.473 ; 5.533 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 5.473 ; 5.533 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 402.58 MHz ; 250.0 MHz       ; clkin      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -1.484 ; -13.510           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clkin ; -0.100 ; -0.100           ;
+-------+--------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clkin ; -3.000 ; -28.566                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -0.510 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.448      ;
; -0.439 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.377      ;
; -0.410 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.348      ;
; -0.409 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.347      ;
; -0.407 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.345      ;
; -0.392 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.330      ;
; -0.340 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.278      ;
; -0.339 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.277      ;
; -0.310 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.248      ;
; -0.309 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 1.247      ;
; 0.045  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.893      ;
; 0.047  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.891      ;
; 0.048  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.890      ;
; 0.049  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.889      ;
; 0.065  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.057     ; 0.873      ;
; 0.068  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.500        ; 1.932      ; 2.359      ;
; 0.332  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.907      ;
; 0.342  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.897      ;
; 0.346  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.893      ;
; 0.406  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.833      ;
; 0.421  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.219      ; 0.818      ;
; 0.753  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 1.000        ; 1.932      ; 2.174      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.100 ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.000        ; 2.000      ; 2.044      ;
; 0.256  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.763      ;
; 0.278  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.785      ;
; 0.335  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.842      ;
; 0.339  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.846      ;
; 0.346  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.338      ; 0.853      ;
; 0.511  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.712      ;
; 0.512  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.713      ;
; 0.513  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.714      ;
; 0.514  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.715      ;
; 0.522  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.723      ;
; 0.542  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; -0.500       ; 2.000      ; 2.206      ;
; 0.754  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.955      ;
; 0.756  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.957      ;
; 0.761  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.962      ;
; 0.763  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.964      ;
; 0.768  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.969      ;
; 0.770  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 0.971      ;
; 0.845  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.046      ;
; 0.852  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.053      ;
; 0.857  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.058      ;
; 0.864  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.057      ; 1.065      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.064  ; 0.294        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.475  ; 0.705        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; clkin      ; clkin      ; 0.227 ; 0.412 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 2.034 ; 2.520 ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.420 ; 0.591 ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.332 ; 0.694 ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; 1.883 ; 2.187 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; 2.034 ; 2.520 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; 1.474 ; 1.802 ; Rise       ; clkin           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; clkin      ; clkin      ; 0.100  ; -0.062 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 0.415  ; 0.233  ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.415  ; 0.233  ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.395  ; 0.188  ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; -1.067 ; -1.390 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; -1.349 ; -1.646 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; -1.146 ; -1.459 ; Rise       ; clkin           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 7.779 ; 7.872 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 6.575 ; 6.590 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 6.709 ; 6.711 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 6.613 ; 6.611 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 6.684 ; 6.675 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 6.701 ; 6.702 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 6.448 ; 6.462 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 6.561 ; 6.562 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 7.779 ; 7.872 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 5.317 ; 5.326 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 5.317 ; 5.326 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 5.781 ; 5.720 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 5.973 ; 5.896 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 6.052 ; 5.995 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 6.040 ; 5.953 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 6.042 ; 5.972 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 6.047 ; 5.986 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 5.843 ; 5.771 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 5.781 ; 5.720 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 7.188 ; 7.201 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 5.200 ; 5.209 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 5.200 ; 5.209 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -0.324 ; -2.592            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clkin ; -0.055 ; -0.055           ;
+-------+--------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clkin ; -3.000 ; -19.489                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; 0.013  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.500        ; 1.203      ; 1.677      ;
; 0.048  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.903      ;
; 0.096  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.855      ;
; 0.112  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.839      ;
; 0.116  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.835      ;
; 0.119  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.832      ;
; 0.126  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.825      ;
; 0.163  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.788      ;
; 0.164  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.787      ;
; 0.193  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.758      ;
; 0.194  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.757      ;
; 0.400  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.400  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.401  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.550      ;
; 0.403  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.548      ;
; 0.413  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.538      ;
; 0.561  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.585      ;
; 0.568  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.578      ;
; 0.570  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.576      ;
; 0.619  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.527      ;
; 0.630  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.137      ; 0.516      ;
; 0.833  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 1.000        ; 1.203      ; 1.357      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.055 ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; 0.000        ; 1.248      ; 1.277      ;
; 0.122  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.217      ; 0.443      ;
; 0.131  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.217      ; 0.452      ;
; 0.172  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.217      ; 0.493      ;
; 0.176  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.217      ; 0.497      ;
; 0.182  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.217      ; 0.503      ;
; 0.306  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.427      ;
; 0.311  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.431      ;
; 0.454  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.575      ;
; 0.464  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.585      ;
; 0.467  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.588      ;
; 0.518  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.638      ;
; 0.521  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.641      ;
; 0.530  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.650      ;
; 0.533  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.653      ;
; 0.730  ; clkin                                                                                                       ; lpm_ff:FF1|dffs[0]                                                                                          ; clkin        ; clkin       ; -0.500       ; 1.248      ; 1.582      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; -0.125 ; 0.105        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:FF1|dffs[0]                                                                                          ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.663  ; 0.893        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; FF1|dffs[0]|clk                                                                                             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; clkin      ; clkin      ; 0.147 ; 0.467 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 1.305 ; 1.987 ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.259 ; 0.565 ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.193 ; 0.626 ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; 1.227 ; 1.756 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; 1.305 ; 1.987 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; 0.979 ; 1.539 ; Rise       ; clkin           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; clkin      ; clkin      ; 0.055  ; -0.250 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 0.275  ; -0.055 ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.275  ; -0.055 ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.261  ; -0.073 ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; -0.707 ; -1.260 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; -0.865 ; -1.432 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; -0.764 ; -1.322 ; Rise       ; clkin           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 4.915 ; 5.172 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 4.043 ; 4.273 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 4.121 ; 4.360 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 4.059 ; 4.278 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 4.097 ; 4.334 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 4.117 ; 4.342 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 3.961 ; 4.152 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 4.027 ; 4.243 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 4.915 ; 5.172 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 3.293 ; 3.417 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 3.293 ; 3.417 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 3.575 ; 3.682 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 3.680 ; 3.803 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 3.730 ; 3.857 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 3.712 ; 3.835 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 3.715 ; 3.849 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 3.728 ; 3.847 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 3.600 ; 3.691 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 3.575 ; 3.682 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 4.565 ; 4.721 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 3.219 ; 3.338 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 3.219 ; 3.338 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -1.756  ; -0.120 ; N/A      ; N/A     ; -3.000              ;
;  clkin           ; -1.756  ; -0.120 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -16.462 ; -0.12  ; 0.0      ; 0.0     ; -28.566             ;
;  clkin           ; -16.462 ; -0.120 ; N/A      ; N/A     ; -28.566             ;
+------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; clkin      ; clkin      ; 0.241 ; 0.467 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 2.363 ; 2.954 ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.474 ; 0.600 ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.367 ; 0.721 ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; 2.202 ; 2.569 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; 2.363 ; 2.954 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; 1.720 ; 2.120 ; Rise       ; clkin           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; clkin      ; clkin      ; 0.120  ; -0.005 ; Rise       ; clkin           ;
; datain[*]  ; clkin      ; 0.477  ; 0.321  ; Rise       ; clkin           ;
;  datain[0] ; clkin      ; 0.477  ; 0.321  ; Rise       ; clkin           ;
;  datain[1] ; clkin      ; 0.452  ; 0.273  ; Rise       ; clkin           ;
;  datain[2] ; clkin      ; -0.707 ; -1.260 ; Rise       ; clkin           ;
;  datain[3] ; clkin      ; -0.865 ; -1.432 ; Rise       ; clkin           ;
;  datain[4] ; clkin      ; -0.764 ; -1.322 ; Rise       ; clkin           ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 8.168 ; 8.338 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 6.963 ; 7.080 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 7.114 ; 7.208 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 7.005 ; 7.081 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 7.090 ; 7.174 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 7.107 ; 7.187 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 6.831 ; 6.943 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 6.948 ; 7.030 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 8.168 ; 8.338 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 5.601 ; 5.664 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 5.601 ; 5.664 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; dataout[*]  ; clkin      ; 3.575 ; 3.682 ; Rise       ; clkin           ;
;  dataout[0] ; clkin      ; 3.680 ; 3.803 ; Rise       ; clkin           ;
;  dataout[1] ; clkin      ; 3.730 ; 3.857 ; Rise       ; clkin           ;
;  dataout[2] ; clkin      ; 3.712 ; 3.835 ; Rise       ; clkin           ;
;  dataout[3] ; clkin      ; 3.715 ; 3.849 ; Rise       ; clkin           ;
;  dataout[4] ; clkin      ; 3.728 ; 3.847 ; Rise       ; clkin           ;
;  dataout[5] ; clkin      ; 3.600 ; 3.691 ; Rise       ; clkin           ;
;  dataout[6] ; clkin      ; 3.575 ; 3.682 ; Rise       ; clkin           ;
;  dataout[7] ; clkin      ; 4.565 ; 4.721 ; Rise       ; clkin           ;
; testout[*]  ; clkin      ; 3.219 ; 3.338 ; Rise       ; clkin           ;
;  testout[0] ; clkin      ; 3.219 ; 3.338 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dataout[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dataout[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; testout[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datain[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datain[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datain[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datain[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datain[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataout[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; dataout[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; dataout[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; dataout[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; dataout[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; dataout[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; dataout[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; dataout[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; testout[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dataout[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dataout[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dataout[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dataout[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dataout[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dataout[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; dataout[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; dataout[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; testout[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clkin      ; clkin    ; 29       ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clkin      ; clkin    ; 29       ; 1        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Oct 29 18:38:13 2024
Info: Command: quartus_sta DSS -c DSS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkin clkin
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756             -16.462 clkin 
Info (332146): Worst-case hold slack is -0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.120              -0.120 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.566 clkin 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.484             -13.510 clkin 
Info (332146): Worst-case hold slack is -0.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.100              -0.100 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.566 clkin 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -2.592 clkin 
Info (332146): Worst-case hold slack is -0.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.055              -0.055 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.489 clkin 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4656 megabytes
    Info: Processing ended: Tue Oct 29 18:38:17 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


