/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [25:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_12z[1] ? celloutsig_0_9z : celloutsig_0_7z[2];
  assign celloutsig_1_2z = ~(in_data[170] & celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_5z & celloutsig_1_1z);
  assign celloutsig_0_5z = celloutsig_0_3z | in_data[76];
  assign celloutsig_0_16z = celloutsig_0_6z ^ celloutsig_0_10z[1];
  assign celloutsig_1_12z = celloutsig_1_1z ^ celloutsig_1_3z;
  assign celloutsig_0_1z = ~(_00_ ^ in_data[28]);
  reg [9:0] _09_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 10'h000;
    else _09_ <= in_data[35:26];
  assign { _01_[9:6], _00_, _01_[4:0] } = _09_;
  assign celloutsig_1_14z = { in_data[147:131], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_13z } & { celloutsig_1_7z[4:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_10z = _01_[4:0] & { _01_[9:8], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_13z = in_data[159:154] / { 1'h1, in_data[131:127] };
  assign celloutsig_0_3z = in_data[34:32] > { _01_[0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[37:25], _01_[9:6], _00_, _01_[4:0], _01_[9:6], _00_, _01_[4:0] } > { in_data[32:4], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[185:179] <= in_data[165:159];
  assign celloutsig_1_3z = ! in_data[191:189];
  assign celloutsig_0_9z = { _01_[7:6], _00_, _01_[4:2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z } || celloutsig_0_4z[16:3];
  assign celloutsig_1_5z = celloutsig_1_4z[5:1] < celloutsig_1_4z[8:4];
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z } < { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_19z = - { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_7z = - in_data[122:116];
  assign celloutsig_1_1z = | in_data[142:139];
  assign celloutsig_0_2z = | in_data[89:87];
  assign celloutsig_1_11z = ^ { celloutsig_1_4z[8:1], celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[60:51], celloutsig_0_1z, celloutsig_0_1z, _01_[9:6], _00_, _01_[4:0] } << { celloutsig_0_3z, _01_[9:6], _00_, _01_[4:0], _01_[9:6], _00_, _01_[4:0], celloutsig_0_2z };
  assign celloutsig_1_17z = in_data[129:109] <<< { celloutsig_1_14z[18:0], celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_12z = _01_[4:2] <<< celloutsig_0_4z[10:8];
  assign celloutsig_1_18z = celloutsig_1_17z[7:1] ^ celloutsig_1_14z[24:18];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z } ^ in_data[68:65];
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z } ^ celloutsig_0_12z;
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[125:118], celloutsig_1_1z };
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_2z) | (_01_[4] & _01_[4]));
  assign _01_[5] = _00_;
  assign { out_data[134:128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
