always @(posedge clk) begin
  case (sel)
    2'b00 : out <= data0;
    2'b01 : out <= data1;
    2'b10 : out <= data2;
    2'b110 : out <= data3;
    2'b1110 : out <= data4;
    2'b11110 : out <= data5;
    default : out <= 4'b0000; // Output 0 when sel is not between 0 and 5
  endcase
end