
    Lattice Mapping Report File for Design Module 'corrimientoRotacional'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     A_impl1.ngd -o A_impl1_map.ncd -pr A_impl1.prf -mp A_impl1.mrp -lpf C:/User
     s/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/impl1/A_impl1_synplify.lpf
     -lpf C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/A.lpf -c 0
     -gui -msgset
     C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  08/31/18  14:51:38

Design Summary
--------------

   Number of registers:      4 out of  7209 (0%)
      PFU registers:            4 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         8 out of  3432 (0%)
      SLICEs as Logic/ROM:      8 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         16 out of  6864 (0%)
      Number used as logic LUTs:         16
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 115 (12%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net ff3/N_4_i: 1 loads, 1 rising, 0 falling (Driver: ff3/x_RNO )
     Net ff2/N_5_i: 1 loads, 1 rising, 0 falling (Driver: ff2/x_RNO )

                                    Page 1




Design:  corrimientoRotacional                         Date:  08/31/18  14:51:38

Design Summary (cont)
---------------------
     Net ff1/N_9_i: 1 loads, 1 rising, 0 falling (Driver: ff1/x_RNO )
     Net ff0/N_8_i: 1 loads, 1 rising, 0 falling (Driver: ff0/x_RNO )
   Number of Clock Enables:  0
   Number of local set/reset loads for net ff3/N_6_i merged into GSR:  1
   Number of LSRs:  3
     Net ff2/N_7_i: 1 loads, 1 LSLICEs
     Net ff1/N_11_i: 1 loads, 1 LSLICEs
     Net ff0/N_10_i: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ck_c: 8 loads
     Net shift_c: 8 loads
     Net ff0.x: 3 loads
     Net ff1.x: 3 loads
     Net ff2.x: 3 loads
     Net ff3.x: 3 loads
     Net pn_c[0]: 2 loads
     Net pn_c[1]: 2 loads
     Net pn_c[2]: 2 loads
     Net pn_c[3]: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'ff3/N_6_i' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| z[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| shift               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| z[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| z[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| z[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| pn[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| pn[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| pn[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  corrimientoRotacional                         Date:  08/31/18  14:51:38

IO (PIO) Attributes (cont)
--------------------------
| pn[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ck                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block ff0/GND undriven or does not drive anything - clipped.
Block ff1/GND undriven or does not drive anything - clipped.
Block ff2/GND undriven or does not drive anything - clipped.
Block ff3/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The local reset signal 'ff3/N_6_i' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'ff3/N_6_i'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 56 MB
        














                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
