{"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdLogic"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"metadata":{"fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdLogic","kind":"identifier"}],"title":"SignalType.stdLogic","modules":[{"name":"VHDLParsing"}],"role":"symbol","roleHeading":"Case","symbolKind":"case","externalID":"s:11VHDLParsing10SignalTypeO8stdLogicyA2CmF"},"variants":[{"paths":["\/documentation\/vhdlparsing\/signaltype\/stdlogic"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"]]},"abstract":[{"type":"text","text":"Standard logic ("},{"code":"std_logic","type":"codeVoice"},{"text":").","type":"text"}],"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/stdLogic"},"sections":[],"schemaVersion":{"minor":3,"major":0,"patch":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType/stdLogic":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/stdLogic","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdLogic"}],"kind":"symbol","title":"SignalType.stdLogic","role":"symbol","abstract":[{"type":"text","text":"Standard logic ("},{"type":"codeVoice","code":"std_logic"},{"type":"text","text":")."}],"url":"\/documentation\/vhdlparsing\/signaltype\/stdlogic","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"}}}