
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/18-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v' to AST representation.
Storing AST representation for module `$abstract\mult2'.
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Storing AST representation for module `$abstract\mult8_2bits_1op_e16917'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_2bits_1op_e16917'.
Generating RTLIL representation for module `\mult8_2bits_1op_e16917'.

4.1. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.

4.3. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult2'.
Generating RTLIL representation for module `\mult2'.

4.5. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9
Used module:         \mult2

4.6. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9
Used module:         \mult2
Removing unused module `$abstract\mult8_2bits_1op_e16917'.
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module `$abstract\mult2'.
Removed 3 unused modules.
Renaming module mult8_2bits_1op_e16917 to mult8_2bits_1op_e16917.

5. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/18-yosys-synthesis/hierarchy.dot'.
Dumping module mult8_2bits_1op_e16917 to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9
Used module:         \mult2

7.2. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917
Used module:     \mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9
Used module:         \mult2
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module mult8_2bits_1op_e16917...
Checking module mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9...
Checking module mult2...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.
<suppressed ~3 debug messages>
Optimizing module mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.
<suppressed ~3 debug messages>
Optimizing module mult2.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.
Deleting now unused module mult2.
<suppressed ~8 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 0 unused cells and 132 unused wires.
<suppressed ~1 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

32. Rerunning OPT passes. (Maybe there is more to do…)

33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

36. Executing OPT_DFF pass (perform DFF optimizations).

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

39. Executing FSM pass (extract and optimize FSM).

39.1. Executing FSM_DETECT pass (finding FSMs in design).

39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

45. Executing OPT_DFF pass (perform DFF optimizations).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

48. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 16) from port B of cell mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$2 ($add).
Removed top 3 bits (of 16) from port Y of cell mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$2 ($add).
Removed top 3 bits (of 16) from port A of cell mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$4 ($add).
Removed top 4 bits (of 16) from port B of cell mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$4 ($add).
Removed top 2 bits (of 16) from port Y of cell mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$4 ($add).
Removed top 2 bits (of 16) from port A of cell mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$6 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_1op_e16917.$flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_1op_e16917.$flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_1op_e16917.$flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
Removed top 2 bits (of 8) from port B of cell mult8_2bits_1op_e16917.$flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 1 bits (of 8) from port Y of cell mult8_2bits_1op_e16917.$flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
Removed top 3 bits (of 16) from wire mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$2_Y.
Removed top 2 bits (of 16) from wire mult8_2bits_1op_e16917.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$4_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_1op_e16917.$flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_1op_e16917.$flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_1op_e16917.$flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8_Y.
Removed top 1 bits (of 8) from wire mult8_2bits_1op_e16917.$flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8_Y.

49. Executing PEEPOPT pass (run peephole optimizers).

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

51. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult8_2bits_1op_e16917:
  creating $macc model for $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$2 ($add).
  creating $macc model for $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$4 ($add).
  creating $macc model for $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$6 ($add).
  creating $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
  creating $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12 ($add).
  creating $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
  creating $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
  creating $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12 ($add).
  creating $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
  creating $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
  creating $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12 ($add).
  creating $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
  creating $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 ($add).
  creating $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12 ($add).
  creating $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8 ($add).
  merging $macc model for $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 into $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12.
  merging $macc model for $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 into $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12.
  merging $macc model for $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 into $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12.
  merging $macc model for $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$10 into $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12.
  merging $macc model for $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$4 into $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$6.
  merging $macc model for $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$2 into $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$6.
  creating $alu model for $macc $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8.
  creating $alu model for $macc $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8.
  creating $alu model for $macc $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8.
  creating $alu model for $macc $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8.
  creating $macc cell for $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12: $auto$alumacc.cc:365:replace_macc$36
  creating $macc cell for $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12: $auto$alumacc.cc:365:replace_macc$37
  creating $macc cell for $add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:46$6: $auto$alumacc.cc:365:replace_macc$38
  creating $macc cell for $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12: $auto$alumacc.cc:365:replace_macc$39
  creating $macc cell for $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$12: $auto$alumacc.cc:365:replace_macc$40
  creating $alu cell for $flatten\mul_ll.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8: $auto$alumacc.cc:485:replace_alu$41
  creating $alu cell for $flatten\mul_hh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8: $auto$alumacc.cc:485:replace_alu$44
  creating $alu cell for $flatten\mul_lh.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8: $auto$alumacc.cc:485:replace_alu$47
  creating $alu cell for $flatten\mul_hl.$add$/home/gmun/Downloads/Referencias/mult8_2bits_1op_e16917.v:32$8: $auto$alumacc.cc:485:replace_alu$50
  created 4 $alu and 5 $macc cells.

52. Executing SHARE pass (SAT-based resource sharing).

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

61. Rerunning OPT passes. (Maybe there is more to do…)

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

68. Executing MEMORY pass.

68.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

68.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

68.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

68.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

68.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

68.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

68.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

68.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

68.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

68.10. Executing MEMORY_COLLECT pass (generating $mem cells).

69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

70. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.
<suppressed ~4 debug messages>

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

74. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

75. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

80. Executing OPT_SHARE pass.

81. Executing OPT_DFF pass (perform DFF optimizations).

82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

83. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

84. Executing TECHMAP pass (map to technology primitives).

84.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

84.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add { $auto$wreduce.cc:461:run$35 [6:2] \mul_ll.p_ll [1] \mul_ll.mul_ll.pp0 } (7 bits, unsigned)
  add { \mul_ll.mul_hh.P [3:1] \mul_ll.mul_hh.pp0 4'0000 } (8 bits, unsigned)
  add { \mul_ll.mul_hl.P [3:1] \mul_ll.mul_hl.pp0 2'00 } (6 bits, unsigned)
  add { $auto$wreduce.cc:461:run$32 [6:2] \mul_hh.p_ll [1] \mul_hh.mul_ll.pp0 } (7 bits, unsigned)
  add { \mul_hh.mul_hh.P [3:1] \mul_hh.mul_hh.pp0 4'0000 } (8 bits, unsigned)
  add { \mul_hh.mul_hl.P [3:1] \mul_hh.mul_hl.pp0 2'00 } (6 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$0ae6dcbc606d0267ec97d3ccf20343286af3366c\_90_alu for cells of type $alu.
  add { $auto$wreduce.cc:461:run$33 [6:2] \mul_hl.p_ll [1] \mul_hl.mul_ll.pp0 } (7 bits, unsigned)
  add { \mul_hl.mul_hh.P [3:1] \mul_hl.mul_hh.pp0 4'0000 } (8 bits, unsigned)
  add { \mul_hl.mul_hl.P [3:1] \mul_hl.mul_hl.pp0 2'00 } (6 bits, unsigned)
  add \p_ll (8 bits, unsigned)
  add { \mul_hh.P 8'00000000 } (16 bits, unsigned)
  add { \mul_hl.P 4'0000 } (12 bits, unsigned)
  add { \mul_lh.P 4'0000 } (12 bits, unsigned)
  add { $auto$wreduce.cc:461:run$34 [6:2] \mul_lh.p_ll [1] \mul_lh.mul_ll.pp0 } (7 bits, unsigned)
  add { \mul_lh.mul_hh.P [3:1] \mul_lh.mul_hh.pp0 4'0000 } (8 bits, unsigned)
  add { \mul_lh.mul_hl.P [3:1] \mul_lh.mul_hl.pp0 2'00 } (6 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~969 debug messages>

85. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.
<suppressed ~426 debug messages>

86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 94 unused cells and 378 unused wires.
<suppressed ~95 debug messages>

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

91. Executing OPT_DFF pass (perform DFF optimizations).

92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

93. Executing ABC pass (technology mapping using ABC).

93.1. Extracting gate netlist of module `\mult8_2bits_1op_e16917' to `<abc-temp-dir>/input.blif'..
Extracted 425 gates and 441 wires to a netlist network with 16 inputs and 16 outputs.

93.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

93.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       60
ABC RESULTS:             ORNOT cells:       19
ABC RESULTS:              XNOR cells:       37
ABC RESULTS:               NOT cells:       26
ABC RESULTS:              NAND cells:       21
ABC RESULTS:                OR cells:       46
ABC RESULTS:            ANDNOT cells:      112
ABC RESULTS:               NOR cells:       17
ABC RESULTS:               XOR cells:      113
ABC RESULTS:        internal signals:      409
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

94. Executing OPT pass (performing simple optimizations).

94.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

94.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

94.3. Executing OPT_DFF pass (perform DFF optimizations).

94.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 0 unused cells and 257 unused wires.
<suppressed ~100 debug messages>

94.5. Finished fast OPT passes.

95. Executing HIERARCHY pass (managing design hierarchy).

95.1. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917

95.2. Analyzing design hierarchy..
Top module:  \mult8_2bits_1op_e16917
Removed 0 unused modules.

96. Executing CHECK pass (checking for obvious problems).
Checking module mult8_2bits_1op_e16917...
Found and reported 0 problems.

97. Printing statistics.

=== mult8_2bits_1op_e16917 ===

   Number of wires:                503
   Number of wire bits:            636
   Number of public wires:          68
   Number of public wire bits:     201
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                471
     $_ANDNOT_                     112
     $_AND_                         60
     $_NAND_                        21
     $_NOR_                         17
     $_NOT_                         26
     $_ORNOT_                       19
     $_OR_                          46
     $_XNOR_                        37
     $_XOR_                        113
     $scopeinfo                     20

98. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/18-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult8_2bits_1op_e16917 to page 1.

99. Executing OPT pass (performing simple optimizations).

99.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

99.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

99.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult8_2bits_1op_e16917..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

99.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult8_2bits_1op_e16917.
Performed a total of 0 changes.

99.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult8_2bits_1op_e16917'.
Removed a total of 0 cells.

99.6. Executing OPT_DFF pass (perform DFF optimizations).

99.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..

99.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult8_2bits_1op_e16917.

99.9. Finished OPT passes. (There is nothing left to do.)

100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 20 unused cells and 64 unused wires.
<suppressed ~84 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/tmp/d38893ba8c984d15a561faff6e4488c0.lib ",
   "modules": {
      "\\mult8_2bits_1op_e16917": {
         "num_wires":         439,
         "num_wire_bits":     468,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 33,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         451,
         "num_cells_by_type": {
            "$_ANDNOT_": 112,
            "$_AND_": 60,
            "$_NAND_": 21,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 19,
            "$_OR_": 46,
            "$_XNOR_": 37,
            "$_XOR_": 113
         }
      }
   },
      "design": {
         "num_wires":         439,
         "num_wire_bits":     468,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 33,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         451,
         "num_cells_by_type": {
            "$_ANDNOT_": 112,
            "$_AND_": 60,
            "$_NAND_": 21,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 19,
            "$_OR_": 46,
            "$_XNOR_": 37,
            "$_XOR_": 113
         }
      }
}

101. Printing statistics.

=== mult8_2bits_1op_e16917 ===

   Number of wires:                439
   Number of wire bits:            468
   Number of public wires:           4
   Number of public wire bits:      33
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                451
     $_ANDNOT_                     112
     $_AND_                         60
     $_NAND_                        21
     $_NOR_                         17
     $_NOT_                         26
     $_ORNOT_                       19
     $_OR_                          46
     $_XNOR_                        37
     $_XOR_                        113

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

102. Executing TECHMAP pass (map to technology primitives).

102.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

103. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

104. Executing TECHMAP pass (map to technology primitives).

104.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

105. Executing SIMPLEMAP pass (map simple cells to gate primitives).

106. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

106.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult8_2bits_1op_e16917':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/tmp/d38893ba8c984d15a561faff6e4488c0.lib ",
   "modules": {
      "\\mult8_2bits_1op_e16917": {
         "num_wires":         439,
         "num_wire_bits":     468,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 33,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         451,
         "num_cells_by_type": {
            "$_ANDNOT_": 112,
            "$_AND_": 60,
            "$_NAND_": 21,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 19,
            "$_OR_": 46,
            "$_XNOR_": 37,
            "$_XOR_": 113
         }
      }
   },
      "design": {
         "num_wires":         439,
         "num_wire_bits":     468,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 33,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         451,
         "num_cells_by_type": {
            "$_ANDNOT_": 112,
            "$_AND_": 60,
            "$_NAND_": 21,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 19,
            "$_OR_": 46,
            "$_XNOR_": 37,
            "$_XOR_": 113
         }
      }
}

107. Printing statistics.

=== mult8_2bits_1op_e16917 ===

   Number of wires:                439
   Number of wire bits:            468
   Number of public wires:           4
   Number of public wire bits:      33
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                451
     $_ANDNOT_                     112
     $_AND_                         60
     $_NAND_                        21
     $_NOR_                         17
     $_NOT_                         26
     $_ORNOT_                       19
     $_OR_                          46
     $_XNOR_                        37
     $_XOR_                        113

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/18-yosys-synthesis/AREA_0.abc'…

108. Executing ABC pass (technology mapping using ABC).

108.1. Extracting gate netlist of module `\mult8_2bits_1op_e16917' to `/tmp/yosys-abc-59jdH6/input.blif'..
Extracted 451 gates and 467 wires to a netlist network with 16 inputs and 16 outputs.

108.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-59jdH6/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-59jdH6/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-59jdH6/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/tmp/d38893ba8c984d15a561faff6e4488c0.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/tmp/d38893ba8c984d15a561faff6e4488c0.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/18-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/18-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    323 (  1.5 %)   Cap = 10.5 ff (  1.7 %)   Area =     3020.40 ( 95.4 %)   Delay =  4245.86 ps  ( 12.7 %)               
ABC: Path  0 --       2 : 0   14 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  44.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      51 : 5    2 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df = 248.0  -50.6 ps  S =  61.4 ps  Cin =  2.4 ff  Cout =   6.3 ff  Cmax = 299.4 ff  G =  247  
ABC: Path  2 --      52 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df = 500.4  -55.4 ps  S = 126.5 ps  Cin =  1.5 ff  Cout =  21.1 ff  Cmax = 309.5 ff  G = 1354  
ABC: Path  3 --      54 : 4    4 sky130_fd_sc_hd__nor4_2   A =  12.51  Df = 946.0 -408.9 ps  S = 502.4 ps  Cin =  4.3 ff  Cout =  18.0 ff  Cmax =  64.1 ff  G =  397  
ABC: Path  4 --      56 : 3    4 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =1107.1  -90.7 ps  S = 385.0 ps  Cin =  4.4 ff  Cout =  20.7 ff  Cmax =  92.5 ff  G =  454  
ABC: Path  5 --      93 : 3    1 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =1349.8 -128.8 ps  S =  45.7 ps  Cin =  2.4 ff  Cout =   4.7 ff  Cmax = 294.8 ff  G =  185  
ABC: Path  6 --      94 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =1503.4 -134.0 ps  S = 166.9 ps  Cin =  4.6 ff  Cout =  10.9 ff  Cmax = 128.2 ff  G =  229  
ABC: Path  7 --      99 : 2    1 sky130_fd_sc_hd__or2_2    A =   6.26  Df =1656.8  -22.7 ps  S =  49.3 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 299.4 ff  G =  105  
ABC: Path  8 --     162 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1885.0  -54.8 ps  S =  76.8 ps  Cin =  1.5 ff  Cout =  10.1 ff  Cmax = 309.5 ff  G =  660  
ABC: Path  9 --     164 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =2058.1  -71.8 ps  S = 183.8 ps  Cin =  8.5 ff  Cout =  10.0 ff  Cmax = 121.8 ff  G =  115  
ABC: Path 10 --     165 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2278.2  -65.3 ps  S =  64.6 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  456  
ABC: Path 11 --     204 : 3    2 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =2411.1   -9.0 ps  S =  49.3 ps  Cin =  2.4 ff  Cout =   6.2 ff  Cmax = 294.8 ff  G =  249  
ABC: Path 12 --     207 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =2729.1 -200.4 ps  S =  76.2 ps  Cin =  1.5 ff  Cout =  10.5 ff  Cmax = 299.4 ff  G =  693  
ABC: Path 13 --     209 : 2    2 sky130_fd_sc_hd__nand2b_2 A =   8.76  Df =2911.3 -179.2 ps  S =  45.5 ps  Cin =  3.0 ff  Cout =   3.9 ff  Cmax = 285.7 ff  G =  127  
ABC: Path 14 --     277 : 5    3 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =3295.5 -372.3 ps  S =  77.4 ps  Cin =  2.3 ff  Cout =  10.6 ff  Cmax = 298.5 ff  G =  446  
ABC: Path 15 --     325 : 4    3 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =3569.7 -513.6 ps  S = 267.3 ps  Cin =  4.4 ff  Cout =  15.5 ff  Cmax = 118.1 ff  G =  340  
ABC: Path 16 --     342 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =3837.4 -477.3 ps  S = 115.3 ps  Cin =  2.4 ff  Cout =  16.6 ff  Cmax = 268.3 ff  G =  669  
ABC: Path 17 --     351 : 2    1 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =4245.9 -641.0 ps  S = 427.8 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi1 (\B [0]).  End-point = po13 (\P [14]).
ABC: netlist                       : i/o =   16/   16  lat =    0  nd =   323  edge =    839  area =3021.17  delay =17.00  lev = 17
ABC: + write_blif /tmp/yosys-abc-59jdH6/output.blif 

108.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       28
ABC RESULTS:        internal signals:      435
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

109. Executing SETUNDEF pass (replace undef values with defined constants).

110. Executing HILOMAP pass (mapping to constant drivers).

111. Executing SPLITNETS pass (splitting up multi-bit signals).

112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult8_2bits_1op_e16917..
Removed 0 unused cells and 467 unused wires.
<suppressed ~1 debug messages>

113. Executing INSBUF pass (insert buffer cells for connected wires).
Add mult8_2bits_1op_e16917/$auto$insbuf.cc:97:execute$2048: \mul_ll.mul_ll.pp0 -> \P [0]

114. Executing CHECK pass (checking for obvious problems).
Checking module mult8_2bits_1op_e16917...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult8_2bits_1op_e16917/tmp/d38893ba8c984d15a561faff6e4488c0.lib ",
   "modules": {
      "\\mult8_2bits_1op_e16917": {
         "num_wires":         311,
         "num_wire_bits":     340,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 33,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         324,
         "area":              3025.401600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 4,
            "sky130_fd_sc_hd__a21boi_2": 3,
            "sky130_fd_sc_hd__a21o_2": 5,
            "sky130_fd_sc_hd__a21oi_2": 14,
            "sky130_fd_sc_hd__a22o_2": 14,
            "sky130_fd_sc_hd__a22oi_2": 2,
            "sky130_fd_sc_hd__a311o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 3,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 4,
            "sky130_fd_sc_hd__and2_2": 22,
            "sky130_fd_sc_hd__and2b_2": 5,
            "sky130_fd_sc_hd__and3_2": 23,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 4,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__inv_2": 5,
            "sky130_fd_sc_hd__nand2_2": 50,
            "sky130_fd_sc_hd__nand2b_2": 10,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 8,
            "sky130_fd_sc_hd__nor2_2": 21,
            "sky130_fd_sc_hd__nor3_2": 6,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 3,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o211ai_2": 2,
            "sky130_fd_sc_hd__o21a_2": 16,
            "sky130_fd_sc_hd__o21ai_2": 6,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o22a_2": 1,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 21,
            "sky130_fd_sc_hd__or3_2": 4,
            "sky130_fd_sc_hd__or3b_2": 5,
            "sky130_fd_sc_hd__xnor2_2": 28,
            "sky130_fd_sc_hd__xor2_2": 21
         }
      }
   },
      "design": {
         "num_wires":         311,
         "num_wire_bits":     340,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 33,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         324,
         "area":              3025.401600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 4,
            "sky130_fd_sc_hd__a21boi_2": 3,
            "sky130_fd_sc_hd__a21o_2": 5,
            "sky130_fd_sc_hd__a21oi_2": 14,
            "sky130_fd_sc_hd__a22o_2": 14,
            "sky130_fd_sc_hd__a22oi_2": 2,
            "sky130_fd_sc_hd__a311o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 3,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 4,
            "sky130_fd_sc_hd__and2_2": 22,
            "sky130_fd_sc_hd__and2b_2": 5,
            "sky130_fd_sc_hd__and3_2": 23,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 4,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__inv_2": 5,
            "sky130_fd_sc_hd__nand2_2": 50,
            "sky130_fd_sc_hd__nand2b_2": 10,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 8,
            "sky130_fd_sc_hd__nor2_2": 21,
            "sky130_fd_sc_hd__nor3_2": 6,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 3,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o211ai_2": 2,
            "sky130_fd_sc_hd__o21a_2": 16,
            "sky130_fd_sc_hd__o21ai_2": 6,
            "sky130_fd_sc_hd__o21ba_2": 1,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o22a_2": 1,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 21,
            "sky130_fd_sc_hd__or3_2": 4,
            "sky130_fd_sc_hd__or3b_2": 5,
            "sky130_fd_sc_hd__xnor2_2": 28,
            "sky130_fd_sc_hd__xor2_2": 21
         }
      }
}

115. Printing statistics.

=== mult8_2bits_1op_e16917 ===

   Number of wires:                311
   Number of wire bits:            340
   Number of public wires:           4
   Number of public wire bits:      33
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                324
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2         5
     sky130_fd_sc_hd__a21oi_2       14
     sky130_fd_sc_hd__a22o_2        14
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a31o_2         3
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         4
     sky130_fd_sc_hd__and2_2        22
     sky130_fd_sc_hd__and2b_2        5
     sky130_fd_sc_hd__and3_2        23
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         4
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__inv_2          5
     sky130_fd_sc_hd__nand2_2       50
     sky130_fd_sc_hd__nand2b_2      10
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        8
     sky130_fd_sc_hd__nor2_2        21
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       3
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2        16
     sky130_fd_sc_hd__o21ai_2        6
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o22a_2         1
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2         21
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__or3b_2         5
     sky130_fd_sc_hd__xnor2_2       28
     sky130_fd_sc_hd__xor2_2        21

   Chip area for module '\mult8_2bits_1op_e16917': 3025.401600
     of which used for sequential elements: 0.000000 (0.00%)

116. Executing Verilog backend.
Dumping module `\mult8_2bits_1op_e16917'.

117. Executing JSON backend.
