Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 13:06:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.619       -3.835                     18                 1095        0.047        0.000                      0                 1095        3.750        0.000                       0                   428  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.619       -3.835                     18                 1091        0.047        0.000                      0                 1091        3.750        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.139        0.000                      0                    4        1.308        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           18  Failing Endpoints,  Worst Slack       -0.619ns,  Total Violation       -3.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.031ns  (logic 2.699ns (26.908%)  route 7.332ns (73.092%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.753    14.403    sm/M_alum_out[0]
    SLICE_X49Y75         LUT5 (Prop_lut5_I2_O)        0.297    14.700 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.452    15.152    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.993ns  (logic 2.699ns (27.009%)  route 7.294ns (72.991%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.499    14.149    sm/M_alum_out[0]
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.297    14.446 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.668    15.114    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 2.614ns (26.542%)  route 7.234ns (73.458%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.538     5.122    sm/clk_IBUF_BUFG
    SLICE_X45Y77         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDSE (Prop_fdse_C_Q)         0.456     5.578 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=106, routed)         1.302     6.880    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.124     7.004 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.474     7.478    sm/ram_reg_i_253_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_S_O)       0.292     7.770 r  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.312     8.082    sm/ram_reg_i_180_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.297     8.379 r  sm/ram_reg_i_75/O
                         net (fo=27, routed)          1.483     9.862    sm/M_sm_ra1[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.986 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.883    10.869    sm/M_alum_a[0]
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.993 r  sm/ram_reg_i_211/O
                         net (fo=1, routed)           0.000    10.993    sm/ram_reg_i_211_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.525 r  sm/ram_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.525    L_reg/ram_reg_i_34_0[0]
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.764 r  L_reg/ram_reg_i_93/O[2]
                         net (fo=1, routed)           1.080    12.845    L_reg/alum/data1[6]
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.302    13.147 r  L_reg/ram_reg_i_30/O
                         net (fo=3, routed)           0.637    13.783    L_reg/ram_reg_i_31_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    13.907 r  L_reg/ram_reg_i_7/O
                         net (fo=1, routed)           1.063    14.970    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.970    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 2.614ns (26.937%)  route 7.090ns (73.063%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.538     5.122    sm/clk_IBUF_BUFG
    SLICE_X45Y77         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDSE (Prop_fdse_C_Q)         0.456     5.578 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=106, routed)         1.302     6.880    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.124     7.004 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.474     7.478    sm/ram_reg_i_253_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_S_O)       0.292     7.770 r  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.312     8.082    sm/ram_reg_i_180_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.297     8.379 r  sm/ram_reg_i_75/O
                         net (fo=27, routed)          1.483     9.862    sm/M_sm_ra1[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.986 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.883    10.869    sm/M_alum_a[0]
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.124    10.993 r  sm/ram_reg_i_211/O
                         net (fo=1, routed)           0.000    10.993    sm/ram_reg_i_211_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.525 r  sm/ram_reg_i_115/CO[3]
                         net (fo=1, routed)           0.000    11.525    L_reg/ram_reg_i_34_0[0]
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.764 r  L_reg/ram_reg_i_93/O[2]
                         net (fo=1, routed)           1.080    12.845    L_reg/alum/data1[6]
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.302    13.147 r  L_reg/ram_reg_i_30/O
                         net (fo=3, routed)           0.735    13.881    L_reg/ram_reg_i_31_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  L_reg/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.821    14.826    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 2.699ns (26.623%)  route 7.439ns (73.377%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.518    14.168    sm/M_alum_out[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.297    14.465 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.794    15.259    L_reg/D[0]
    SLICE_X41Y75         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.420    14.824    L_reg/clk_IBUF_BUFG
    SLICE_X41Y75         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)       -0.071    14.976    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.146ns  (logic 2.699ns (26.600%)  route 7.447ns (73.400%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.518    14.168    sm/M_alum_out[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.297    14.465 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.803    15.267    L_reg/D[0]
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.421    14.825    L_reg/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/C
                         clock pessimism              0.272    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X45Y75         FDRE (Setup_fdre_C_D)       -0.067    14.995    L_reg/D_registers_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -15.267    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 2.699ns (26.795%)  route 7.374ns (73.205%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.518    14.168    sm/M_alum_out[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.297    14.465 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.729    15.194    L_reg/D[0]
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.420    14.824    L_reg/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)       -0.067    14.980    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -15.194    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 2.699ns (26.800%)  route 7.372ns (73.200%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.518    14.168    sm/M_alum_out[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.297    14.465 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.727    15.192    L_reg/D[0]
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.418    14.822    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)       -0.067    14.978    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.026ns  (logic 2.699ns (26.919%)  route 7.327ns (73.081%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y76         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=111, routed)         0.769     6.408    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  sm/D_states_q[7]_i_44/O
                         net (fo=4, routed)           0.404     6.936    sm/D_states_q[7]_i_44_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.060 r  sm/ram_reg_i_251/O
                         net (fo=1, routed)           0.941     8.000    sm/ram_reg_i_251_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.124 r  sm/ram_reg_i_169/O
                         net (fo=36, routed)          1.106     9.231    L_reg/M_sm_ra1[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.124     9.355 f  L_reg/ram_reg_i_95/O
                         net (fo=5, routed)           0.478     9.833    L_reg/ram_reg_i_95_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.957 f  L_reg/ram_reg_i_29/O
                         net (fo=11, routed)          0.671    10.628    sm/D_alu_buffer_q_reg[0]_i_8_0[1]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.124    10.752 r  sm/D_alu_buffer_q[0]_i_27/O
                         net (fo=2, routed)           0.943    11.695    sm/D_alu_buffer_q[0]_i_27_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.080 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.080    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.308 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.814    13.122    sm/alum/data6
    SLICE_X46Y77         LUT5 (Prop_lut5_I1_O)        0.313    13.435 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.435    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X46Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    13.649 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.518    14.168    sm/M_alum_out[0]
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.297    14.465 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.683    15.147    L_reg/D[0]
    SLICE_X43Y75         FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.420    14.824    L_reg/clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.067    14.980    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 2.706ns (28.884%)  route 6.662ns (71.116%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.538     5.122    sm/clk_IBUF_BUFG
    SLICE_X45Y77         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDSE (Prop_fdse_C_Q)         0.456     5.578 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=106, routed)         1.302     6.880    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I1_O)        0.124     7.004 r  sm/ram_reg_i_253/O
                         net (fo=1, routed)           0.474     7.478    sm/ram_reg_i_253_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_S_O)       0.292     7.770 r  sm/ram_reg_i_180/O
                         net (fo=1, routed)           0.312     8.082    sm/ram_reg_i_180_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.297     8.379 r  sm/ram_reg_i_75/O
                         net (fo=27, routed)          1.483     9.862    sm/M_sm_ra1[1]
    SLICE_X47Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.986 r  sm/ram_reg_i_42/O
                         net (fo=22, routed)          0.862    10.848    sm/M_alum_a[0]
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.972 r  sm/ram_reg_i_215/O
                         net (fo=1, routed)           0.000    10.972    sm/ram_reg_i_215_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.504 r  sm/ram_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    11.504    L_reg/CO[0]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.838 r  L_reg/ram_reg_i_92/O[1]
                         net (fo=1, routed)           0.776    12.614    sm/O[1]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.303    12.917 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.700    13.617    sm/M_alum_out[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I2_O)        0.120    13.737 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.754    14.490    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    14.329    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -14.490    
  -------------------------------------------------------------------
                         slack                                 -0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.512    
    SLICE_X46Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.512    
    SLICE_X46Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.512    
    SLICE_X46Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.868    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y81         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.512    
    SLICE_X46Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.912    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.912    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.912    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.912    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.232%)  route 0.325ns (69.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.325     1.965    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.232%)  route 0.325ns (69.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.555     1.499    sr2/clk_IBUF_BUFG
    SLICE_X41Y82         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.325     1.965    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y82         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y75   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y76   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y74   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y82   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.580ns (13.066%)  route 3.859ns (86.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=107, routed)         2.936     8.512    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.636 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     9.559    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.430    14.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.698    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.580ns (13.066%)  route 3.859ns (86.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=107, routed)         2.936     8.512    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.636 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     9.559    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.430    14.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.698    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.580ns (13.066%)  route 3.859ns (86.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=107, routed)         2.936     8.512    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.636 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     9.559    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.430    14.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.698    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.580ns (13.066%)  route 3.859ns (86.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.536     5.120    sm/clk_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=107, routed)         2.936     8.512    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.636 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.923     9.559    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.430    14.834    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.698    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.842%)  route 1.067ns (85.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          0.724     2.358    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.403 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.746    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.438    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.842%)  route 1.067ns (85.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          0.724     2.358    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.403 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.746    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.438    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.842%)  route 1.067ns (85.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          0.724     2.358    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.403 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.746    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.438    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.842%)  route 1.067ns (85.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X41Y73         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          0.724     2.358    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.403 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.746    fifo_reset_cond/AS[0]
    SLICE_X48Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X48Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.438    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  1.308    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.512ns  (logic 10.436ns (30.239%)  route 24.076ns (69.761%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.967    32.586    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.152    32.738 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.166    35.903    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    39.629 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.629    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.400ns  (logic 10.443ns (30.357%)  route 23.957ns (69.643%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.001    32.619    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.153    32.772 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.013    35.785    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    39.517 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.517    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.318ns  (logic 10.440ns (30.422%)  route 23.878ns (69.578%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.966    32.585    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    32.737 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.968    35.705    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.730    39.435 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.435    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.252ns  (logic 10.189ns (29.746%)  route 24.063ns (70.254%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.967    32.586    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    32.710 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.152    35.862    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.369 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.369    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.000ns  (logic 10.199ns (29.997%)  route 23.801ns (70.003%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 f  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.465    32.084    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124    32.208 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.392    35.600    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.117 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.117    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.941ns  (logic 10.205ns (30.067%)  route 23.736ns (69.933%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.966    32.585    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.124    32.709 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.826    35.535    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.058 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.058    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.895ns  (logic 10.176ns (30.023%)  route 23.719ns (69.977%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.533     5.117    L_reg/clk_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          1.421     6.994    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.118 r  L_reg/L_656e8807_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.840     7.958    L_reg/L_656e8807_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.082 r  L_reg/L_656e8807_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.433     8.515    L_reg/L_656e8807_remainder0__0_carry_i_18_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  L_reg/L_656e8807_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.593     9.233    L_reg/L_656e8807_remainder0__0_carry_i_12_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.357 r  L_reg/L_656e8807_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.753    10.110    L_reg/L_656e8807_remainder0__0_carry_i_14_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.234 r  L_reg/L_656e8807_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.149    11.383    L_reg/L_656e8807_remainder0__0_carry_i_10_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I0_O)        0.124    11.507 r  L_reg/L_656e8807_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.507    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.057 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.171    aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  aseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.192    13.697    L_reg/L_656e8807_remainder0[9]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.303    14.000 r  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           0.833    14.832    L_reg/i__carry_i_20__0_n_0
    SLICE_X41Y64         LUT4 (Prop_lut4_I0_O)        0.124    14.956 f  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.867    15.824    L_reg/i__carry_i_31_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_14__0/O
                         net (fo=7, routed)           0.701    16.648    L_reg/i__carry_i_14__0_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.772 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.685    17.457    L_reg/i__carry_i_35_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.581 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.967    18.548    L_reg/i__carry_i_16_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.672 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.830    19.502    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    19.626 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.626    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.158 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.158    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.397 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.431    21.828    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2[2]
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.302    22.130 r  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.841    22.971    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X34Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.095 f  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           0.994    24.089    L_reg/i__carry_i_22_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.152    24.241 f  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.755    24.996    L_reg/i__carry_i_14_n_0
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.326    25.322 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    25.891    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[0]
    SLICE_X33Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.398 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.398    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.512 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.512    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.734 r  aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    27.593    aseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299    27.892 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.444    28.336    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.460 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.322    29.782    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.906 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.667    30.573    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.797    31.494    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I4_O)        0.124    31.618 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.001    32.619    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.124    32.743 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.774    35.518    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    39.012 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.012    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.841ns  (logic 11.292ns (33.368%)  route 22.549ns (66.632%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=1 LUT4=8 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=12, routed)          1.727     7.302    L_reg/M_reg_pbc[7]
    SLICE_X50Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.426 f  L_reg/L_656e8807_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.694     8.120    L_reg/L_656e8807_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I1_O)        0.148     8.268 f  L_reg/L_656e8807_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.828     9.096    L_reg/L_656e8807_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y67         LUT4 (Prop_lut4_I3_O)        0.356     9.452 f  L_reg/L_656e8807_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.608    10.060    L_reg/L_656e8807_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y66         LUT2 (Prop_lut2_I0_O)        0.326    10.386 f  L_reg/L_656e8807_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.444    10.830    L_reg/L_656e8807_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y66         LUT4 (Prop_lut4_I3_O)        0.150    10.980 r  L_reg/L_656e8807_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.016    11.995    L_reg/L_656e8807_remainder0__0_carry_i_8__0_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.326    12.321 r  L_reg/L_656e8807_remainder0__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.321    bseg_driver/decimal_renderer/i__carry_i_28__2_0[2]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.719 r  bseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.719    bseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.833 r  bseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.833    bseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.072 f  bseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.198    14.271    L_reg/L_656e8807_remainder0_1[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.302    14.573 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.920    15.492    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y65         LUT4 (Prop_lut4_I0_O)        0.152    15.644 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.816    16.461    L_reg/i__carry_i_31__0_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.326    16.787 f  L_reg/i__carry_i_13__2/O
                         net (fo=5, routed)           1.038    17.824    L_reg/i__carry_i_13__2_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    17.948 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.836    18.784    L_reg/i__carry_i_35__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I1_O)        0.149    18.933 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    19.101    L_reg/i__carry_i_16__0_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.332    19.433 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.819    20.251    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.124    20.375 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.375    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.888 r  bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.888    bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.211 r  bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.218    22.429    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.306    22.735 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          0.553    23.288    L_reg/D_registers_q_reg[3][2]_3
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    23.412 f  L_reg/i__carry_i_22__1/O
                         net (fo=9, routed)           1.220    24.632    L_reg/i__carry_i_22__1_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I1_O)        0.150    24.782 f  L_reg/i__carry_i_14__1/O
                         net (fo=3, routed)           0.833    25.615    L_reg/i__carry_i_14__1_n_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I3_O)        0.326    25.941 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.404    26.345    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[0]
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.852 r  bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.852    bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.966 r  bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.966    bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.279 r  bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    27.907    bseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y63         LUT4 (Prop_lut4_I0_O)        0.306    28.213 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.404    28.617    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.124    28.741 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.517    29.258    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    29.382 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.618    30.000    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    30.124 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.817    30.941    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.124    31.065 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.068    32.133    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.124    32.257 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.159    35.416    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    38.960 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.960    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.754ns  (logic 10.547ns (31.246%)  route 23.207ns (68.754%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          2.076     7.651    L_reg/M_reg_timer[7]
    SLICE_X58Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.775 f  L_reg/L_656e8807_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.036     8.810    L_reg/L_656e8807_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.962 f  L_reg/L_656e8807_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     9.790    L_reg/L_656e8807_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y65         LUT4 (Prop_lut4_I3_O)        0.354    10.144 f  L_reg/L_656e8807_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.933    11.077    L_reg/L_656e8807_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.326    11.403 f  L_reg/L_656e8807_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           1.038    12.441    L_reg/L_656e8807_remainder0__0_carry_i_14__1_n_0
    SLICE_X58Y65         LUT4 (Prop_lut4_I3_O)        0.150    12.591 r  L_reg/L_656e8807_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.421    13.012    L_reg/L_656e8807_remainder0__0_carry_i_8__1_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.332    13.344 r  L_reg/L_656e8807_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    13.344    timerseg_driver/decimal_renderer/i__carry_i_28__4_0[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.745 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.745    timerseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.079 f  timerseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.272    15.352    L_reg/L_656e8807_remainder0_3[5]
    SLICE_X64Y64         LUT3 (Prop_lut3_I2_O)        0.325    15.677 f  L_reg/i__carry_i_27__4/O
                         net (fo=7, routed)           1.287    16.964    L_reg/i__carry_i_27__4_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.328    17.292 r  L_reg/i__carry_i_12__4/O
                         net (fo=6, routed)           0.977    18.268    L_reg/i__carry_i_12__4_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.392 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           0.816    19.209    L_reg/i__carry_i_35__1_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    19.333 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.415    19.748    L_reg/i__carry_i_16__1_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    19.872 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.807    20.678    L_reg/D_registers_q_reg[6][8]_2[0]
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    20.802 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.802    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.334 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.334    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.573 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.692    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X62Y62         LUT5 (Prop_lut5_I1_O)        0.302    22.994 r  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.714    23.708    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    23.832 f  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           1.011    24.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.124    24.967 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.433    25.400    L_reg/i__carry_i_21__3_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124    25.524 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.822    26.346    L_reg/i__carry_i_9__3_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.470 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    26.470    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.871 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.871    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.985    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.207 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.791    27.998    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.299    28.297 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.897    29.194    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.318 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.835    30.153    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.124    30.277 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.665    30.942    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.066 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.646    31.712    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.836 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.824    32.660    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.124    32.784 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.546    35.329    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.873 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.873    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.698ns  (logic 10.550ns (31.307%)  route 23.148ns (68.693%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          2.076     7.651    L_reg/M_reg_timer[7]
    SLICE_X58Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.775 f  L_reg/L_656e8807_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.036     8.810    L_reg/L_656e8807_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I1_O)        0.152     8.962 f  L_reg/L_656e8807_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.828     9.790    L_reg/L_656e8807_remainder0__0_carry_i_18__1_n_0
    SLICE_X58Y65         LUT4 (Prop_lut4_I3_O)        0.354    10.144 f  L_reg/L_656e8807_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.933    11.077    L_reg/L_656e8807_remainder0__0_carry_i_12__1_n_0
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.326    11.403 f  L_reg/L_656e8807_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           1.038    12.441    L_reg/L_656e8807_remainder0__0_carry_i_14__1_n_0
    SLICE_X58Y65         LUT4 (Prop_lut4_I3_O)        0.150    12.591 r  L_reg/L_656e8807_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.421    13.012    L_reg/L_656e8807_remainder0__0_carry_i_8__1_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I1_O)        0.332    13.344 r  L_reg/L_656e8807_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    13.344    timerseg_driver/decimal_renderer/i__carry_i_28__4_0[3]
    SLICE_X59Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.745 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.745    timerseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.079 f  timerseg_driver/decimal_renderer/L_656e8807_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.272    15.352    L_reg/L_656e8807_remainder0_3[5]
    SLICE_X64Y64         LUT3 (Prop_lut3_I2_O)        0.325    15.677 f  L_reg/i__carry_i_27__4/O
                         net (fo=7, routed)           1.287    16.964    L_reg/i__carry_i_27__4_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.328    17.292 r  L_reg/i__carry_i_12__4/O
                         net (fo=6, routed)           0.977    18.268    L_reg/i__carry_i_12__4_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.124    18.392 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           0.816    19.209    L_reg/i__carry_i_35__1_n_0
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.124    19.333 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.415    19.748    L_reg/i__carry_i_16__1_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    19.872 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.807    20.678    L_reg/D_registers_q_reg[6][8]_2[0]
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    20.802 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.802    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.334 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.334    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.573 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.692    L_reg/L_656e8807_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X62Y62         LUT5 (Prop_lut5_I1_O)        0.302    22.994 r  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.714    23.708    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    23.832 f  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           1.011    24.843    L_reg/i__carry_i_22__3_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.124    24.967 f  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.433    25.400    L_reg/i__carry_i_21__3_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124    25.524 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.822    26.346    L_reg/i__carry_i_9__3_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.470 r  L_reg/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000    26.470    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[3]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.871 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.871    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.985    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.207 f  timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.791    27.998    timerseg_driver/decimal_renderer/L_656e8807_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y62         LUT4 (Prop_lut4_I2_O)        0.299    28.297 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.897    29.194    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X64Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.318 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.835    30.153    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.124    30.277 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.665    30.942    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.066 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.646    31.712    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.836 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.617    32.452    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y62         LUT3 (Prop_lut3_I1_O)        0.124    32.576 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.694    35.270    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.817 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.817    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.367ns (75.612%)  route 0.441ns (24.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.441     2.117    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.342 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.342    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.373ns (74.675%)  route 0.466ns (25.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.466     2.142    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.375 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2110833158[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.421ns (70.152%)  route 0.604ns (29.848%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.593     1.537    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.171     1.849    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=17, routed)          0.433     2.327    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.562 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.562    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2110833158[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.438ns (70.133%)  route 0.613ns (29.867%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.536    forLoop_idx_0_2110833158[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2110833158[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_2110833158[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.156     1.856    forLoop_idx_0_2110833158[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X64Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  forLoop_idx_0_2110833158[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.456     2.357    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.587 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.587    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.373ns (59.680%)  route 0.928ns (40.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.549     1.493    display/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.928     2.561    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.793 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.793    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.383ns (58.681%)  route 0.974ns (41.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.551     1.495    display/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.974     2.610    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.852 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.852    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.461ns (60.669%)  route 0.947ns (39.331%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.584     1.528    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.140     1.809    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.854 f  cond_butt_next_play/D_ctr_q[9]_i_2/O
                         net (fo=14, routed)          0.265     2.119    cond_butt_next_play/sel
    SLICE_X62Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.164 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.541     2.706    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.936 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.936    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.628ns (35.593%)  route 2.946ns (64.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.355     3.859    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.983 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.591     4.573    reset_cond/M_reset_cond_in
    SLICE_X62Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.628ns (35.593%)  route 2.946ns (64.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.355     3.859    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.983 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.591     4.573    reset_cond/M_reset_cond_in
    SLICE_X62Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.628ns (35.593%)  route 2.946ns (64.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.355     3.859    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.983 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.591     4.573    reset_cond/M_reset_cond_in
    SLICE_X62Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.573ns  (logic 1.628ns (35.593%)  route 2.946ns (64.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.355     3.859    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.983 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.591     4.573    reset_cond/M_reset_cond_in
    SLICE_X62Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.628ns (35.627%)  route 2.941ns (64.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.355     3.859    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.983 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.569    reset_cond/M_reset_cond_in
    SLICE_X63Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.617ns (40.169%)  route 2.409ns (59.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.657     3.150    forLoop_idx_0_619981072[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.274 r  forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.753     4.026    forLoop_idx_0_619981072[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.498     4.902    forLoop_idx_0_619981072[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.951ns  (logic 1.625ns (41.121%)  route 2.326ns (58.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.849     3.350    forLoop_idx_0_619981072[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.474 r  forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.477     3.951    forLoop_idx_0_619981072[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.498     4.902    forLoop_idx_0_619981072[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.689ns  (logic 1.619ns (43.876%)  route 2.070ns (56.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.449     2.944    forLoop_idx_0_619981072[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.068 r  forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.622     3.689    forLoop_idx_0_619981072[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.497     4.901    forLoop_idx_0_619981072[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.611ns (44.026%)  route 2.048ns (55.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.670     3.157    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.281 r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.378     3.659    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.509     4.913    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.615ns  (logic 1.615ns (44.677%)  route 2.000ns (55.323%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.670     3.161    forLoop_idx_0_619981072[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.285 r  forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.330     3.615    forLoop_idx_0_619981072[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.497     4.901    forLoop_idx_0_619981072[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.307ns (33.479%)  route 0.610ns (66.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.554     0.816    forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.861 r  forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.056     0.917    forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.863     2.053    forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_2110833158[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.311ns (31.087%)  route 0.690ns (68.913%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.577     0.843    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.888 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.113     1.001    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y69         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     2.043    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.304ns (28.476%)  route 0.763ns (71.524%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.654     0.912    forLoop_idx_0_619981072[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.957 r  forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.109     1.066    forLoop_idx_0_619981072[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.851     2.041    forLoop_idx_0_619981072[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.300ns (28.037%)  route 0.769ns (71.963%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.654     0.908    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.953 r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.115     1.069    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.863     2.053    forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  forLoop_idx_0_2110833158[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.307ns (27.946%)  route 0.792ns (72.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.557     0.819    forLoop_idx_0_619981072[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.864 r  forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.236     1.100    forLoop_idx_0_619981072[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.851     2.041    forLoop_idx_0_619981072[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_619981072[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.306ns (24.781%)  route 0.929ns (75.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.646     0.907    forLoop_idx_0_619981072[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.952 r  forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.284     1.235    forLoop_idx_0_619981072[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     2.043    forLoop_idx_0_619981072[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.313ns (25.359%)  route 0.922ns (74.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.747     1.015    forLoop_idx_0_619981072[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.175     1.236    forLoop_idx_0_619981072[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.853     2.043    forLoop_idx_0_619981072[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_619981072[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.316ns (21.916%)  route 1.127ns (78.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.938     1.209    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.444    reset_cond/M_reset_cond_in
    SLICE_X63Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.316ns (21.850%)  route 1.132ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.938     1.209    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.194     1.448    reset_cond/M_reset_cond_in
    SLICE_X62Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.316ns (21.850%)  route 1.132ns (78.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.938     1.209    reset_cond/butt_reset_IBUF
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.194     1.448    reset_cond/M_reset_cond_in
    SLICE_X62Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





