$date
	Mon Jun 12 17:27:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 4 $ q [3:0] $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 % q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
b0 $
x#
0"
b0 !
$end
#1
1#
#3
0#
#5
1"
#7
1#
